Timing Analyzer report for ozy_eval
Fri Sep 08 16:55:47 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'SCK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.253 ns                                       ; FLAGB                                                                                                                            ; FD[13]~reg0                                                                                                                       ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.640 ns                                      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2                                                                                                                             ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.157 ns                                      ; FLAGB                                                                                                                            ; GPIO6                                                                                                                             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.895 ns                                      ; DA[3]                                                                                                                            ; ADC[3]                                                                                                                            ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 147.08 MHz ( period = 6.799 ns )               ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 153.21 MHz ( period = 6.527 ns )               ; CIC_R256_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                             ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Clock Setup: 'SCK'           ; N/A   ; None          ; 172.09 MHz ( period = 5.811 ns )               ; SPI_REGS:spi_regs|BitCounter[18]                                                                                                 ; SPI_REGS:spi_regs|sdata[2]                                                                                                        ; SCK        ; SCK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1                                                                                                         ; RegisterX:freqsetreg|OUT[18]                                                                                                      ; FX2_CLK    ; FX2_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                  ;                                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ncb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_ncb1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SCK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.08 MHz ( period = 6.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.516 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.60 MHz ( period = 6.775 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 147.67 MHz ( period = 6.772 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.509 ns                ;
; N/A                                     ; 148.15 MHz ( period = 6.750 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 148.15 MHz ( period = 6.750 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 148.15 MHz ( period = 6.750 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 148.15 MHz ( period = 6.750 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 148.15 MHz ( period = 6.750 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 148.15 MHz ( period = 6.750 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 148.15 MHz ( period = 6.750 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.485 ns                ;
; N/A                                     ; 148.57 MHz ( period = 6.731 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.458 ns                ;
; N/A                                     ; 148.57 MHz ( period = 6.731 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.458 ns                ;
; N/A                                     ; 148.81 MHz ( period = 6.720 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.465 ns                ;
; N/A                                     ; 149.01 MHz ( period = 6.711 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.01 MHz ( period = 6.711 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.23 MHz ( period = 6.701 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.462 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.59 MHz ( period = 6.685 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.456 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.77 MHz ( period = 6.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.429 ns                ;
; N/A                                     ; 150.67 MHz ( period = 6.637 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.379 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.06 MHz ( period = 6.620 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 151.13 MHz ( period = 6.617 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.378 ns                ;
; N/A                                     ; 151.13 MHz ( period = 6.617 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.378 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 152.63 MHz ( period = 6.552 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.63 MHz ( period = 6.552 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 152.81 MHz ( period = 6.544 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.289 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 153.28 MHz ( period = 6.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.33 MHz ( period = 6.522 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 153.82 MHz ( period = 6.501 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 153.99 MHz ( period = 6.494 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.239 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 154.32 MHz ( period = 6.480 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.229 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 154.49 MHz ( period = 6.473 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.238 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.215 ns                ;
; N/A                                     ; 153.21 MHz ( period = 6.527 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.215 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.178 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 155.71 MHz ( period = 6.422 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.098 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[8]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 157.06 MHz ( period = 6.367 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.055 ns                ;
; N/A                                     ; 157.06 MHz ( period = 6.367 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.055 ns                ;
; N/A                                     ; 157.68 MHz ( period = 6.342 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.018 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.993 ns                ;
; N/A                                     ; 158.33 MHz ( period = 6.316 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[8]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                             ; cordic:rx_cordic|Istage0[16]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[12]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 160.36 MHz ( period = 6.236 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[8]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.912 ns                ;
; N/A                                     ; 160.49 MHz ( period = 6.231 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[2]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 160.90 MHz ( period = 6.215 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 161.42 MHz ( period = 6.195 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[8]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out2[45]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.260 ns                ;
; N/A                                     ; 161.47 MHz ( period = 6.193 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[50]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 161.47 MHz ( period = 6.193 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[50]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 161.47 MHz ( period = 6.193 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[12]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.869 ns                ;
; N/A                                     ; 161.55 MHz ( period = 6.190 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 162.13 MHz ( period = 6.168 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[50]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.844 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[0]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.229 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[2]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 162.71 MHz ( period = 6.146 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[7]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.157 ns                ;
; N/A                                     ; 162.87 MHz ( period = 6.140 ns )                    ; CIC_R256_M1_N5:I_CIC|section_out1[2]                                                                                             ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.278 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                             ; cordic:rx_cordic|Istage0[15]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.473 ns                ;
; N/A                                     ; 163.45 MHz ( period = 6.118 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.184 ns                ;
; N/A                                     ; 163.53 MHz ( period = 6.115 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[8]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out2[44]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.180 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[49]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[49]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[12]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.789 ns                ;
; N/A                                     ; 163.67 MHz ( period = 6.110 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.189 ns                ;
; N/A                                     ; 163.99 MHz ( period = 6.098 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[11]                                                                                          ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.109 ns                ;
; N/A                                     ; 163.99 MHz ( period = 6.098 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[14]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.774 ns                ;
; N/A                                     ; 164.18 MHz ( period = 6.091 ns )                    ; CIC_R256_M1_N5:I_CIC|section_out1[0]                                                                                             ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.229 ns                ;
; N/A                                     ; 164.26 MHz ( period = 6.088 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[49]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.764 ns                ;
; N/A                                     ; 164.39 MHz ( period = 6.083 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[0]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 164.39 MHz ( period = 6.083 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[1]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 164.53 MHz ( period = 6.078 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.157 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[8]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.085 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[2]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.137 ns                ;
; N/A                                     ; 164.85 MHz ( period = 6.066 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[7]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.644 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.644 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.644 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.644 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.644 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.644 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.644 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[8]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[50]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; CIC_R256_M1_N5:I_CIC|section_out1[2]                                                                                             ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.198 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                             ; cordic:rx_cordic|Istage0[14]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 165.48 MHz ( period = 6.043 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.181 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.104 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[8]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out2[43]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.101 ns                ;
; N/A                                     ; 165.76 MHz ( period = 6.033 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[48]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 165.76 MHz ( period = 6.033 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[48]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 165.84 MHz ( period = 6.030 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.109 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[11]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 166.00 MHz ( period = 6.024 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 166.17 MHz ( period = 6.018 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[11]                                                                                          ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 166.17 MHz ( period = 6.018 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[14]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.694 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; CIC_R256_M1_N5:I_CIC|section_out1[0]                                                                                             ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; CIC_R256_M1_N5:I_CIC|section_out1[1]                                                                                             ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[10]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[48]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.684 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[7]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.044 ns                ;
; N/A                                     ; 166.56 MHz ( period = 6.004 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[10]                                                                                            ; CIC_R256_M1_N5:Q_CIC|section_out2[45]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[0]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[1]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 166.72 MHz ( period = 5.998 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[8]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.005 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                             ; cordic:rx_cordic|Istage0[16]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.340 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[9]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.002 ns                ;
; N/A                                     ; 167.06 MHz ( period = 5.986 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[7]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.997 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[9]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[50]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.659 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[8]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[49]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.658 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a6~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 167.20 MHz ( period = 5.981 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[10]                                                                                          ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.529 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; CIC_R256_M1_N5:I_CIC|section_out1[2]                                                                                             ; CIC_R256_M1_N5:I_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.118 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[1]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                             ; cordic:rx_cordic|Istage0[13]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[2]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.031 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[0]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.101 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[0]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.024 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; CIC_R256_M1_N5:Q_CIC|section_out1[8]                                                                                             ; CIC_R256_M1_N5:Q_CIC|section_out2[42]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[1]                                                                                           ; CIC_R256_M1_N5:Q_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.021 ns                ;
; N/A                                     ; 167.95 MHz ( period = 5.954 ns )                    ; CIC_R256_M1_N5:I_CIC|section_out1[9]                                                                                             ; CIC_R256_M1_N5:I_CIC|section_out2[45]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.345 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[6]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[47]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.641 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[5]                                                                                           ; CIC_R256_M1_N5:I_CIC|section_out1[47]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.641 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[13]                                                                                          ; CIC_R256_M1_N5:Q_CIC|section_out1[53]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 168.12 MHz ( period = 5.948 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[11]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[52]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.624 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.705 ns                ;
; N/A                                     ; 168.38 MHz ( period = 5.939 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[12]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[50]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 168.41 MHz ( period = 5.938 ns )                    ; CIC_R256_M1_N5:I_CIC|input_register[14]                                                                                          ; CIC_R256_M1_N5:I_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.614 ns                ;
; N/A                                     ; 168.41 MHz ( period = 5.938 ns )                    ; CIC_R256_M1_N5:Q_CIC|input_register[11]                                                                                          ; CIC_R256_M1_N5:Q_CIC|section_out1[51]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.949 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.186 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2     ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.004 ns                ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCK'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.13 MHz ( period = 5.743 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 175.10 MHz ( period = 5.711 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.317 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 177.34 MHz ( period = 5.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.06 MHz ( period = 5.616 ns )                    ; SPI_REGS:spi_regs|BitCounter[18] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 178.13 MHz ( period = 5.614 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.345 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.296 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 179.50 MHz ( period = 5.571 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.332 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.55 MHz ( period = 5.508 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.25 MHz ( period = 5.487 ns )                    ; SPI_REGS:spi_regs|BitCounter[16] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.096 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.253 ns   ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.249 ns   ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.249 ns   ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 5.253 ns   ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A   ; None         ; 4.718 ns   ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 4.405 ns   ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A   ; None         ; 4.338 ns   ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A   ; None         ; 4.256 ns   ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A   ; None         ; 4.107 ns   ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.106 ns   ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.865 ns   ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A   ; None         ; 3.748 ns   ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.729 ns   ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.724 ns   ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.695 ns   ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.664 ns   ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.644 ns   ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.612 ns   ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.451 ns   ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.417 ns   ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.270 ns   ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.270 ns   ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.251 ns   ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.223 ns   ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.143 ns   ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
+-------+--------------+------------+--------+----------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 11.640 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.472 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.444 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.351 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.329 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.311 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.298 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.215 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.139 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.111 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.101 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.095 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.045 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.987 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.916 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.774 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.752 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.731 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.730 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.690 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.650 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.634 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.586 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.566 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.562 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.515 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.497 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.483 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.472 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.444 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.444 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.428 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.407 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.379 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.359 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.356 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.350 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.340 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.302 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.289 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.281 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.262 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.250 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.203 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.196 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.191 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.167 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.152 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.142 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.094 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.074 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.053 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.024 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.974 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.930 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.926 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.920 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.909 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.867 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.834 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.716 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.656 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.612 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.604 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.574 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.435 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.384 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.369 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.250 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.097 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.056 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.009 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.989 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.915 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.875 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.823 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.813 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.756 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.525 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.379 ns   ; SPI_REGS:spi_regs|sdata[31]                                                                                                      ; SO     ; SCK        ;
; N/A   ; None         ; 8.343 ns   ; SPI_REGS:spi_regs|sRd                                                                                                            ; SO     ; SCK        ;
; N/A   ; None         ; 8.289 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 7.961 ns   ; FD[2]~reg0                                                                                                                       ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 7.959 ns   ; FD[1]~reg0                                                                                                                       ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 7.944 ns   ; FD[0]~reg0                                                                                                                       ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 7.758 ns   ; FD[3]~reg0                                                                                                                       ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 7.722 ns   ; FD[5]~reg0                                                                                                                       ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 7.711 ns   ; FD[4]~reg0                                                                                                                       ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 7.695 ns   ; FD[6]~reg0                                                                                                                       ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 7.666 ns   ; FD[7]~reg0                                                                                                                       ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 7.590 ns   ; FD[9]~reg0                                                                                                                       ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 7.537 ns   ; FD[11]~reg0                                                                                                                      ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 7.528 ns   ; FD[10]~reg0                                                                                                                      ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 7.515 ns   ; WRITE_FX2FIFO                                                                                                                    ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 7.316 ns   ; FD[14]~reg0                                                                                                                      ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 7.300 ns   ; FD[13]~reg0                                                                                                                      ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 7.274 ns   ; FD[12]~reg0                                                                                                                      ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 7.254 ns   ; FD[15]~reg0                                                                                                                      ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 7.237 ns   ; FD[8]~reg0                                                                                                                       ; FD[8]  ; IFCLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 10.157 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.942 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.865 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -2.895 ns ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A           ; None        ; -2.975 ns ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.003 ns ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.022 ns ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.022 ns ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.169 ns ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.203 ns ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.364 ns ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.396 ns ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.416 ns ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.447 ns ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.476 ns ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.481 ns ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.500 ns ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.617 ns ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A           ; None        ; -3.858 ns ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.859 ns ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.008 ns ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A           ; None        ; -4.090 ns ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A           ; None        ; -4.157 ns ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A           ; None        ; -4.470 ns ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -5.005 ns ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A           ; None        ; -6.001 ns ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.001 ns ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.005 ns ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_ncb1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ncb1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Sep 08 16:55:43 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
    Info: Assuming node "SCK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 147.08 MHz between source register "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]" and destination memory "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]" (period= 6.799 ns)
    Info: + Longest register to memory delay is 6.536 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N29; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]'
        Info: 2: + IC(0.974 ns) + CELL(0.512 ns) = 1.486 ns; Loc. = LCCOMB_X12_Y8_N2; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~64'
        Info: 3: + IC(1.206 ns) + CELL(0.512 ns) = 3.204 ns; Loc. = LCCOMB_X10_Y11_N28; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 4: + IC(1.147 ns) + CELL(0.177 ns) = 4.528 ns; Loc. = LCCOMB_X8_Y9_N2; Fanout = 26; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq'
        Info: 5: + IC(1.324 ns) + CELL(0.684 ns) = 6.536 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]'
        Info: Total cell delay = 1.885 ns ( 28.84 % )
        Info: Total interconnect delay = 4.651 ns ( 71.16 % )
    Info: - Smallest clock skew is 0.054 ns
        Info: + Shortest clock path from clock "IFCLK" to destination memory is 2.627 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.717 ns) + CELL(0.724 ns) = 2.627 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]'
            Info: Total cell delay = 1.780 ns ( 67.76 % )
            Info: Total interconnect delay = 0.847 ns ( 32.24 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.573 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.785 ns) + CELL(0.602 ns) = 2.573 ns; Loc. = LCFF_X12_Y11_N29; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]'
            Info: Total cell delay = 1.658 ns ( 64.44 % )
            Info: Total interconnect delay = 0.915 ns ( 35.56 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 0.040 ns
Info: Clock "ENC_CLK" has Internal fmax of 153.21 MHz between source register "CIC_R256_M1_N5:I_CIC|input_register[6]" and destination register "CIC_R256_M1_N5:I_CIC|section_out1[53]" (period= 6.527 ns)
    Info: + Longest register to register delay is 6.215 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 2; REG Node = 'CIC_R256_M1_N5:I_CIC|input_register[6]'
        Info: 2: + IC(0.939 ns) + CELL(0.517 ns) = 1.456 ns; Loc. = LCCOMB_X14_Y8_N22; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[6]~340'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.536 ns; Loc. = LCCOMB_X14_Y8_N24; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[7]~341'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.616 ns; Loc. = LCCOMB_X14_Y8_N26; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[8]~342'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.696 ns; Loc. = LCCOMB_X14_Y8_N28; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[9]~343'
        Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 1.857 ns; Loc. = LCCOMB_X14_Y8_N30; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[10]~344'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.937 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[11]~345'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.017 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[12]~346'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.097 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[13]~347'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.177 ns; Loc. = LCCOMB_X14_Y7_N6; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[14]~348'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.257 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[15]~349'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.337 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[16]~350'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.417 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[17]~351'
        Info: 14: + IC(0.000 ns) + CELL(0.174 ns) = 2.591 ns; Loc. = LCCOMB_X14_Y7_N14; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[18]~352'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.671 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[19]~353'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.751 ns; Loc. = LCCOMB_X14_Y7_N18; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[20]~354'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.831 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[21]~355'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.911 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[22]~356'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.991 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[23]~357'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.071 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[24]~358'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.151 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[25]~359'
        Info: 22: + IC(0.000 ns) + CELL(0.161 ns) = 3.312 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[26]~360'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.392 ns; Loc. = LCCOMB_X14_Y6_N0; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[27]~361'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.472 ns; Loc. = LCCOMB_X14_Y6_N2; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[28]~362'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.552 ns; Loc. = LCCOMB_X14_Y6_N4; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[29]~363'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.632 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[30]~364'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.712 ns; Loc. = LCCOMB_X14_Y6_N8; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[31]~365'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.792 ns; Loc. = LCCOMB_X14_Y6_N10; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[32]~366'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.872 ns; Loc. = LCCOMB_X14_Y6_N12; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[33]~367'
        Info: 30: + IC(0.000 ns) + CELL(0.174 ns) = 4.046 ns; Loc. = LCCOMB_X14_Y6_N14; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[34]~368'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.126 ns; Loc. = LCCOMB_X14_Y6_N16; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[35]~369'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.206 ns; Loc. = LCCOMB_X14_Y6_N18; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[36]~370'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.286 ns; Loc. = LCCOMB_X14_Y6_N20; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[37]~371'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.366 ns; Loc. = LCCOMB_X14_Y6_N22; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[38]~372'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 4.446 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[39]~373'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 4.526 ns; Loc. = LCCOMB_X14_Y6_N26; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[40]~374'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 4.606 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[41]~375'
        Info: 38: + IC(0.000 ns) + CELL(0.161 ns) = 4.767 ns; Loc. = LCCOMB_X14_Y6_N30; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[42]~376'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 4.847 ns; Loc. = LCCOMB_X14_Y5_N0; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[43]~377'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 4.927 ns; Loc. = LCCOMB_X14_Y5_N2; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[44]~378'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.007 ns; Loc. = LCCOMB_X14_Y5_N4; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[45]~379'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.087 ns; Loc. = LCCOMB_X14_Y5_N6; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[46]~380'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.167 ns; Loc. = LCCOMB_X14_Y5_N8; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[47]~381'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.247 ns; Loc. = LCCOMB_X14_Y5_N10; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[48]~382'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 5.327 ns; Loc. = LCCOMB_X14_Y5_N12; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[49]~383'
        Info: 46: + IC(0.000 ns) + CELL(0.174 ns) = 5.501 ns; Loc. = LCCOMB_X14_Y5_N14; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[50]~384'
        Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 5.581 ns; Loc. = LCCOMB_X14_Y5_N16; Fanout = 2; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[51]~385'
        Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 5.661 ns; Loc. = LCCOMB_X14_Y5_N18; Fanout = 1; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[52]~386'
        Info: 49: + IC(0.000 ns) + CELL(0.458 ns) = 6.119 ns; Loc. = LCCOMB_X14_Y5_N20; Fanout = 1; COMB Node = 'CIC_R256_M1_N5:I_CIC|section_out1[53]~295'
        Info: 50: + IC(0.000 ns) + CELL(0.096 ns) = 6.215 ns; Loc. = LCFF_X14_Y5_N21; Fanout = 2; REG Node = 'CIC_R256_M1_N5:I_CIC|section_out1[53]'
        Info: Total cell delay = 5.276 ns ( 84.89 % )
        Info: Total interconnect delay = 0.939 ns ( 15.11 % )
    Info: - Smallest clock skew is -0.073 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 3.656 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1684; CLK Node = 'ENC_CLK'
            Info: 2: + IC(2.120 ns) + CELL(0.602 ns) = 3.656 ns; Loc. = LCFF_X14_Y5_N21; Fanout = 2; REG Node = 'CIC_R256_M1_N5:I_CIC|section_out1[53]'
            Info: Total cell delay = 1.536 ns ( 42.01 % )
            Info: Total interconnect delay = 2.120 ns ( 57.99 % )
        Info: - Longest clock path from clock "ENC_CLK" to source register is 3.729 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1684; CLK Node = 'ENC_CLK'
            Info: 2: + IC(2.193 ns) + CELL(0.602 ns) = 3.729 ns; Loc. = LCFF_X15_Y7_N9; Fanout = 2; REG Node = 'CIC_R256_M1_N5:I_CIC|input_register[6]'
            Info: Total cell delay = 1.536 ns ( 41.19 % )
            Info: Total interconnect delay = 2.193 ns ( 58.81 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "FX2_CLK" Internal fmax is restricted to 380.08 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:freqsetreg|OUT[25]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.186 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y3_N19; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: 2: + IC(0.373 ns) + CELL(0.177 ns) = 0.550 ns; Loc. = LCCOMB_X6_Y3_N10; Fanout = 32; COMB Node = 'RegisterX:freqsetreg|always0~0'
            Info: 3: + IC(0.878 ns) + CELL(0.758 ns) = 2.186 ns; Loc. = LCFF_X7_Y6_N3; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[25]'
            Info: Total cell delay = 0.935 ns ( 42.77 % )
            Info: Total interconnect delay = 1.251 ns ( 57.23 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.549 ns
                Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.749 ns) + CELL(0.602 ns) = 2.549 ns; Loc. = LCFF_X7_Y6_N3; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[25]'
                Info: Total cell delay = 1.668 ns ( 65.44 % )
                Info: Total interconnect delay = 0.881 ns ( 34.56 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.568 ns
                Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.768 ns) + CELL(0.602 ns) = 2.568 ns; Loc. = LCFF_X6_Y3_N19; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.668 ns ( 64.95 % )
                Info: Total interconnect delay = 0.900 ns ( 35.05 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "SCK" has Internal fmax of 172.09 MHz between source register "SPI_REGS:spi_regs|BitCounter[18]" and destination register "SPI_REGS:spi_regs|sdata[9]" (period= 5.811 ns)
    Info: + Longest register to register delay is 5.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y4_N5; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[18]'
        Info: 2: + IC(0.860 ns) + CELL(0.322 ns) = 1.182 ns; Loc. = LCCOMB_X6_Y4_N12; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~318'
        Info: 3: + IC(0.322 ns) + CELL(0.512 ns) = 2.016 ns; Loc. = LCCOMB_X6_Y4_N28; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~319'
        Info: 4: + IC(0.305 ns) + CELL(0.491 ns) = 2.812 ns; Loc. = LCCOMB_X6_Y4_N6; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs|Equal0~323'
        Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 3.301 ns; Loc. = LCCOMB_X6_Y4_N2; Fanout = 33; COMB Node = 'SPI_REGS:spi_regs|always2~0'
        Info: 6: + IC(0.356 ns) + CELL(0.178 ns) = 3.835 ns; Loc. = LCCOMB_X6_Y4_N16; Fanout = 38; COMB Node = 'SPI_REGS:spi_regs|saddr[5]~8'
        Info: 7: + IC(0.832 ns) + CELL(0.758 ns) = 5.425 ns; Loc. = LCFF_X5_Y3_N21; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|sdata[9]'
        Info: Total cell delay = 2.439 ns ( 44.96 % )
        Info: Total interconnect delay = 2.986 ns ( 55.04 % )
    Info: - Smallest clock skew is -0.147 ns
        Info: + Shortest clock path from clock "SCK" to destination register is 3.352 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.826 ns) + CELL(0.602 ns) = 3.352 ns; Loc. = LCFF_X5_Y3_N21; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|sdata[9]'
            Info: Total cell delay = 1.526 ns ( 45.53 % )
            Info: Total interconnect delay = 1.826 ns ( 54.47 % )
        Info: - Longest clock path from clock "SCK" to source register is 3.499 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.973 ns) + CELL(0.602 ns) = 3.499 ns; Loc. = LCFF_X7_Y4_N5; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[18]'
            Info: Total cell delay = 1.526 ns ( 43.61 % )
            Info: Total interconnect delay = 1.973 ns ( 56.39 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "FD[0]~reg0" (data pin = "FLAGB", clock pin = "IFCLK") is 6.253 ns
    Info: + Longest pin to register delay is 8.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
        Info: 2: + IC(5.673 ns) + CELL(0.521 ns) = 7.097 ns; Loc. = LCCOMB_X8_Y9_N30; Fanout = 2; COMB Node = 'FD[10]~567'
        Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 7.578 ns; Loc. = LCCOMB_X8_Y9_N0; Fanout = 16; COMB Node = 'FD[10]~568'
        Info: 4: + IC(0.511 ns) + CELL(0.758 ns) = 8.847 ns; Loc. = LCFF_X8_Y10_N25; Fanout = 1; REG Node = 'FD[0]~reg0'
        Info: Total cell delay = 2.360 ns ( 26.68 % )
        Info: Total interconnect delay = 6.487 ns ( 73.32 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.556 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.768 ns) + CELL(0.602 ns) = 2.556 ns; Loc. = LCFF_X8_Y10_N25; Fanout = 1; REG Node = 'FD[0]~reg0'
        Info: Total cell delay = 1.658 ns ( 64.87 % )
        Info: Total interconnect delay = 0.898 ns ( 35.13 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO2" through register "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]" is 11.640 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.430 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1684; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.894 ns) + CELL(0.602 ns) = 3.430 ns; Loc. = LCFF_X10_Y9_N13; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]'
        Info: Total cell delay = 1.536 ns ( 44.78 % )
        Info: Total interconnect delay = 1.894 ns ( 55.22 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y9_N13; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]'
        Info: 2: + IC(1.258 ns) + CELL(0.521 ns) = 1.779 ns; Loc. = LCCOMB_X12_Y8_N0; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63'
        Info: 3: + IC(0.845 ns) + CELL(0.512 ns) = 3.136 ns; Loc. = LCCOMB_X10_Y9_N30; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 4: + IC(1.731 ns) + CELL(3.066 ns) = 7.933 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'
        Info: Total cell delay = 4.099 ns ( 51.67 % )
        Info: Total interconnect delay = 3.834 ns ( 48.33 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 10.157 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
    Info: 2: + IC(6.218 ns) + CELL(3.036 ns) = 10.157 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 38.78 % )
    Info: Total interconnect delay = 6.218 ns ( 61.22 % )
Info: th for register "ADC[3]" (data pin = "DA[3]", clock pin = "ENC_CLK") is -2.895 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 3.222 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1684; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.686 ns) + CELL(0.602 ns) = 3.222 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 2; REG Node = 'ADC[3]'
        Info: Total cell delay = 1.536 ns ( 47.67 % )
        Info: Total interconnect delay = 1.686 ns ( 52.33 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_175; Fanout = 1; PIN Node = 'DA[3]'
        Info: 2: + IC(5.236 ns) + CELL(0.178 ns) = 6.307 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 1; COMB Node = 'ADC[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.403 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 2; REG Node = 'ADC[3]'
        Info: Total cell delay = 1.167 ns ( 18.23 % )
        Info: Total interconnect delay = 5.236 ns ( 81.77 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Fri Sep 08 16:55:46 2006
    Info: Elapsed time: 00:00:05


