{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679087565952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679087565952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 17:12:45 2023 " "Processing started: Fri Mar 17 17:12:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679087565952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679087565952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoding -c Decoding " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoding -c Decoding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679087565952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1679087566218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/github/code/degreeprojectcode/rs_code/code/decodingcont.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/4tyle/onedrive/!school/degree/github/code/degreeprojectcode/rs_code/code/decodingcont.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodingCont " "Found entity 1: decodingCont" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679087566255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679087566255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decodingCont " "Elaborating entity \"decodingCont\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679087566283 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "recievedWordIn decodingCont.v(71) " "Verilog HDL Always Construct warning at decodingCont.v(71): variable \"recievedWordIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1679087566286 "|decodingCont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "messageRecieved decodingCont.v(46) " "Verilog HDL Always Construct warning at decodingCont.v(46): inferring latch(es) for variable \"messageRecieved\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679087566470 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[0\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[0\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566632 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[1\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[1\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566632 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[2\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[2\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566632 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[3\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[3\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566632 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[4\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[4\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566632 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[5\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[5\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566632 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[6\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[6\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[7\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[7\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[8\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[8\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[9\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[9\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[10\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[10\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[11\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[11\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[12\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[12\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[13\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[13\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[14\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[14\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[15\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[15\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[16\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[16\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[17\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[17\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[18\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[18\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[19\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[19\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[20\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[20\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566633 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[21\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[21\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[22\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[22\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[23\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[23\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[24\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[24\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[25\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[25\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[26\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[26\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[27\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[27\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[28\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[28\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[29\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[29\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[30\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[30\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[31\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[31\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[32\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[32\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[33\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[33\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[34\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[34\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "messageRecieved\[35\] decodingCont.v(192) " "Inferred latch for \"messageRecieved\[35\]\" at decodingCont.v(192)" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679087566634 "|decodingCont"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[0\]\$latch " "Latch messageRecieved\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[24\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[24\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590505 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[1\]\$latch " "Latch messageRecieved\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[25\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[25\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590505 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[2\]\$latch " "Latch messageRecieved\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[26\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[26\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590505 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[3\]\$latch " "Latch messageRecieved\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[27\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[27\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590506 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[4\]\$latch " "Latch messageRecieved\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[28\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[28\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590506 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[5\]\$latch " "Latch messageRecieved\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[29\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[29\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590506 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[6\]\$latch " "Latch messageRecieved\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[30\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[30\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590506 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[7\]\$latch " "Latch messageRecieved\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[31\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[31\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590507 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[8\]\$latch " "Latch messageRecieved\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[32\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[32\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590507 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[9\]\$latch " "Latch messageRecieved\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[33\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[33\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590507 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[10\]\$latch " "Latch messageRecieved\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[34\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[34\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590507 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[11\]\$latch " "Latch messageRecieved\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[35\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[35\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590507 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[12\]\$latch " "Latch messageRecieved\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[36\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[36\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590508 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[13\]\$latch " "Latch messageRecieved\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[37\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[37\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590508 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[14\]\$latch " "Latch messageRecieved\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[38\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[38\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590508 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[15\]\$latch " "Latch messageRecieved\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[39\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[39\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590508 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[16\]\$latch " "Latch messageRecieved\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[40\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[40\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590509 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[17\]\$latch " "Latch messageRecieved\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[41\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[41\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590509 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[18\]\$latch " "Latch messageRecieved\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[42\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[42\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590509 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[19\]\$latch " "Latch messageRecieved\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[43\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[43\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590509 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[20\]\$latch " "Latch messageRecieved\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[44\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[44\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590510 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[21\]\$latch " "Latch messageRecieved\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[45\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[45\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590510 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[22\]\$latch " "Latch messageRecieved\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[46\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[46\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590510 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[23\]\$latch " "Latch messageRecieved\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[47\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[47\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590510 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[24\]\$latch " "Latch messageRecieved\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[48\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[48\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590511 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[25\]\$latch " "Latch messageRecieved\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[49\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[49\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590511 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[26\]\$latch " "Latch messageRecieved\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[50\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[50\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590511 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[27\]\$latch " "Latch messageRecieved\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[51\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[51\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590511 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[28\]\$latch " "Latch messageRecieved\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[52\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[52\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590511 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[29\]\$latch " "Latch messageRecieved\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[53\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[53\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590512 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[30\]\$latch " "Latch messageRecieved\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[54\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[54\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590512 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[31\]\$latch " "Latch messageRecieved\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[55\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[55\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590512 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[32\]\$latch " "Latch messageRecieved\[32\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[56\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[56\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590512 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[33\]\$latch " "Latch messageRecieved\[33\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[57\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[57\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590513 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[34\]\$latch " "Latch messageRecieved\[34\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[58\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[58\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590513 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "messageRecieved\[35\]\$latch " "Latch messageRecieved\[35\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA recievedWordIn\[59\] " "Ports D and ENA on the latch are fed by the same signal recievedWordIn\[59\]" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1679087590513 ""}  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 192 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1679087590513 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoderBusy GND " "Pin \"decoderBusy\" is stuck at GND" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679087600049 "|decodingCont|decoderBusy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679087600049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679087603323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679087603323 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decodeMessage " "No output dependent on input pin \"decodeMessage\"" {  } { { "../../Code/decodingCont.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/RS_Code/Code/decodingCont.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679087603439 "|decodingCont|decodeMessage"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679087603439 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2802 " "Implemented 2802 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679087603440 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679087603440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2704 " "Implemented 2704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679087603440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679087603440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679087603471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 17:13:23 2023 " "Processing ended: Fri Mar 17 17:13:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679087603471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679087603471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679087603471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679087603471 ""}
