

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Dec  7 17:57:19 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    21.999|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2092|  2092|  2092|  2092|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  2090|  2090|        16|          5|          1|   416|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 5, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x float]* %conv_1_out_2_2), !map !7"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %conv_1_out_2_1), !map !14"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %conv_1_out_2_0), !map !20"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %conv_1_out_1_2), !map !26"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2592 x float]* %conv_1_out_1_1), !map !31"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2592 x float]* %conv_1_out_1_0), !map !36"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2304 x float]* %conv_1_out_0_2), !map !41"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2592 x float]* %conv_1_out_0_1), !map !46"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2592 x float]* %conv_1_out_0_0), !map !51"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_12), !map !56"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_11), !map !63"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_10), !map !69"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_9), !map !75"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_8), !map !81"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_7), !map !87"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_6), !map !93"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_5), !map !99"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_4), !map !105"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_3), !map !111"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_2), !map !117"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_1), !map !123"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_0), !map !129"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.52>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]" [pool/pooling.cpp:10]   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_53, %Row_Loop_end ]" [pool/pooling.cpp:28]   --->   Operation 44 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 45 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %indvar_flatten, -96" [pool/pooling.cpp:10]   --->   Operation 46 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln10 = add i9 %indvar_flatten, 1" [pool/pooling.cpp:10]   --->   Operation 47 'add' 'add_ln10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [pool/pooling.cpp:10]   --->   Operation 49 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 50 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.02ns)   --->   "%select_ln28_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 51 'select' 'select_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.18ns)   --->   "%select_ln28_53 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 52 'select' 'select_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:14]   --->   Operation 53 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln28_52, i1 false)" [pool/pooling.cpp:25]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [9/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 55 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 56 [8/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 56 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 57 [7/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 57 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 58 [6/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 58 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 59 [5/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 59 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_52" [pool/pooling.cpp:13]   --->   Operation 60 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 61 [4/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 61 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %shl_ln to i12" [pool/pooling.cpp:28]   --->   Operation 62 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (3.74ns)   --->   "%mul_ln28 = mul i12 43, %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 63 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_144 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln28, i32 7, i32 11)" [pool/pooling.cpp:28]   --->   Operation 64 'partselect' 'tmp_144' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 65 [3/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 65 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 66 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i5 %or_ln25 to i12" [pool/pooling.cpp:28]   --->   Operation 67 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (3.74ns)   --->   "%mul_ln28_1 = mul i12 43, %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 68 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_151 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln28_1, i32 7, i32 11)" [pool/pooling.cpp:28]   --->   Operation 69 'partselect' 'tmp_151' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.20>
ST_9 : Operation 70 [2/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 70 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.74>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln28_53 to i13" [pool/pooling.cpp:14]   --->   Operation 71 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 72 [1/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 72 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %urem_ln28 to i3" [pool/pooling.cpp:28]   --->   Operation 73 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_145 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %tmp_144, i8 0)" [pool/pooling.cpp:28]   --->   Operation 74 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_146 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_144, i5 0)" [pool/pooling.cpp:28]   --->   Operation 75 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %tmp_146 to i13" [pool/pooling.cpp:28]   --->   Operation 76 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (1.67ns)   --->   "%add_ln28 = add i13 %tmp_145, %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 77 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (1.67ns)   --->   "%add_ln28_1 = add i13 %zext_ln14, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 78 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i13 %add_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 79 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_9 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 80 'getelementptr' 'conv_1_out_0_0_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_2 = add i13 32, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 81 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 82 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_3 = add i13 %zext_ln14, %add_ln28_2" [pool/pooling.cpp:28]   --->   Operation 82 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i13 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 83 'sext' 'sext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_10 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 84 'getelementptr' 'conv_1_out_0_0_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_4 = add i13 64, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 85 'add' 'add_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 86 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_5 = add i13 %zext_ln14, %add_ln28_4" [pool/pooling.cpp:28]   --->   Operation 86 'add' 'add_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i13 %add_ln28_5 to i64" [pool/pooling.cpp:28]   --->   Operation 87 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_11 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 88 'getelementptr' 'conv_1_out_0_0_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i13 96, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 89 'add' 'add_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 90 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i13 %zext_ln14, %add_ln28_6" [pool/pooling.cpp:28]   --->   Operation 90 'add' 'add_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i13 %add_ln28_7 to i64" [pool/pooling.cpp:28]   --->   Operation 91 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_12 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 92 'getelementptr' 'conv_1_out_0_0_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_9 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 93 'getelementptr' 'conv_1_out_0_1_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_10 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 94 'getelementptr' 'conv_1_out_0_1_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_11 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 95 'getelementptr' 'conv_1_out_0_1_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_12 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 96 'getelementptr' 'conv_1_out_0_1_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_147 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i2.i6(i5 %tmp_144, i2 0, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 97 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i13 %tmp_147 to i64" [pool/pooling.cpp:28]   --->   Operation 98 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_8 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 99 'getelementptr' 'conv_1_out_0_2_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln28_92 = or i13 %tmp_147, 64" [pool/pooling.cpp:28]   --->   Operation 100 'or' 'or_ln28_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_148 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_92)" [pool/pooling.cpp:28]   --->   Operation 101 'bitconcatenate' 'tmp_148' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_10 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 102 'getelementptr' 'conv_1_out_0_2_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_9 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 103 'getelementptr' 'conv_1_out_1_0_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_10 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 104 'getelementptr' 'conv_1_out_1_0_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_11 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 105 'getelementptr' 'conv_1_out_1_0_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_12 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 106 'getelementptr' 'conv_1_out_1_0_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_9 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 107 'getelementptr' 'conv_1_out_1_1_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_10 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 108 'getelementptr' 'conv_1_out_1_1_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_11 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 109 'getelementptr' 'conv_1_out_1_1_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_12 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 110 'getelementptr' 'conv_1_out_1_1_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_8 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 111 'getelementptr' 'conv_1_out_1_2_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_10 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 112 'getelementptr' 'conv_1_out_1_2_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_9 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 113 'getelementptr' 'conv_1_out_2_0_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_10 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 114 'getelementptr' 'conv_1_out_2_0_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_11 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 115 'getelementptr' 'conv_1_out_2_0_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_12 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 116 'getelementptr' 'conv_1_out_2_0_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_9 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 117 'getelementptr' 'conv_1_out_2_1_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_10 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 118 'getelementptr' 'conv_1_out_2_1_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_11 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 119 'getelementptr' 'conv_1_out_2_1_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_12 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 120 'getelementptr' 'conv_1_out_2_1_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_8 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 121 'getelementptr' 'conv_1_out_2_2_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_10 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_148" [pool/pooling.cpp:28]   --->   Operation 122 'getelementptr' 'conv_1_out_2_2_add_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch155 [
    i3 0, label %branch153
    i3 1, label %branch154
  ]" [pool/pooling.cpp:28]   --->   Operation 123 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_10 : Operation 124 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_17 = load float* %conv_1_out_1_0_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 124 'load' 'conv_1_out_1_0_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 125 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_17 = load float* %conv_1_out_0_0_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 125 'load' 'conv_1_out_0_0_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 126 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_17 = load float* %conv_1_out_2_0_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 126 'load' 'conv_1_out_2_0_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_152 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %tmp_151, i8 0)" [pool/pooling.cpp:28]   --->   Operation 127 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_153 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_151, i5 0)" [pool/pooling.cpp:28]   --->   Operation 128 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i10 %tmp_153 to i13" [pool/pooling.cpp:28]   --->   Operation 129 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.67ns)   --->   "%add_ln28_22 = add i13 %tmp_152, %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 130 'add' 'add_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.67ns)   --->   "%add_ln28_23 = add i13 %zext_ln14, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 131 'add' 'add_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i13 %add_ln28_23 to i64" [pool/pooling.cpp:28]   --->   Operation 132 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 133 'getelementptr' 'conv_1_out_0_0_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_24 = add i13 32, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 134 'add' 'add_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 135 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_25 = add i13 %zext_ln14, %add_ln28_24" [pool/pooling.cpp:28]   --->   Operation 135 'add' 'add_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln28_8 = sext i13 %add_ln28_25 to i64" [pool/pooling.cpp:28]   --->   Operation 136 'sext' 'sext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_1 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 137 'getelementptr' 'conv_1_out_0_0_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 138 'getelementptr' 'conv_1_out_0_1_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_1 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 139 'getelementptr' 'conv_1_out_0_1_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_154 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i2.i6(i5 %tmp_151, i2 0, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 140 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i13 %tmp_154 to i64" [pool/pooling.cpp:28]   --->   Operation 141 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 142 'getelementptr' 'conv_1_out_0_2_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_40)   --->   "%or_ln28_98 = or i13 %tmp_152, 32" [pool/pooling.cpp:28]   --->   Operation 143 'or' 'or_ln28_98' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln28_40 = add i13 %zext_ln14, %or_ln28_98" [pool/pooling.cpp:28]   --->   Operation 144 'add' 'add_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i13 %add_ln28_40 to i64" [pool/pooling.cpp:28]   --->   Operation 145 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_1 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 146 'getelementptr' 'conv_1_out_0_2_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 147 'getelementptr' 'conv_1_out_1_0_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_1 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 148 'getelementptr' 'conv_1_out_1_0_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 149 'getelementptr' 'conv_1_out_1_1_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_1 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 150 'getelementptr' 'conv_1_out_1_1_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 151 'getelementptr' 'conv_1_out_1_2_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_1 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 152 'getelementptr' 'conv_1_out_1_2_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 153 'getelementptr' 'conv_1_out_2_0_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_1 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 154 'getelementptr' 'conv_1_out_2_0_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 155 'getelementptr' 'conv_1_out_2_1_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_1 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 156 'getelementptr' 'conv_1_out_2_1_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 157 'getelementptr' 'conv_1_out_2_2_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_1 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 158 'getelementptr' 'conv_1_out_2_2_add_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch149 [
    i3 0, label %branch147
    i3 1, label %branch148
  ]" [pool/pooling.cpp:28]   --->   Operation 159 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_10 : Operation 160 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_16 = load float* %conv_1_out_2_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 160 'load' 'conv_1_out_2_0_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 161 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_16 = load float* %conv_1_out_1_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 161 'load' 'conv_1_out_1_0_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 162 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_16 = load float* %conv_1_out_0_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 162 'load' 'conv_1_out_0_0_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 163 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_16 = load float* %conv_1_out_2_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 163 'load' 'conv_1_out_2_1_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 164 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_16 = load float* %conv_1_out_1_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 164 'load' 'conv_1_out_1_1_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 165 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_16 = load float* %conv_1_out_0_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 165 'load' 'conv_1_out_0_1_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 166 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_15 = load float* %conv_1_out_1_2_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 166 'load' 'conv_1_out_1_2_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 167 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_15 = load float* %conv_1_out_0_2_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 167 'load' 'conv_1_out_0_2_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 168 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_15 = load float* %conv_1_out_2_2_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 168 'load' 'conv_1_out_2_2_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 169 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_14 = load float* %conv_1_out_2_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 169 'load' 'conv_1_out_2_2_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 170 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_14 = load float* %conv_1_out_1_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 170 'load' 'conv_1_out_1_2_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 171 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_14 = load float* %conv_1_out_0_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 171 'load' 'conv_1_out_0_2_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 172 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_14 = load float* %conv_1_out_2_0_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 172 'load' 'conv_1_out_2_0_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 173 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_14 = load float* %conv_1_out_1_0_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 173 'load' 'conv_1_out_1_0_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 174 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_14 = load float* %conv_1_out_0_0_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 174 'load' 'conv_1_out_0_0_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 175 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_15 = load float* %conv_1_out_1_1_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 175 'load' 'conv_1_out_1_1_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 176 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_15 = load float* %conv_1_out_0_1_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 176 'load' 'conv_1_out_0_1_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 177 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_15 = load float* %conv_1_out_2_1_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 177 'load' 'conv_1_out_2_1_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 178 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_14 = load float* %conv_1_out_2_1_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 178 'load' 'conv_1_out_2_1_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 179 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_14 = load float* %conv_1_out_1_1_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 179 'load' 'conv_1_out_1_1_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 180 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_14 = load float* %conv_1_out_0_1_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 180 'load' 'conv_1_out_0_1_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 181 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_12 = load float* %conv_1_out_2_2_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 181 'load' 'conv_1_out_2_2_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 182 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_12 = load float* %conv_1_out_1_2_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 182 'load' 'conv_1_out_1_2_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 183 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_12 = load float* %conv_1_out_0_2_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 183 'load' 'conv_1_out_0_2_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 184 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_13 = load float* %conv_1_out_1_0_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 184 'load' 'conv_1_out_1_0_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 185 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_13 = load float* %conv_1_out_0_0_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 185 'load' 'conv_1_out_0_0_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 186 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_13 = load float* %conv_1_out_2_0_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 186 'load' 'conv_1_out_2_0_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_11 = load float* %conv_1_out_1_2_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 187 'load' 'conv_1_out_1_2_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 188 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_11 = load float* %conv_1_out_0_2_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 188 'load' 'conv_1_out_0_2_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 189 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_11 = load float* %conv_1_out_2_2_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 189 'load' 'conv_1_out_2_2_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 190 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_11 = load float* %conv_1_out_1_1_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 190 'load' 'conv_1_out_1_1_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 191 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_11 = load float* %conv_1_out_0_1_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 191 'load' 'conv_1_out_0_1_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 192 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_11 = load float* %conv_1_out_2_1_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 192 'load' 'conv_1_out_2_1_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 11 <SV = 10> <Delay = 12.8>
ST_11 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_8 = add i13 128, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 193 'add' 'add_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 194 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_9 = add i13 %zext_ln14, %add_ln28_8" [pool/pooling.cpp:28]   --->   Operation 194 'add' 'add_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i13 %add_ln28_9 to i64" [pool/pooling.cpp:28]   --->   Operation 195 'sext' 'sext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_13 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 196 'getelementptr' 'conv_1_out_0_0_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_10 = add i13 160, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 197 'add' 'add_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 198 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_11 = add i13 %zext_ln14, %add_ln28_10" [pool/pooling.cpp:28]   --->   Operation 198 'add' 'add_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln28_4 = sext i13 %add_ln28_11 to i64" [pool/pooling.cpp:28]   --->   Operation 199 'sext' 'sext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_14 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 200 'getelementptr' 'conv_1_out_0_0_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_12 = add i13 192, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 201 'add' 'add_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 202 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_13 = add i13 %zext_ln14, %add_ln28_12" [pool/pooling.cpp:28]   --->   Operation 202 'add' 'add_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln28_5 = sext i13 %add_ln28_13 to i64" [pool/pooling.cpp:28]   --->   Operation 203 'sext' 'sext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_15 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 204 'getelementptr' 'conv_1_out_0_0_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_14 = add i13 224, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 205 'add' 'add_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 206 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_15 = add i13 %zext_ln14, %add_ln28_14" [pool/pooling.cpp:28]   --->   Operation 206 'add' 'add_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln28_6 = sext i13 %add_ln28_15 to i64" [pool/pooling.cpp:28]   --->   Operation 207 'sext' 'sext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_16 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 208 'getelementptr' 'conv_1_out_0_0_add_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_13 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 209 'getelementptr' 'conv_1_out_0_1_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_14 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 210 'getelementptr' 'conv_1_out_0_1_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_15 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 211 'getelementptr' 'conv_1_out_0_1_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_16 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 212 'getelementptr' 'conv_1_out_0_1_add_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%or_ln28_94 = or i13 %tmp_147, 128" [pool/pooling.cpp:28]   --->   Operation 213 'or' 'or_ln28_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_149 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_94)" [pool/pooling.cpp:28]   --->   Operation 214 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_12 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 215 'getelementptr' 'conv_1_out_0_2_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln28_96 = or i13 %tmp_147, 192" [pool/pooling.cpp:28]   --->   Operation 216 'or' 'or_ln28_96' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_96)" [pool/pooling.cpp:28]   --->   Operation 217 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_14 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 218 'getelementptr' 'conv_1_out_0_2_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_13 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 219 'getelementptr' 'conv_1_out_1_0_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_14 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 220 'getelementptr' 'conv_1_out_1_0_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_15 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 221 'getelementptr' 'conv_1_out_1_0_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_16 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 222 'getelementptr' 'conv_1_out_1_0_add_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_13 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 223 'getelementptr' 'conv_1_out_1_1_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_14 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 224 'getelementptr' 'conv_1_out_1_1_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_15 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 225 'getelementptr' 'conv_1_out_1_1_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_16 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 226 'getelementptr' 'conv_1_out_1_1_add_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_12 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 227 'getelementptr' 'conv_1_out_1_2_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_14 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 228 'getelementptr' 'conv_1_out_1_2_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_13 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 229 'getelementptr' 'conv_1_out_2_0_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_14 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 230 'getelementptr' 'conv_1_out_2_0_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_15 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 231 'getelementptr' 'conv_1_out_2_0_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_16 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 232 'getelementptr' 'conv_1_out_2_0_add_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_13 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 233 'getelementptr' 'conv_1_out_2_1_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_14 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 234 'getelementptr' 'conv_1_out_2_1_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_15 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 235 'getelementptr' 'conv_1_out_2_1_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_16 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 236 'getelementptr' 'conv_1_out_2_1_add_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_12 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_149" [pool/pooling.cpp:28]   --->   Operation 237 'getelementptr' 'conv_1_out_2_2_add_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_14 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_150" [pool/pooling.cpp:28]   --->   Operation 238 'getelementptr' 'conv_1_out_2_2_add_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 239 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_17 = load float* %conv_1_out_1_0_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 239 'load' 'conv_1_out_1_0_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 240 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 240 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 241 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_17 = load float* %conv_1_out_0_0_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 241 'load' 'conv_1_out_0_0_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 242 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 242 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 243 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_17 = load float* %conv_1_out_2_0_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 243 'load' 'conv_1_out_2_0_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 244 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 244 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%phi_ln28 = phi float [ %conv_1_out_0_0_loa_17, %branch153 ], [ %conv_1_out_1_0_loa_17, %branch154 ], [ %conv_1_out_2_0_loa_17, %branch155 ]" [pool/pooling.cpp:28]   --->   Operation 245 'phi' 'phi_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %phi_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 246 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 247 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 248 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_2, -1" [pool/pooling.cpp:28]   --->   Operation 249 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 250 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 251 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (6.78ns)   --->   "%tmp_3 = fcmp ogt float %phi_ln28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 252 'fcmp' 'tmp_3' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_3" [pool/pooling.cpp:28]   --->   Operation 253 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %phi_ln28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 254 'select' 'select_ln28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch152 [
    i3 0, label %branch150
    i3 1, label %branch151
  ]" [pool/pooling.cpp:28]   --->   Operation 255 'switch' <Predicate = true> <Delay = 1.13>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_26 = add i13 64, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 256 'add' 'add_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 257 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_27 = add i13 %zext_ln14, %add_ln28_26" [pool/pooling.cpp:28]   --->   Operation 257 'add' 'add_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln28_9 = sext i13 %add_ln28_27 to i64" [pool/pooling.cpp:28]   --->   Operation 258 'sext' 'sext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_2 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 259 'getelementptr' 'conv_1_out_0_0_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_28 = add i13 96, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 260 'add' 'add_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 261 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_29 = add i13 %zext_ln14, %add_ln28_28" [pool/pooling.cpp:28]   --->   Operation 261 'add' 'add_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln28_10 = sext i13 %add_ln28_29 to i64" [pool/pooling.cpp:28]   --->   Operation 262 'sext' 'sext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_3 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 263 'getelementptr' 'conv_1_out_0_0_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_2 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 264 'getelementptr' 'conv_1_out_0_1_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_3 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 265 'getelementptr' 'conv_1_out_0_1_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln28_99 = or i13 %tmp_154, 64" [pool/pooling.cpp:28]   --->   Operation 266 'or' 'or_ln28_99' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_155 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_99)" [pool/pooling.cpp:28]   --->   Operation 267 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_2 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_155" [pool/pooling.cpp:28]   --->   Operation 268 'getelementptr' 'conv_1_out_0_2_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_41)   --->   "%or_ln28_100 = or i13 %tmp_152, 96" [pool/pooling.cpp:28]   --->   Operation 269 'or' 'or_ln28_100' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln28_41 = add i13 %zext_ln14, %or_ln28_100" [pool/pooling.cpp:28]   --->   Operation 270 'add' 'add_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i13 %add_ln28_41 to i64" [pool/pooling.cpp:28]   --->   Operation 271 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_3 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 272 'getelementptr' 'conv_1_out_0_2_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_2 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 273 'getelementptr' 'conv_1_out_1_0_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_3 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 274 'getelementptr' 'conv_1_out_1_0_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_2 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 275 'getelementptr' 'conv_1_out_1_1_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_3 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 276 'getelementptr' 'conv_1_out_1_1_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_2 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_155" [pool/pooling.cpp:28]   --->   Operation 277 'getelementptr' 'conv_1_out_1_2_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_3 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 278 'getelementptr' 'conv_1_out_1_2_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_2 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 279 'getelementptr' 'conv_1_out_2_0_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_3 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 280 'getelementptr' 'conv_1_out_2_0_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_2 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 281 'getelementptr' 'conv_1_out_2_1_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_3 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 282 'getelementptr' 'conv_1_out_2_1_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_2 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_155" [pool/pooling.cpp:28]   --->   Operation 283 'getelementptr' 'conv_1_out_2_2_add_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_3 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 284 'getelementptr' 'conv_1_out_2_2_add_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 285 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_16 = load float* %conv_1_out_2_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 285 'load' 'conv_1_out_2_0_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 286 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.1494" [pool/pooling.cpp:28]   --->   Operation 286 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 287 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_16 = load float* %conv_1_out_1_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 287 'load' 'conv_1_out_1_0_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 288 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.1494" [pool/pooling.cpp:28]   --->   Operation 288 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 289 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_16 = load float* %conv_1_out_0_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 289 'load' 'conv_1_out_0_0_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 290 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.1494" [pool/pooling.cpp:28]   --->   Operation 290 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 291 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_16 = load float* %conv_1_out_2_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 291 'load' 'conv_1_out_2_1_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 292 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.0484" [pool/pooling.cpp:28]   --->   Operation 292 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 293 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_16 = load float* %conv_1_out_1_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 293 'load' 'conv_1_out_1_1_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 294 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.0484" [pool/pooling.cpp:28]   --->   Operation 294 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 295 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_16 = load float* %conv_1_out_0_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 295 'load' 'conv_1_out_0_1_loa_16' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 296 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.0484" [pool/pooling.cpp:28]   --->   Operation 296 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 297 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_15 = load float* %conv_1_out_1_2_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 297 'load' 'conv_1_out_1_2_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 298 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.1474" [pool/pooling.cpp:28]   --->   Operation 298 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 299 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_15 = load float* %conv_1_out_0_2_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 299 'load' 'conv_1_out_0_2_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 300 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.1474" [pool/pooling.cpp:28]   --->   Operation 300 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 301 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_15 = load float* %conv_1_out_2_2_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 301 'load' 'conv_1_out_2_2_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 302 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.1474" [pool/pooling.cpp:28]   --->   Operation 302 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%phi_ln28_4 = phi float [ %conv_1_out_0_2_loa_15, %branch141 ], [ %conv_1_out_1_2_loa_15, %branch142 ], [ %conv_1_out_2_2_loa_15, %branch143 ]" [pool/pooling.cpp:28]   --->   Operation 303 'phi' 'phi_ln28_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %phi_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 304 'bitcast' 'bitcast_ln28_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 305 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_7 to i23" [pool/pooling.cpp:28]   --->   Operation 306 'trunc' 'trunc_ln28_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (1.55ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_12, -1" [pool/pooling.cpp:28]   --->   Operation 307 'icmp' 'icmp_ln28_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (2.44ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 308 'icmp' 'icmp_ln28_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pool/pooling.cpp:28]   --->   Operation 309 'or' 'or_ln28_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ogt float %phi_ln28_4, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 310 'fcmp' 'tmp_13' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%and_ln28_7 = and i1 %or_ln28_7, %tmp_13" [pool/pooling.cpp:28]   --->   Operation 311 'and' 'and_ln28_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_7, float %phi_ln28_4, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 312 'select' 'select_ln28_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch140 [
    i3 0, label %branch138
    i3 1, label %branch139
  ]" [pool/pooling.cpp:28]   --->   Operation 313 'switch' <Predicate = true> <Delay = 1.13>
ST_11 : Operation 314 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_14 = load float* %conv_1_out_2_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 314 'load' 'conv_1_out_2_2_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 315 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.1454" [pool/pooling.cpp:28]   --->   Operation 315 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 316 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_14 = load float* %conv_1_out_1_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 316 'load' 'conv_1_out_1_2_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 317 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.1454" [pool/pooling.cpp:28]   --->   Operation 317 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 318 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_14 = load float* %conv_1_out_0_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 318 'load' 'conv_1_out_0_2_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 319 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.1454" [pool/pooling.cpp:28]   --->   Operation 319 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 320 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_14 = load float* %conv_1_out_2_0_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 320 'load' 'conv_1_out_2_0_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 321 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.0444" [pool/pooling.cpp:28]   --->   Operation 321 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 322 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_14 = load float* %conv_1_out_1_0_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 322 'load' 'conv_1_out_1_0_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 323 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.0444" [pool/pooling.cpp:28]   --->   Operation 323 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 324 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_14 = load float* %conv_1_out_0_0_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 324 'load' 'conv_1_out_0_0_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 325 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.0444" [pool/pooling.cpp:28]   --->   Operation 325 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 326 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_15 = load float* %conv_1_out_1_1_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 326 'load' 'conv_1_out_1_1_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 327 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.1434" [pool/pooling.cpp:28]   --->   Operation 327 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 328 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_15 = load float* %conv_1_out_0_1_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 328 'load' 'conv_1_out_0_1_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 329 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.1434" [pool/pooling.cpp:28]   --->   Operation 329 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 330 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_15 = load float* %conv_1_out_2_1_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 330 'load' 'conv_1_out_2_1_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 331 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.1434" [pool/pooling.cpp:28]   --->   Operation 331 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%phi_ln28_8 = phi float [ %conv_1_out_0_1_loa_15, %branch129 ], [ %conv_1_out_1_1_loa_15, %branch130 ], [ %conv_1_out_2_1_loa_15, %branch131 ]" [pool/pooling.cpp:28]   --->   Operation 332 'phi' 'phi_ln28_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast float %phi_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 333 'bitcast' 'bitcast_ln28_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 334 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = trunc i32 %bitcast_ln28_14 to i23" [pool/pooling.cpp:28]   --->   Operation 335 'trunc' 'trunc_ln28_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (1.55ns)   --->   "%icmp_ln28_28 = icmp ne i8 %tmp_23, -1" [pool/pooling.cpp:28]   --->   Operation 336 'icmp' 'icmp_ln28_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 337 [1/1] (2.44ns)   --->   "%icmp_ln28_29 = icmp eq i23 %trunc_ln28_15, 0" [pool/pooling.cpp:28]   --->   Operation 337 'icmp' 'icmp_ln28_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28" [pool/pooling.cpp:28]   --->   Operation 338 'or' 'or_ln28_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 339 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ogt float %phi_ln28_8, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 339 'fcmp' 'tmp_24' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%and_ln28_14 = and i1 %or_ln28_14, %tmp_24" [pool/pooling.cpp:28]   --->   Operation 340 'and' 'and_ln28_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 341 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_8 = select i1 %and_ln28_14, float %phi_ln28_8, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 341 'select' 'select_ln28_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 342 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch128 [
    i3 0, label %branch126
    i3 1, label %branch127
  ]" [pool/pooling.cpp:28]   --->   Operation 342 'switch' <Predicate = true> <Delay = 1.13>
ST_11 : Operation 343 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_14 = load float* %conv_1_out_2_1_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 343 'load' 'conv_1_out_2_1_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 344 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.1414" [pool/pooling.cpp:28]   --->   Operation 344 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 345 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_14 = load float* %conv_1_out_1_1_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 345 'load' 'conv_1_out_1_1_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 346 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.1414" [pool/pooling.cpp:28]   --->   Operation 346 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 347 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_14 = load float* %conv_1_out_0_1_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 347 'load' 'conv_1_out_0_1_loa_14' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 348 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.1414" [pool/pooling.cpp:28]   --->   Operation 348 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 349 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_12 = load float* %conv_1_out_2_2_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 349 'load' 'conv_1_out_2_2_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 350 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.0404" [pool/pooling.cpp:28]   --->   Operation 350 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 351 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_12 = load float* %conv_1_out_1_2_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 351 'load' 'conv_1_out_1_2_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 352 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.0404" [pool/pooling.cpp:28]   --->   Operation 352 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 353 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_12 = load float* %conv_1_out_0_2_add_1, align 4" [pool/pooling.cpp:28]   --->   Operation 353 'load' 'conv_1_out_0_2_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 354 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.0404" [pool/pooling.cpp:28]   --->   Operation 354 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 355 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_13 = load float* %conv_1_out_1_0_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 355 'load' 'conv_1_out_1_0_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 356 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.1394" [pool/pooling.cpp:28]   --->   Operation 356 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 357 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_13 = load float* %conv_1_out_0_0_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 357 'load' 'conv_1_out_0_0_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 358 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.1394" [pool/pooling.cpp:28]   --->   Operation 358 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 359 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_13 = load float* %conv_1_out_2_0_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 359 'load' 'conv_1_out_2_0_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 360 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.1394" [pool/pooling.cpp:28]   --->   Operation 360 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%phi_ln28_12 = phi float [ %conv_1_out_0_0_loa_13, %branch117 ], [ %conv_1_out_1_0_loa_13, %branch118 ], [ %conv_1_out_2_0_loa_13, %branch119 ]" [pool/pooling.cpp:28]   --->   Operation 361 'phi' 'phi_ln28_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln28_21 = bitcast float %phi_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 362 'bitcast' 'bitcast_ln28_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 363 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = trunc i32 %bitcast_ln28_21 to i23" [pool/pooling.cpp:28]   --->   Operation 364 'trunc' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (1.55ns)   --->   "%icmp_ln28_42 = icmp ne i8 %tmp_34, -1" [pool/pooling.cpp:28]   --->   Operation 365 'icmp' 'icmp_ln28_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (2.44ns)   --->   "%icmp_ln28_43 = icmp eq i23 %trunc_ln28_22, 0" [pool/pooling.cpp:28]   --->   Operation 366 'icmp' 'icmp_ln28_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42" [pool/pooling.cpp:28]   --->   Operation 367 'or' 'or_ln28_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [1/1] (6.78ns)   --->   "%tmp_35 = fcmp ogt float %phi_ln28_12, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 368 'fcmp' 'tmp_35' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%and_ln28_21 = and i1 %or_ln28_21, %tmp_35" [pool/pooling.cpp:28]   --->   Operation 369 'and' 'and_ln28_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_12 = select i1 %and_ln28_21, float %phi_ln28_12, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 370 'select' 'select_ln28_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 371 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch116 [
    i3 0, label %branch114
    i3 1, label %branch115
  ]" [pool/pooling.cpp:28]   --->   Operation 371 'switch' <Predicate = true> <Delay = 1.13>
ST_11 : Operation 372 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_12 = load float* %conv_1_out_2_0_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 372 'load' 'conv_1_out_2_0_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 373 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_12 = load float* %conv_1_out_1_0_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 373 'load' 'conv_1_out_1_0_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 374 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_12 = load float* %conv_1_out_0_0_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 374 'load' 'conv_1_out_0_0_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 375 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_12 = load float* %conv_1_out_2_1_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 375 'load' 'conv_1_out_2_1_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 376 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_12 = load float* %conv_1_out_1_1_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 376 'load' 'conv_1_out_1_1_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 377 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_12 = load float* %conv_1_out_0_1_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 377 'load' 'conv_1_out_0_1_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 378 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_11 = load float* %conv_1_out_1_2_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 378 'load' 'conv_1_out_1_2_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 379 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.1354" [pool/pooling.cpp:28]   --->   Operation 379 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 380 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_11 = load float* %conv_1_out_0_2_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 380 'load' 'conv_1_out_0_2_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 381 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.1354" [pool/pooling.cpp:28]   --->   Operation 381 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 382 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_11 = load float* %conv_1_out_2_2_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 382 'load' 'conv_1_out_2_2_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 383 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.1354" [pool/pooling.cpp:28]   --->   Operation 383 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%phi_ln28_16 = phi float [ %conv_1_out_0_2_loa_11, %branch105 ], [ %conv_1_out_1_2_loa_11, %branch106 ], [ %conv_1_out_2_2_loa_11, %branch107 ]" [pool/pooling.cpp:28]   --->   Operation 384 'phi' 'phi_ln28_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln28_28 = bitcast float %phi_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 385 'bitcast' 'bitcast_ln28_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 386 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = trunc i32 %bitcast_ln28_28 to i23" [pool/pooling.cpp:28]   --->   Operation 387 'trunc' 'trunc_ln28_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (1.55ns)   --->   "%icmp_ln28_56 = icmp ne i8 %tmp_45, -1" [pool/pooling.cpp:28]   --->   Operation 388 'icmp' 'icmp_ln28_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (2.44ns)   --->   "%icmp_ln28_57 = icmp eq i23 %trunc_ln28_29, 0" [pool/pooling.cpp:28]   --->   Operation 389 'icmp' 'icmp_ln28_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56" [pool/pooling.cpp:28]   --->   Operation 390 'or' 'or_ln28_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/1] (6.78ns)   --->   "%tmp_46 = fcmp ogt float %phi_ln28_16, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 391 'fcmp' 'tmp_46' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%and_ln28_28 = and i1 %or_ln28_28, %tmp_46" [pool/pooling.cpp:28]   --->   Operation 392 'and' 'and_ln28_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_16 = select i1 %and_ln28_28, float %phi_ln28_16, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 393 'select' 'select_ln28_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch104 [
    i3 0, label %branch102
    i3 1, label %branch103
  ]" [pool/pooling.cpp:28]   --->   Operation 394 'switch' <Predicate = true> <Delay = 1.13>
ST_11 : Operation 395 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_10 = load float* %conv_1_out_2_2_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 395 'load' 'conv_1_out_2_2_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 396 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_10 = load float* %conv_1_out_1_2_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 396 'load' 'conv_1_out_1_2_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 397 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_10 = load float* %conv_1_out_0_2_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 397 'load' 'conv_1_out_0_2_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 398 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_10 = load float* %conv_1_out_2_0_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 398 'load' 'conv_1_out_2_0_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 399 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_10 = load float* %conv_1_out_1_0_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 399 'load' 'conv_1_out_1_0_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 400 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_10 = load float* %conv_1_out_0_0_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 400 'load' 'conv_1_out_0_0_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 401 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_11 = load float* %conv_1_out_1_1_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 401 'load' 'conv_1_out_1_1_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 402 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.1314" [pool/pooling.cpp:28]   --->   Operation 402 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 403 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_11 = load float* %conv_1_out_0_1_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 403 'load' 'conv_1_out_0_1_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 404 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.1314" [pool/pooling.cpp:28]   --->   Operation 404 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 405 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_11 = load float* %conv_1_out_2_1_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 405 'load' 'conv_1_out_2_1_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 406 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.1314" [pool/pooling.cpp:28]   --->   Operation 406 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%phi_ln28_20 = phi float [ %conv_1_out_0_1_loa_11, %branch93 ], [ %conv_1_out_1_1_loa_11, %branch94 ], [ %conv_1_out_2_1_loa_11, %branch95 ]" [pool/pooling.cpp:28]   --->   Operation 407 'phi' 'phi_ln28_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln28_35 = bitcast float %phi_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 408 'bitcast' 'bitcast_ln28_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 409 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln28_36 = trunc i32 %bitcast_ln28_35 to i23" [pool/pooling.cpp:28]   --->   Operation 410 'trunc' 'trunc_ln28_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (1.55ns)   --->   "%icmp_ln28_70 = icmp ne i8 %tmp_56, -1" [pool/pooling.cpp:28]   --->   Operation 411 'icmp' 'icmp_ln28_70' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 412 [1/1] (2.44ns)   --->   "%icmp_ln28_71 = icmp eq i23 %trunc_ln28_36, 0" [pool/pooling.cpp:28]   --->   Operation 412 'icmp' 'icmp_ln28_71' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70" [pool/pooling.cpp:28]   --->   Operation 413 'or' 'or_ln28_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 414 [1/1] (6.78ns)   --->   "%tmp_57 = fcmp ogt float %phi_ln28_20, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 414 'fcmp' 'tmp_57' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%and_ln28_35 = and i1 %or_ln28_35, %tmp_57" [pool/pooling.cpp:28]   --->   Operation 415 'and' 'and_ln28_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_20 = select i1 %and_ln28_35, float %phi_ln28_20, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 416 'select' 'select_ln28_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 417 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch92 [
    i3 0, label %branch90
    i3 1, label %branch91
  ]" [pool/pooling.cpp:28]   --->   Operation 417 'switch' <Predicate = true> <Delay = 1.13>
ST_11 : Operation 418 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_10 = load float* %conv_1_out_2_1_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 418 'load' 'conv_1_out_2_1_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 419 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_10 = load float* %conv_1_out_1_1_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 419 'load' 'conv_1_out_1_1_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 420 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_10 = load float* %conv_1_out_0_1_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 420 'load' 'conv_1_out_0_1_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 421 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_8 = load float* %conv_1_out_2_2_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 421 'load' 'conv_1_out_2_2_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 422 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_8 = load float* %conv_1_out_1_2_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 422 'load' 'conv_1_out_1_2_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 423 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_8 = load float* %conv_1_out_0_2_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 423 'load' 'conv_1_out_0_2_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 424 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_9 = load float* %conv_1_out_1_0_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 424 'load' 'conv_1_out_1_0_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 425 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_9 = load float* %conv_1_out_0_0_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 425 'load' 'conv_1_out_0_0_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 426 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_9 = load float* %conv_1_out_2_0_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 426 'load' 'conv_1_out_2_0_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 427 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_7 = load float* %conv_1_out_1_2_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 427 'load' 'conv_1_out_1_2_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 428 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_7 = load float* %conv_1_out_0_2_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 428 'load' 'conv_1_out_0_2_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 429 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_7 = load float* %conv_1_out_2_2_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 429 'load' 'conv_1_out_2_2_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 430 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_7 = load float* %conv_1_out_1_1_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 430 'load' 'conv_1_out_1_1_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 431 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_7 = load float* %conv_1_out_0_1_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 431 'load' 'conv_1_out_0_1_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 432 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_7 = load float* %conv_1_out_2_1_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 432 'load' 'conv_1_out_2_1_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 433 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_5 = load float* %conv_1_out_1_0_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 433 'load' 'conv_1_out_1_0_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 434 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_5 = load float* %conv_1_out_0_0_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 434 'load' 'conv_1_out_0_0_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 435 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_5 = load float* %conv_1_out_2_0_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 435 'load' 'conv_1_out_2_0_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 436 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_3 = load float* %conv_1_out_1_2_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 436 'load' 'conv_1_out_1_2_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 437 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_3 = load float* %conv_1_out_0_2_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 437 'load' 'conv_1_out_0_2_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 438 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_3 = load float* %conv_1_out_2_2_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 438 'load' 'conv_1_out_2_2_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 439 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_3 = load float* %conv_1_out_1_1_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 439 'load' 'conv_1_out_1_1_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 440 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_3 = load float* %conv_1_out_0_1_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 440 'load' 'conv_1_out_0_1_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 441 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_3 = load float* %conv_1_out_2_1_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 441 'load' 'conv_1_out_2_1_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 12 <SV = 11> <Delay = 12.8>
ST_12 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_16 = add i13 256, %add_ln28" [pool/pooling.cpp:28]   --->   Operation 442 'add' 'add_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 443 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_17 = add i13 %zext_ln14, %add_ln28_16" [pool/pooling.cpp:28]   --->   Operation 443 'add' 'add_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln28_7 = sext i13 %add_ln28_17 to i64" [pool/pooling.cpp:28]   --->   Operation 444 'sext' 'sext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_17 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 445 'getelementptr' 'conv_1_out_0_0_add_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_17 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 446 'getelementptr' 'conv_1_out_0_1_add_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_18)   --->   "%or_ln28_91 = or i13 %tmp_145, 32" [pool/pooling.cpp:28]   --->   Operation 447 'or' 'or_ln28_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 448 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln28_18 = add i13 %zext_ln14, %or_ln28_91" [pool/pooling.cpp:28]   --->   Operation 448 'add' 'add_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i13 %add_ln28_18 to i64" [pool/pooling.cpp:28]   --->   Operation 449 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 450 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_9 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 450 'getelementptr' 'conv_1_out_0_2_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_19)   --->   "%or_ln28_93 = or i13 %tmp_145, 96" [pool/pooling.cpp:28]   --->   Operation 451 'or' 'or_ln28_93' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 452 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln28_19 = add i13 %zext_ln14, %or_ln28_93" [pool/pooling.cpp:28]   --->   Operation 452 'add' 'add_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i13 %add_ln28_19 to i64" [pool/pooling.cpp:28]   --->   Operation 453 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_11 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 454 'getelementptr' 'conv_1_out_0_2_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_17 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 455 'getelementptr' 'conv_1_out_1_0_add_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_17 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 456 'getelementptr' 'conv_1_out_1_1_add_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_9 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 457 'getelementptr' 'conv_1_out_1_2_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_11 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 458 'getelementptr' 'conv_1_out_1_2_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_17 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 459 'getelementptr' 'conv_1_out_2_0_add_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_17 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 460 'getelementptr' 'conv_1_out_2_1_add_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_9 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 461 'getelementptr' 'conv_1_out_2_2_add_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_11 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 462 'getelementptr' 'conv_1_out_2_2_add_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 463 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_17 = load float* %conv_1_out_1_1_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 463 'load' 'conv_1_out_1_1_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 464 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_17 = load float* %conv_1_out_0_1_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 464 'load' 'conv_1_out_0_1_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 465 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_17 = load float* %conv_1_out_2_1_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 465 'load' 'conv_1_out_2_1_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_30 = add i13 128, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 466 'add' 'add_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 467 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_31 = add i13 %zext_ln14, %add_ln28_30" [pool/pooling.cpp:28]   --->   Operation 467 'add' 'add_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln28_11 = sext i13 %add_ln28_31 to i64" [pool/pooling.cpp:28]   --->   Operation 468 'sext' 'sext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_4 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 469 'getelementptr' 'conv_1_out_0_0_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_32 = add i13 160, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 470 'add' 'add_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 471 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_33 = add i13 %zext_ln14, %add_ln28_32" [pool/pooling.cpp:28]   --->   Operation 471 'add' 'add_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln28_12 = sext i13 %add_ln28_33 to i64" [pool/pooling.cpp:28]   --->   Operation 472 'sext' 'sext_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 473 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_5 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 473 'getelementptr' 'conv_1_out_0_0_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_4 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 474 'getelementptr' 'conv_1_out_0_1_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 475 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_5 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 475 'getelementptr' 'conv_1_out_0_1_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%or_ln28_101 = or i13 %tmp_154, 128" [pool/pooling.cpp:28]   --->   Operation 476 'or' 'or_ln28_101' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_156 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_101)" [pool/pooling.cpp:28]   --->   Operation 477 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 478 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_4 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_156" [pool/pooling.cpp:28]   --->   Operation 478 'getelementptr' 'conv_1_out_0_2_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_42)   --->   "%or_ln28_102 = or i13 %tmp_152, 160" [pool/pooling.cpp:28]   --->   Operation 479 'or' 'or_ln28_102' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln28_42 = add i13 %zext_ln14, %or_ln28_102" [pool/pooling.cpp:28]   --->   Operation 480 'add' 'add_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i13 %add_ln28_42 to i64" [pool/pooling.cpp:28]   --->   Operation 481 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_5 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 482 'getelementptr' 'conv_1_out_0_2_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_4 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 483 'getelementptr' 'conv_1_out_1_0_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 484 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_5 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 484 'getelementptr' 'conv_1_out_1_0_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_4 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 485 'getelementptr' 'conv_1_out_1_1_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 486 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_5 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 486 'getelementptr' 'conv_1_out_1_1_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 487 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_4 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_156" [pool/pooling.cpp:28]   --->   Operation 487 'getelementptr' 'conv_1_out_1_2_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_5 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 488 'getelementptr' 'conv_1_out_1_2_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_4 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 489 'getelementptr' 'conv_1_out_2_0_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_5 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 490 'getelementptr' 'conv_1_out_2_0_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_4 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 491 'getelementptr' 'conv_1_out_2_1_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_5 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 492 'getelementptr' 'conv_1_out_2_1_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_4 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_156" [pool/pooling.cpp:28]   --->   Operation 493 'getelementptr' 'conv_1_out_2_2_add_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_5 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 494 'getelementptr' 'conv_1_out_2_2_add_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%phi_ln28_2 = phi float [ %conv_1_out_1_0_loa_16, %branch147 ], [ %conv_1_out_2_0_loa_16, %branch148 ], [ %conv_1_out_0_0_loa_16, %branch149 ]" [pool/pooling.cpp:28]   --->   Operation 495 'phi' 'phi_ln28_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 496 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch146 [
    i3 0, label %branch144
    i3 1, label %branch145
  ]" [pool/pooling.cpp:28]   --->   Operation 496 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%phi_ln28_3 = phi float [ %conv_1_out_1_1_loa_16, %branch144 ], [ %conv_1_out_2_1_loa_16, %branch145 ], [ %conv_1_out_0_1_loa_16, %branch146 ]" [pool/pooling.cpp:28]   --->   Operation 497 'phi' 'phi_ln28_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 498 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_15 = load float* %conv_1_out_1_0_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 498 'load' 'conv_1_out_1_0_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 499 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_15 = load float* %conv_1_out_0_0_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 499 'load' 'conv_1_out_0_0_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 500 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_15 = load float* %conv_1_out_2_0_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 500 'load' 'conv_1_out_2_0_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%phi_ln28_6 = phi float [ %conv_1_out_1_2_loa_14, %branch135 ], [ %conv_1_out_2_2_loa_14, %branch136 ], [ %conv_1_out_0_2_loa_14, %branch137 ]" [pool/pooling.cpp:28]   --->   Operation 501 'phi' 'phi_ln28_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch134 [
    i3 0, label %branch132
    i3 1, label %branch133
  ]" [pool/pooling.cpp:28]   --->   Operation 502 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%phi_ln28_7 = phi float [ %conv_1_out_1_0_loa_14, %branch132 ], [ %conv_1_out_2_0_loa_14, %branch133 ], [ %conv_1_out_0_0_loa_14, %branch134 ]" [pool/pooling.cpp:28]   --->   Operation 503 'phi' 'phi_ln28_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 504 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_13 = load float* %conv_1_out_1_2_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 504 'load' 'conv_1_out_1_2_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 505 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_13 = load float* %conv_1_out_0_2_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 505 'load' 'conv_1_out_0_2_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 506 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_13 = load float* %conv_1_out_2_2_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 506 'load' 'conv_1_out_2_2_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%phi_ln28_10 = phi float [ %conv_1_out_1_1_loa_14, %branch123 ], [ %conv_1_out_2_1_loa_14, %branch124 ], [ %conv_1_out_0_1_loa_14, %branch125 ]" [pool/pooling.cpp:28]   --->   Operation 507 'phi' 'phi_ln28_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch122 [
    i3 0, label %branch120
    i3 1, label %branch121
  ]" [pool/pooling.cpp:28]   --->   Operation 508 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%phi_ln28_11 = phi float [ %conv_1_out_1_2_loa_12, %branch120 ], [ %conv_1_out_2_2_loa_12, %branch121 ], [ %conv_1_out_0_2_loa_12, %branch122 ]" [pool/pooling.cpp:28]   --->   Operation 509 'phi' 'phi_ln28_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch119 [
    i3 0, label %branch117
    i3 1, label %branch118
  ]" [pool/pooling.cpp:28]   --->   Operation 510 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 511 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_13 = load float* %conv_1_out_1_1_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 511 'load' 'conv_1_out_1_1_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 512 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_13 = load float* %conv_1_out_0_1_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 512 'load' 'conv_1_out_0_1_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 513 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_13 = load float* %conv_1_out_2_1_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 513 'load' 'conv_1_out_2_1_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 514 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_12 = load float* %conv_1_out_2_0_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 514 'load' 'conv_1_out_2_0_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 515 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.1374" [pool/pooling.cpp:28]   --->   Operation 515 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 516 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_12 = load float* %conv_1_out_1_0_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 516 'load' 'conv_1_out_1_0_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 517 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.1374" [pool/pooling.cpp:28]   --->   Operation 517 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 518 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_12 = load float* %conv_1_out_0_0_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 518 'load' 'conv_1_out_0_0_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 519 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.1374" [pool/pooling.cpp:28]   --->   Operation 519 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 520 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_12 = load float* %conv_1_out_2_1_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 520 'load' 'conv_1_out_2_1_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 521 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.0364" [pool/pooling.cpp:28]   --->   Operation 521 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 522 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_12 = load float* %conv_1_out_1_1_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 522 'load' 'conv_1_out_1_1_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 523 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.0364" [pool/pooling.cpp:28]   --->   Operation 523 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 524 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_12 = load float* %conv_1_out_0_1_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 524 'load' 'conv_1_out_0_1_loa_12' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 525 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.0364" [pool/pooling.cpp:28]   --->   Operation 525 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 526 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_10 = load float* %conv_1_out_2_2_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 526 'load' 'conv_1_out_2_2_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 527 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.1334" [pool/pooling.cpp:28]   --->   Operation 527 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 528 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_10 = load float* %conv_1_out_1_2_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 528 'load' 'conv_1_out_1_2_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 529 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.1334" [pool/pooling.cpp:28]   --->   Operation 529 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 530 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_10 = load float* %conv_1_out_0_2_add_2, align 4" [pool/pooling.cpp:28]   --->   Operation 530 'load' 'conv_1_out_0_2_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 531 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.1334" [pool/pooling.cpp:28]   --->   Operation 531 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 532 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_10 = load float* %conv_1_out_2_0_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 532 'load' 'conv_1_out_2_0_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 533 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.0324" [pool/pooling.cpp:28]   --->   Operation 533 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 534 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_10 = load float* %conv_1_out_1_0_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 534 'load' 'conv_1_out_1_0_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 535 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.0324" [pool/pooling.cpp:28]   --->   Operation 535 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 536 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_10 = load float* %conv_1_out_0_0_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 536 'load' 'conv_1_out_0_0_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 537 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.0324" [pool/pooling.cpp:28]   --->   Operation 537 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 538 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_9 = load float* %conv_1_out_1_2_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 538 'load' 'conv_1_out_1_2_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 539 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_9 = load float* %conv_1_out_0_2_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 539 'load' 'conv_1_out_0_2_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 540 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_9 = load float* %conv_1_out_2_2_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 540 'load' 'conv_1_out_2_2_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 541 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_10 = load float* %conv_1_out_2_1_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 541 'load' 'conv_1_out_2_1_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 542 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.1294" [pool/pooling.cpp:28]   --->   Operation 542 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 543 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_10 = load float* %conv_1_out_1_1_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 543 'load' 'conv_1_out_1_1_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 544 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.1294" [pool/pooling.cpp:28]   --->   Operation 544 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 545 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_10 = load float* %conv_1_out_0_1_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 545 'load' 'conv_1_out_0_1_loa_10' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 546 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.1294" [pool/pooling.cpp:28]   --->   Operation 546 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 547 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_8 = load float* %conv_1_out_2_2_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 547 'load' 'conv_1_out_2_2_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 548 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.0284" [pool/pooling.cpp:28]   --->   Operation 548 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 549 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_8 = load float* %conv_1_out_1_2_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 549 'load' 'conv_1_out_1_2_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 550 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.0284" [pool/pooling.cpp:28]   --->   Operation 550 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 551 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_8 = load float* %conv_1_out_0_2_add_3, align 4" [pool/pooling.cpp:28]   --->   Operation 551 'load' 'conv_1_out_0_2_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 552 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.0284" [pool/pooling.cpp:28]   --->   Operation 552 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 553 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_9 = load float* %conv_1_out_1_0_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 553 'load' 'conv_1_out_1_0_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 554 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.1274" [pool/pooling.cpp:28]   --->   Operation 554 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 555 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_9 = load float* %conv_1_out_0_0_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 555 'load' 'conv_1_out_0_0_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 556 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.1274" [pool/pooling.cpp:28]   --->   Operation 556 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 557 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_9 = load float* %conv_1_out_2_0_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 557 'load' 'conv_1_out_2_0_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 558 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.1274" [pool/pooling.cpp:28]   --->   Operation 558 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 559 [1/1] (0.00ns)   --->   "%phi_ln28_24 = phi float [ %conv_1_out_0_0_loa_9, %branch81 ], [ %conv_1_out_1_0_loa_9, %branch82 ], [ %conv_1_out_2_0_loa_9, %branch83 ]" [pool/pooling.cpp:28]   --->   Operation 559 'phi' 'phi_ln28_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln28_42 = bitcast float %phi_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 560 'bitcast' 'bitcast_ln28_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 561 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln28_43 = trunc i32 %bitcast_ln28_42 to i23" [pool/pooling.cpp:28]   --->   Operation 562 'trunc' 'trunc_ln28_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 563 [1/1] (1.55ns)   --->   "%icmp_ln28_84 = icmp ne i8 %tmp_67, -1" [pool/pooling.cpp:28]   --->   Operation 563 'icmp' 'icmp_ln28_84' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 564 [1/1] (2.44ns)   --->   "%icmp_ln28_85 = icmp eq i23 %trunc_ln28_43, 0" [pool/pooling.cpp:28]   --->   Operation 564 'icmp' 'icmp_ln28_85' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84" [pool/pooling.cpp:28]   --->   Operation 565 'or' 'or_ln28_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 566 [1/1] (6.78ns)   --->   "%tmp_68 = fcmp ogt float %phi_ln28_24, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 566 'fcmp' 'tmp_68' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%and_ln28_42 = and i1 %or_ln28_42, %tmp_68" [pool/pooling.cpp:28]   --->   Operation 567 'and' 'and_ln28_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 568 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_24 = select i1 %and_ln28_42, float %phi_ln28_24, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 568 'select' 'select_ln28_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 569 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch80 [
    i3 0, label %branch78
    i3 1, label %branch79
  ]" [pool/pooling.cpp:28]   --->   Operation 569 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 570 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_8 = load float* %conv_1_out_2_0_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 570 'load' 'conv_1_out_2_0_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 571 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_8 = load float* %conv_1_out_1_0_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 571 'load' 'conv_1_out_1_0_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 572 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_8 = load float* %conv_1_out_0_0_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 572 'load' 'conv_1_out_0_0_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 573 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_8 = load float* %conv_1_out_2_1_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 573 'load' 'conv_1_out_2_1_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 574 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_8 = load float* %conv_1_out_1_1_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 574 'load' 'conv_1_out_1_1_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 575 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_8 = load float* %conv_1_out_0_1_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 575 'load' 'conv_1_out_0_1_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 576 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_7 = load float* %conv_1_out_1_2_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 576 'load' 'conv_1_out_1_2_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 577 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.1234" [pool/pooling.cpp:28]   --->   Operation 577 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 578 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_7 = load float* %conv_1_out_0_2_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 578 'load' 'conv_1_out_0_2_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 579 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.1234" [pool/pooling.cpp:28]   --->   Operation 579 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 580 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_7 = load float* %conv_1_out_2_2_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 580 'load' 'conv_1_out_2_2_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 581 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.1234" [pool/pooling.cpp:28]   --->   Operation 581 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%phi_ln28_28 = phi float [ %conv_1_out_0_2_loa_7, %branch69 ], [ %conv_1_out_1_2_loa_7, %branch70 ], [ %conv_1_out_2_2_loa_7, %branch71 ]" [pool/pooling.cpp:28]   --->   Operation 582 'phi' 'phi_ln28_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%bitcast_ln28_49 = bitcast float %phi_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 583 'bitcast' 'bitcast_ln28_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 584 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln28_50 = trunc i32 %bitcast_ln28_49 to i23" [pool/pooling.cpp:28]   --->   Operation 585 'trunc' 'trunc_ln28_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (1.55ns)   --->   "%icmp_ln28_98 = icmp ne i8 %tmp_78, -1" [pool/pooling.cpp:28]   --->   Operation 586 'icmp' 'icmp_ln28_98' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 587 [1/1] (2.44ns)   --->   "%icmp_ln28_99 = icmp eq i23 %trunc_ln28_50, 0" [pool/pooling.cpp:28]   --->   Operation 587 'icmp' 'icmp_ln28_99' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98" [pool/pooling.cpp:28]   --->   Operation 588 'or' 'or_ln28_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 589 [1/1] (6.78ns)   --->   "%tmp_79 = fcmp ogt float %phi_ln28_28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 589 'fcmp' 'tmp_79' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%and_ln28_49 = and i1 %or_ln28_49, %tmp_79" [pool/pooling.cpp:28]   --->   Operation 590 'and' 'and_ln28_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 591 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_28 = select i1 %and_ln28_49, float %phi_ln28_28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 591 'select' 'select_ln28_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 592 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch68 [
    i3 0, label %branch66
    i3 1, label %branch67
  ]" [pool/pooling.cpp:28]   --->   Operation 592 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 593 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_6 = load float* %conv_1_out_2_2_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 593 'load' 'conv_1_out_2_2_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 594 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_6 = load float* %conv_1_out_1_2_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 594 'load' 'conv_1_out_1_2_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 595 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_6 = load float* %conv_1_out_0_2_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 595 'load' 'conv_1_out_0_2_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 596 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_6 = load float* %conv_1_out_2_0_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 596 'load' 'conv_1_out_2_0_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 597 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_6 = load float* %conv_1_out_1_0_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 597 'load' 'conv_1_out_1_0_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 598 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_6 = load float* %conv_1_out_0_0_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 598 'load' 'conv_1_out_0_0_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 599 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_7 = load float* %conv_1_out_1_1_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 599 'load' 'conv_1_out_1_1_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 600 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.1194" [pool/pooling.cpp:28]   --->   Operation 600 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 601 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_7 = load float* %conv_1_out_0_1_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 601 'load' 'conv_1_out_0_1_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 602 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.1194" [pool/pooling.cpp:28]   --->   Operation 602 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 603 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_7 = load float* %conv_1_out_2_1_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 603 'load' 'conv_1_out_2_1_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 604 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.1194" [pool/pooling.cpp:28]   --->   Operation 604 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 605 [1/1] (0.00ns)   --->   "%phi_ln28_32 = phi float [ %conv_1_out_0_1_loa_7, %branch57 ], [ %conv_1_out_1_1_loa_7, %branch58 ], [ %conv_1_out_2_1_loa_7, %branch59 ]" [pool/pooling.cpp:28]   --->   Operation 605 'phi' 'phi_ln28_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 606 [1/1] (0.00ns)   --->   "%bitcast_ln28_56 = bitcast float %phi_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 606 'bitcast' 'bitcast_ln28_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 607 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln28_57 = trunc i32 %bitcast_ln28_56 to i23" [pool/pooling.cpp:28]   --->   Operation 608 'trunc' 'trunc_ln28_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 609 [1/1] (1.55ns)   --->   "%icmp_ln28_112 = icmp ne i8 %tmp_89, -1" [pool/pooling.cpp:28]   --->   Operation 609 'icmp' 'icmp_ln28_112' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 610 [1/1] (2.44ns)   --->   "%icmp_ln28_113 = icmp eq i23 %trunc_ln28_57, 0" [pool/pooling.cpp:28]   --->   Operation 610 'icmp' 'icmp_ln28_113' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112" [pool/pooling.cpp:28]   --->   Operation 611 'or' 'or_ln28_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 612 [1/1] (6.78ns)   --->   "%tmp_90 = fcmp ogt float %phi_ln28_32, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 612 'fcmp' 'tmp_90' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%and_ln28_56 = and i1 %or_ln28_56, %tmp_90" [pool/pooling.cpp:28]   --->   Operation 613 'and' 'and_ln28_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 614 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_32 = select i1 %and_ln28_56, float %phi_ln28_32, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 614 'select' 'select_ln28_32' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 615 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch56 [
    i3 0, label %branch54
    i3 1, label %branch55
  ]" [pool/pooling.cpp:28]   --->   Operation 615 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 616 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_6 = load float* %conv_1_out_2_1_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 616 'load' 'conv_1_out_2_1_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 617 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_6 = load float* %conv_1_out_1_1_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 617 'load' 'conv_1_out_1_1_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 618 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_6 = load float* %conv_1_out_0_1_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 618 'load' 'conv_1_out_0_1_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 619 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_4 = load float* %conv_1_out_2_2_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 619 'load' 'conv_1_out_2_2_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 620 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_4 = load float* %conv_1_out_1_2_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 620 'load' 'conv_1_out_1_2_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 621 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_4 = load float* %conv_1_out_0_2_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 621 'load' 'conv_1_out_0_2_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 622 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_5 = load float* %conv_1_out_1_0_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 622 'load' 'conv_1_out_1_0_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 623 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.1154" [pool/pooling.cpp:28]   --->   Operation 623 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 624 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_5 = load float* %conv_1_out_0_0_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 624 'load' 'conv_1_out_0_0_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 625 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.1154" [pool/pooling.cpp:28]   --->   Operation 625 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 626 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_5 = load float* %conv_1_out_2_0_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 626 'load' 'conv_1_out_2_0_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 627 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.1154" [pool/pooling.cpp:28]   --->   Operation 627 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 628 [1/1] (0.00ns)   --->   "%phi_ln28_36 = phi float [ %conv_1_out_0_0_loa_5, %branch45 ], [ %conv_1_out_1_0_loa_5, %branch46 ], [ %conv_1_out_2_0_loa_5, %branch47 ]" [pool/pooling.cpp:28]   --->   Operation 628 'phi' 'phi_ln28_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "%bitcast_ln28_63 = bitcast float %phi_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 629 'bitcast' 'bitcast_ln28_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 630 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln28_64 = trunc i32 %bitcast_ln28_63 to i23" [pool/pooling.cpp:28]   --->   Operation 631 'trunc' 'trunc_ln28_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (1.55ns)   --->   "%icmp_ln28_126 = icmp ne i8 %tmp_100, -1" [pool/pooling.cpp:28]   --->   Operation 632 'icmp' 'icmp_ln28_126' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 633 [1/1] (2.44ns)   --->   "%icmp_ln28_127 = icmp eq i23 %trunc_ln28_64, 0" [pool/pooling.cpp:28]   --->   Operation 633 'icmp' 'icmp_ln28_127' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126" [pool/pooling.cpp:28]   --->   Operation 634 'or' 'or_ln28_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 635 [1/1] (6.78ns)   --->   "%tmp_101 = fcmp ogt float %phi_ln28_36, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 635 'fcmp' 'tmp_101' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%and_ln28_63 = and i1 %or_ln28_63, %tmp_101" [pool/pooling.cpp:28]   --->   Operation 636 'and' 'and_ln28_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 637 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_36 = select i1 %and_ln28_63, float %phi_ln28_36, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 637 'select' 'select_ln28_36' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 638 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch44 [
    i3 0, label %branch42
    i3 1, label %branch43
  ]" [pool/pooling.cpp:28]   --->   Operation 638 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 639 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_3 = load float* %conv_1_out_1_2_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 639 'load' 'conv_1_out_1_2_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 640 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.1114" [pool/pooling.cpp:28]   --->   Operation 640 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 641 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_3 = load float* %conv_1_out_0_2_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 641 'load' 'conv_1_out_0_2_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 642 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.1114" [pool/pooling.cpp:28]   --->   Operation 642 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 643 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_3 = load float* %conv_1_out_2_2_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 643 'load' 'conv_1_out_2_2_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 644 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.1114" [pool/pooling.cpp:28]   --->   Operation 644 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 645 [1/1] (0.00ns)   --->   "%phi_ln28_40 = phi float [ %conv_1_out_0_2_loa_3, %branch33 ], [ %conv_1_out_1_2_loa_3, %branch34 ], [ %conv_1_out_2_2_loa_3, %branch35 ]" [pool/pooling.cpp:28]   --->   Operation 645 'phi' 'phi_ln28_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%bitcast_ln28_70 = bitcast float %phi_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 646 'bitcast' 'bitcast_ln28_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_70, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 647 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln28_71 = trunc i32 %bitcast_ln28_70 to i23" [pool/pooling.cpp:28]   --->   Operation 648 'trunc' 'trunc_ln28_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 649 [1/1] (1.55ns)   --->   "%icmp_ln28_140 = icmp ne i8 %tmp_111, -1" [pool/pooling.cpp:28]   --->   Operation 649 'icmp' 'icmp_ln28_140' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 650 [1/1] (2.44ns)   --->   "%icmp_ln28_141 = icmp eq i23 %trunc_ln28_71, 0" [pool/pooling.cpp:28]   --->   Operation 650 'icmp' 'icmp_ln28_141' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%or_ln28_70 = or i1 %icmp_ln28_141, %icmp_ln28_140" [pool/pooling.cpp:28]   --->   Operation 651 'or' 'or_ln28_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 652 [1/1] (6.78ns)   --->   "%tmp_112 = fcmp ogt float %phi_ln28_40, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 652 'fcmp' 'tmp_112' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%and_ln28_70 = and i1 %or_ln28_70, %tmp_112" [pool/pooling.cpp:28]   --->   Operation 653 'and' 'and_ln28_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 654 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_40 = select i1 %and_ln28_70, float %phi_ln28_40, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 654 'select' 'select_ln28_40' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 655 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch32 [
    i3 0, label %branch30
    i3 1, label %branch31
  ]" [pool/pooling.cpp:28]   --->   Operation 655 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 656 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_3 = load float* %conv_1_out_1_1_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 656 'load' 'conv_1_out_1_1_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 657 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.174" [pool/pooling.cpp:28]   --->   Operation 657 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 658 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_3 = load float* %conv_1_out_0_1_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 658 'load' 'conv_1_out_0_1_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 659 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.174" [pool/pooling.cpp:28]   --->   Operation 659 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 660 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_3 = load float* %conv_1_out_2_1_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 660 'load' 'conv_1_out_2_1_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 661 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.174" [pool/pooling.cpp:28]   --->   Operation 661 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%phi_ln28_44 = phi float [ %conv_1_out_0_1_loa_3, %branch21 ], [ %conv_1_out_1_1_loa_3, %branch22 ], [ %conv_1_out_2_1_loa_3, %branch23 ]" [pool/pooling.cpp:28]   --->   Operation 662 'phi' 'phi_ln28_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln28_77 = bitcast float %phi_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 663 'bitcast' 'bitcast_ln28_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_77, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 664 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln28_78 = trunc i32 %bitcast_ln28_77 to i23" [pool/pooling.cpp:28]   --->   Operation 665 'trunc' 'trunc_ln28_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (1.55ns)   --->   "%icmp_ln28_154 = icmp ne i8 %tmp_122, -1" [pool/pooling.cpp:28]   --->   Operation 666 'icmp' 'icmp_ln28_154' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 667 [1/1] (2.44ns)   --->   "%icmp_ln28_155 = icmp eq i23 %trunc_ln28_78, 0" [pool/pooling.cpp:28]   --->   Operation 667 'icmp' 'icmp_ln28_155' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%or_ln28_77 = or i1 %icmp_ln28_155, %icmp_ln28_154" [pool/pooling.cpp:28]   --->   Operation 668 'or' 'or_ln28_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 669 [1/1] (6.78ns)   --->   "%tmp_123 = fcmp ogt float %phi_ln28_44, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 669 'fcmp' 'tmp_123' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%and_ln28_77 = and i1 %or_ln28_77, %tmp_123" [pool/pooling.cpp:28]   --->   Operation 670 'and' 'and_ln28_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 671 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_44 = select i1 %and_ln28_77, float %phi_ln28_44, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 671 'select' 'select_ln28_44' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 672 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch20 [
    i3 0, label %branch18
    i3 1, label %branch19
  ]" [pool/pooling.cpp:28]   --->   Operation 672 'switch' <Predicate = true> <Delay = 1.13>
ST_12 : Operation 673 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_1 = load float* %conv_1_out_1_0_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 673 'load' 'conv_1_out_1_0_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 674 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_1 = load float* %conv_1_out_0_0_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 674 'load' 'conv_1_out_0_0_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 675 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_1 = load float* %conv_1_out_2_0_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 675 'load' 'conv_1_out_2_0_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 13 <SV = 12> <Delay = 21.9>
ST_13 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_20)   --->   "%or_ln28_95 = or i13 %tmp_145, 160" [pool/pooling.cpp:28]   --->   Operation 676 'or' 'or_ln28_95' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 677 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln28_20 = add i13 %zext_ln14, %or_ln28_95" [pool/pooling.cpp:28]   --->   Operation 677 'add' 'add_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i13 %add_ln28_20 to i64" [pool/pooling.cpp:28]   --->   Operation 678 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 679 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_13 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 679 'getelementptr' 'conv_1_out_0_2_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_21)   --->   "%or_ln28_97 = or i13 %tmp_145, 224" [pool/pooling.cpp:28]   --->   Operation 680 'or' 'or_ln28_97' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 681 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln28_21 = add i13 %zext_ln14, %or_ln28_97" [pool/pooling.cpp:28]   --->   Operation 681 'add' 'add_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i13 %add_ln28_21 to i64" [pool/pooling.cpp:28]   --->   Operation 682 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 683 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_15 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 683 'getelementptr' 'conv_1_out_0_2_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 684 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_13 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 684 'getelementptr' 'conv_1_out_1_2_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 685 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_15 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 685 'getelementptr' 'conv_1_out_1_2_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 686 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_13 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 686 'getelementptr' 'conv_1_out_2_2_add_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 687 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_15 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 687 'getelementptr' 'conv_1_out_2_2_add_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 688 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_17 = load float* %conv_1_out_1_1_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 688 'load' 'conv_1_out_1_1_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 689 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0504" [pool/pooling.cpp:28]   --->   Operation 689 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 690 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_17 = load float* %conv_1_out_0_1_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 690 'load' 'conv_1_out_0_1_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 691 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0504" [pool/pooling.cpp:28]   --->   Operation 691 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 692 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_17 = load float* %conv_1_out_2_1_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 692 'load' 'conv_1_out_2_1_loa_17' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 693 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0504" [pool/pooling.cpp:28]   --->   Operation 693 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 694 [1/1] (0.00ns)   --->   "%phi_ln28_1 = phi float [ %conv_1_out_0_1_loa_17, %branch150 ], [ %conv_1_out_1_1_loa_17, %branch151 ], [ %conv_1_out_2_1_loa_17, %branch152 ]" [pool/pooling.cpp:28]   --->   Operation 694 'phi' 'phi_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 695 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %phi_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 695 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 696 'partselect' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 697 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 698 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 699 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 700 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 701 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_4, -1" [pool/pooling.cpp:28]   --->   Operation 701 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 702 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 702 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 703 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 704 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 704 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 705 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 705 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 706 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 707 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 708 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %phi_ln28_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 708 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 709 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_6" [pool/pooling.cpp:28]   --->   Operation 709 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 710 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %phi_ln28_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 710 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_34 = add i13 192, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 711 'add' 'add_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 712 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_35 = add i13 %zext_ln14, %add_ln28_34" [pool/pooling.cpp:28]   --->   Operation 712 'add' 'add_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln28_13 = sext i13 %add_ln28_35 to i64" [pool/pooling.cpp:28]   --->   Operation 713 'sext' 'sext_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 714 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_6 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 714 'getelementptr' 'conv_1_out_0_0_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_36 = add i13 224, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 715 'add' 'add_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 716 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_37 = add i13 %zext_ln14, %add_ln28_36" [pool/pooling.cpp:28]   --->   Operation 716 'add' 'add_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln28_14 = sext i13 %add_ln28_37 to i64" [pool/pooling.cpp:28]   --->   Operation 717 'sext' 'sext_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 718 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_7 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 718 'getelementptr' 'conv_1_out_0_0_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_38 = add i13 256, %add_ln28_22" [pool/pooling.cpp:28]   --->   Operation 719 'add' 'add_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 720 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln28_39 = add i13 %zext_ln14, %add_ln28_38" [pool/pooling.cpp:28]   --->   Operation 720 'add' 'add_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 721 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_6 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 721 'getelementptr' 'conv_1_out_0_1_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 722 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_7 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 722 'getelementptr' 'conv_1_out_0_1_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 723 [1/1] (0.00ns)   --->   "%or_ln28_103 = or i13 %tmp_154, 192" [pool/pooling.cpp:28]   --->   Operation 723 'or' 'or_ln28_103' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_157 = call i64 @_ssdm_op_BitConcatenate.i64.i51.i13(i51 0, i13 %or_ln28_103)" [pool/pooling.cpp:28]   --->   Operation 724 'bitconcatenate' 'tmp_157' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 725 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_6 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %tmp_157" [pool/pooling.cpp:28]   --->   Operation 725 'getelementptr' 'conv_1_out_0_2_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_43)   --->   "%or_ln28_104 = or i13 %tmp_152, 224" [pool/pooling.cpp:28]   --->   Operation 726 'or' 'or_ln28_104' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 727 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln28_43 = add i13 %zext_ln14, %or_ln28_104" [pool/pooling.cpp:28]   --->   Operation 727 'add' 'add_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i13 %add_ln28_43 to i64" [pool/pooling.cpp:28]   --->   Operation 728 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 729 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add_7 = getelementptr [2304 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 729 'getelementptr' 'conv_1_out_0_2_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_6 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 730 'getelementptr' 'conv_1_out_1_0_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_7 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 731 'getelementptr' 'conv_1_out_1_0_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 732 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_6 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 732 'getelementptr' 'conv_1_out_1_1_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 733 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_7 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 733 'getelementptr' 'conv_1_out_1_1_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_6 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %tmp_157" [pool/pooling.cpp:28]   --->   Operation 734 'getelementptr' 'conv_1_out_1_2_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add_7 = getelementptr [2304 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 735 'getelementptr' 'conv_1_out_1_2_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_6 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 736 'getelementptr' 'conv_1_out_2_0_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_7 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 737 'getelementptr' 'conv_1_out_2_0_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_6 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 738 'getelementptr' 'conv_1_out_2_1_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_7 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 739 'getelementptr' 'conv_1_out_2_1_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 740 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_6 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %tmp_157" [pool/pooling.cpp:28]   --->   Operation 740 'getelementptr' 'conv_1_out_2_2_add_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 741 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add_7 = getelementptr [2048 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 741 'getelementptr' 'conv_1_out_2_2_add_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 742 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %phi_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 742 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 743 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 744 'trunc' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 745 'bitcast' 'bitcast_ln28_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 746 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 747 'trunc' 'trunc_ln28_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 748 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 748 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 749 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 749 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 750 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 751 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 751 'icmp' 'icmp_ln28_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 752 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 752 'icmp' 'icmp_ln28_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 753 'or' 'or_ln28_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 754 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 755 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %phi_ln28_2, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 755 'fcmp' 'tmp_9' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 756 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_9" [pool/pooling.cpp:28]   --->   Operation 756 'and' 'and_ln28_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 757 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %phi_ln28_2, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 757 'select' 'select_ln28_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 758 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_15 = load float* %conv_1_out_1_0_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 758 'load' 'conv_1_out_1_0_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 759 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.0464" [pool/pooling.cpp:28]   --->   Operation 759 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 760 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_15 = load float* %conv_1_out_0_0_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 760 'load' 'conv_1_out_0_0_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 761 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.0464" [pool/pooling.cpp:28]   --->   Operation 761 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 762 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_15 = load float* %conv_1_out_2_0_add_10, align 4" [pool/pooling.cpp:28]   --->   Operation 762 'load' 'conv_1_out_2_0_loa_15' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 763 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.0464" [pool/pooling.cpp:28]   --->   Operation 763 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 764 [1/1] (0.00ns)   --->   "%phi_ln28_5 = phi float [ %conv_1_out_0_0_loa_15, %branch138 ], [ %conv_1_out_1_0_loa_15, %branch139 ], [ %conv_1_out_2_0_loa_15, %branch140 ]" [pool/pooling.cpp:28]   --->   Operation 764 'phi' 'phi_ln28_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %phi_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 765 'bitcast' 'bitcast_ln28_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 766 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_8 to i23" [pool/pooling.cpp:28]   --->   Operation 767 'trunc' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 768 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %select_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 768 'bitcast' 'bitcast_ln28_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 769 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_9 to i23" [pool/pooling.cpp:28]   --->   Operation 770 'trunc' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 771 [1/1] (1.55ns)   --->   "%icmp_ln28_16 = icmp ne i8 %tmp_14, -1" [pool/pooling.cpp:28]   --->   Operation 771 'icmp' 'icmp_ln28_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 772 [1/1] (2.44ns)   --->   "%icmp_ln28_17 = icmp eq i23 %trunc_ln28_9, 0" [pool/pooling.cpp:28]   --->   Operation 772 'icmp' 'icmp_ln28_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16" [pool/pooling.cpp:28]   --->   Operation 773 'or' 'or_ln28_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 774 [1/1] (1.55ns)   --->   "%icmp_ln28_18 = icmp ne i8 %tmp_15, -1" [pool/pooling.cpp:28]   --->   Operation 774 'icmp' 'icmp_ln28_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 775 [1/1] (2.44ns)   --->   "%icmp_ln28_19 = icmp eq i23 %trunc_ln28_10, 0" [pool/pooling.cpp:28]   --->   Operation 775 'icmp' 'icmp_ln28_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18" [pool/pooling.cpp:28]   --->   Operation 776 'or' 'or_ln28_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9" [pool/pooling.cpp:28]   --->   Operation 777 'and' 'and_ln28_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 778 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %phi_ln28_5, %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 778 'fcmp' 'tmp_16' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 779 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_9 = and i1 %and_ln28_8, %tmp_16" [pool/pooling.cpp:28]   --->   Operation 779 'and' 'and_ln28_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 780 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_9, float %phi_ln28_5, float %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 780 'select' 'select_ln28_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 781 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch137 [
    i3 0, label %branch135
    i3 1, label %branch136
  ]" [pool/pooling.cpp:28]   --->   Operation 781 'switch' <Predicate = true> <Delay = 1.13>
ST_13 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %phi_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 782 'bitcast' 'bitcast_ln28_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 783 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_10 to i23" [pool/pooling.cpp:28]   --->   Operation 784 'trunc' 'trunc_ln28_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %select_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 785 'bitcast' 'bitcast_ln28_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 786 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_11 to i23" [pool/pooling.cpp:28]   --->   Operation 787 'trunc' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 788 [1/1] (1.55ns)   --->   "%icmp_ln28_20 = icmp ne i8 %tmp_17, -1" [pool/pooling.cpp:28]   --->   Operation 788 'icmp' 'icmp_ln28_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 789 [1/1] (2.44ns)   --->   "%icmp_ln28_21 = icmp eq i23 %trunc_ln28_11, 0" [pool/pooling.cpp:28]   --->   Operation 789 'icmp' 'icmp_ln28_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20" [pool/pooling.cpp:28]   --->   Operation 790 'or' 'or_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 791 [1/1] (1.55ns)   --->   "%icmp_ln28_22 = icmp ne i8 %tmp_18, -1" [pool/pooling.cpp:28]   --->   Operation 791 'icmp' 'icmp_ln28_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 792 [1/1] (2.44ns)   --->   "%icmp_ln28_23 = icmp eq i23 %trunc_ln28_12, 0" [pool/pooling.cpp:28]   --->   Operation 792 'icmp' 'icmp_ln28_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22" [pool/pooling.cpp:28]   --->   Operation 793 'or' 'or_ln28_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11" [pool/pooling.cpp:28]   --->   Operation 794 'and' 'and_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 795 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %phi_ln28_6, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 795 'fcmp' 'tmp_19' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 796 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_11 = and i1 %and_ln28_10, %tmp_19" [pool/pooling.cpp:28]   --->   Operation 796 'and' 'and_ln28_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 797 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_11, float %phi_ln28_6, float %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 797 'select' 'select_ln28_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 798 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_13 = load float* %conv_1_out_1_2_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 798 'load' 'conv_1_out_1_2_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 799 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.0424" [pool/pooling.cpp:28]   --->   Operation 799 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 800 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_13 = load float* %conv_1_out_0_2_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 800 'load' 'conv_1_out_0_2_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 801 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.0424" [pool/pooling.cpp:28]   --->   Operation 801 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 802 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_13 = load float* %conv_1_out_2_2_add_9, align 4" [pool/pooling.cpp:28]   --->   Operation 802 'load' 'conv_1_out_2_2_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 803 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.0424" [pool/pooling.cpp:28]   --->   Operation 803 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 804 [1/1] (0.00ns)   --->   "%phi_ln28_9 = phi float [ %conv_1_out_0_2_loa_13, %branch126 ], [ %conv_1_out_1_2_loa_13, %branch127 ], [ %conv_1_out_2_2_loa_13, %branch128 ]" [pool/pooling.cpp:28]   --->   Operation 804 'phi' 'phi_ln28_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 805 [1/1] (0.00ns)   --->   "%bitcast_ln28_15 = bitcast float %phi_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 805 'bitcast' 'bitcast_ln28_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 806 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = trunc i32 %bitcast_ln28_15 to i23" [pool/pooling.cpp:28]   --->   Operation 807 'trunc' 'trunc_ln28_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 808 [1/1] (0.00ns)   --->   "%bitcast_ln28_16 = bitcast float %select_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 808 'bitcast' 'bitcast_ln28_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 809 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = trunc i32 %bitcast_ln28_16 to i23" [pool/pooling.cpp:28]   --->   Operation 810 'trunc' 'trunc_ln28_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 811 [1/1] (1.55ns)   --->   "%icmp_ln28_30 = icmp ne i8 %tmp_25, -1" [pool/pooling.cpp:28]   --->   Operation 811 'icmp' 'icmp_ln28_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 812 [1/1] (2.44ns)   --->   "%icmp_ln28_31 = icmp eq i23 %trunc_ln28_16, 0" [pool/pooling.cpp:28]   --->   Operation 812 'icmp' 'icmp_ln28_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30" [pool/pooling.cpp:28]   --->   Operation 813 'or' 'or_ln28_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 814 [1/1] (1.55ns)   --->   "%icmp_ln28_32 = icmp ne i8 %tmp_26, -1" [pool/pooling.cpp:28]   --->   Operation 814 'icmp' 'icmp_ln28_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 815 [1/1] (2.44ns)   --->   "%icmp_ln28_33 = icmp eq i23 %trunc_ln28_17, 0" [pool/pooling.cpp:28]   --->   Operation 815 'icmp' 'icmp_ln28_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32" [pool/pooling.cpp:28]   --->   Operation 816 'or' 'or_ln28_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%and_ln28_15 = and i1 %or_ln28_15, %or_ln28_16" [pool/pooling.cpp:28]   --->   Operation 817 'and' 'and_ln28_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 818 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp ogt float %phi_ln28_9, %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 818 'fcmp' 'tmp_27' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 819 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_16 = and i1 %and_ln28_15, %tmp_27" [pool/pooling.cpp:28]   --->   Operation 819 'and' 'and_ln28_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 820 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_9 = select i1 %and_ln28_16, float %phi_ln28_9, float %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 820 'select' 'select_ln28_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 821 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch125 [
    i3 0, label %branch123
    i3 1, label %branch124
  ]" [pool/pooling.cpp:28]   --->   Operation 821 'switch' <Predicate = true> <Delay = 1.13>
ST_13 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln28_17 = bitcast float %phi_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 822 'bitcast' 'bitcast_ln28_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 823 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = trunc i32 %bitcast_ln28_17 to i23" [pool/pooling.cpp:28]   --->   Operation 824 'trunc' 'trunc_ln28_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 825 [1/1] (0.00ns)   --->   "%bitcast_ln28_18 = bitcast float %select_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 825 'bitcast' 'bitcast_ln28_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 826 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = trunc i32 %bitcast_ln28_18 to i23" [pool/pooling.cpp:28]   --->   Operation 827 'trunc' 'trunc_ln28_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 828 [1/1] (1.55ns)   --->   "%icmp_ln28_34 = icmp ne i8 %tmp_28, -1" [pool/pooling.cpp:28]   --->   Operation 828 'icmp' 'icmp_ln28_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 829 [1/1] (2.44ns)   --->   "%icmp_ln28_35 = icmp eq i23 %trunc_ln28_18, 0" [pool/pooling.cpp:28]   --->   Operation 829 'icmp' 'icmp_ln28_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34" [pool/pooling.cpp:28]   --->   Operation 830 'or' 'or_ln28_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 831 [1/1] (1.55ns)   --->   "%icmp_ln28_36 = icmp ne i8 %tmp_29, -1" [pool/pooling.cpp:28]   --->   Operation 831 'icmp' 'icmp_ln28_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 832 [1/1] (2.44ns)   --->   "%icmp_ln28_37 = icmp eq i23 %trunc_ln28_19, 0" [pool/pooling.cpp:28]   --->   Operation 832 'icmp' 'icmp_ln28_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36" [pool/pooling.cpp:28]   --->   Operation 833 'or' 'or_ln28_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%and_ln28_17 = and i1 %or_ln28_17, %or_ln28_18" [pool/pooling.cpp:28]   --->   Operation 834 'and' 'and_ln28_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 835 [1/1] (6.78ns)   --->   "%tmp_30 = fcmp ogt float %phi_ln28_10, %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 835 'fcmp' 'tmp_30' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 836 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_18 = and i1 %and_ln28_17, %tmp_30" [pool/pooling.cpp:28]   --->   Operation 836 'and' 'and_ln28_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 837 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %and_ln28_18, float %phi_ln28_10, float %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 837 'select' 'select_ln28_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 838 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_13 = load float* %conv_1_out_1_1_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 838 'load' 'conv_1_out_1_1_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 839 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.0384" [pool/pooling.cpp:28]   --->   Operation 839 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 840 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_13 = load float* %conv_1_out_0_1_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 840 'load' 'conv_1_out_0_1_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 841 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.0384" [pool/pooling.cpp:28]   --->   Operation 841 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 842 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_13 = load float* %conv_1_out_2_1_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 842 'load' 'conv_1_out_2_1_loa_13' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 843 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.0384" [pool/pooling.cpp:28]   --->   Operation 843 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 844 [1/1] (0.00ns)   --->   "%phi_ln28_13 = phi float [ %conv_1_out_0_1_loa_13, %branch114 ], [ %conv_1_out_1_1_loa_13, %branch115 ], [ %conv_1_out_2_1_loa_13, %branch116 ]" [pool/pooling.cpp:28]   --->   Operation 844 'phi' 'phi_ln28_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 845 [1/1] (0.00ns)   --->   "%bitcast_ln28_22 = bitcast float %phi_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 845 'bitcast' 'bitcast_ln28_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 846 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = trunc i32 %bitcast_ln28_22 to i23" [pool/pooling.cpp:28]   --->   Operation 847 'trunc' 'trunc_ln28_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln28_23 = bitcast float %select_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 848 'bitcast' 'bitcast_ln28_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 849 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = trunc i32 %bitcast_ln28_23 to i23" [pool/pooling.cpp:28]   --->   Operation 850 'trunc' 'trunc_ln28_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 851 [1/1] (1.55ns)   --->   "%icmp_ln28_44 = icmp ne i8 %tmp_36, -1" [pool/pooling.cpp:28]   --->   Operation 851 'icmp' 'icmp_ln28_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 852 [1/1] (2.44ns)   --->   "%icmp_ln28_45 = icmp eq i23 %trunc_ln28_23, 0" [pool/pooling.cpp:28]   --->   Operation 852 'icmp' 'icmp_ln28_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44" [pool/pooling.cpp:28]   --->   Operation 853 'or' 'or_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 854 [1/1] (1.55ns)   --->   "%icmp_ln28_46 = icmp ne i8 %tmp_37, -1" [pool/pooling.cpp:28]   --->   Operation 854 'icmp' 'icmp_ln28_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 855 [1/1] (2.44ns)   --->   "%icmp_ln28_47 = icmp eq i23 %trunc_ln28_24, 0" [pool/pooling.cpp:28]   --->   Operation 855 'icmp' 'icmp_ln28_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46" [pool/pooling.cpp:28]   --->   Operation 856 'or' 'or_ln28_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23" [pool/pooling.cpp:28]   --->   Operation 857 'and' 'and_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 858 [1/1] (6.78ns)   --->   "%tmp_38 = fcmp ogt float %phi_ln28_13, %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 858 'fcmp' 'tmp_38' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 859 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_23 = and i1 %and_ln28_22, %tmp_38" [pool/pooling.cpp:28]   --->   Operation 859 'and' 'and_ln28_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 860 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_13 = select i1 %and_ln28_23, float %phi_ln28_13, float %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 860 'select' 'select_ln28_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 861 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch113 [
    i3 0, label %branch111
    i3 1, label %branch112
  ]" [pool/pooling.cpp:28]   --->   Operation 861 'switch' <Predicate = true> <Delay = 1.13>
ST_13 : Operation 862 [1/1] (0.00ns)   --->   "%phi_ln28_14 = phi float [ %conv_1_out_1_0_loa_12, %branch111 ], [ %conv_1_out_2_0_loa_12, %branch112 ], [ %conv_1_out_0_0_loa_12, %branch113 ]" [pool/pooling.cpp:28]   --->   Operation 862 'phi' 'phi_ln28_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln28_24 = bitcast float %phi_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 863 'bitcast' 'bitcast_ln28_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 864 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = trunc i32 %bitcast_ln28_24 to i23" [pool/pooling.cpp:28]   --->   Operation 865 'trunc' 'trunc_ln28_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln28_25 = bitcast float %select_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 866 'bitcast' 'bitcast_ln28_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 867 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = trunc i32 %bitcast_ln28_25 to i23" [pool/pooling.cpp:28]   --->   Operation 868 'trunc' 'trunc_ln28_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 869 [1/1] (1.55ns)   --->   "%icmp_ln28_48 = icmp ne i8 %tmp_39, -1" [pool/pooling.cpp:28]   --->   Operation 869 'icmp' 'icmp_ln28_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 870 [1/1] (2.44ns)   --->   "%icmp_ln28_49 = icmp eq i23 %trunc_ln28_25, 0" [pool/pooling.cpp:28]   --->   Operation 870 'icmp' 'icmp_ln28_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48" [pool/pooling.cpp:28]   --->   Operation 871 'or' 'or_ln28_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 872 [1/1] (1.55ns)   --->   "%icmp_ln28_50 = icmp ne i8 %tmp_40, -1" [pool/pooling.cpp:28]   --->   Operation 872 'icmp' 'icmp_ln28_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 873 [1/1] (2.44ns)   --->   "%icmp_ln28_51 = icmp eq i23 %trunc_ln28_26, 0" [pool/pooling.cpp:28]   --->   Operation 873 'icmp' 'icmp_ln28_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50" [pool/pooling.cpp:28]   --->   Operation 874 'or' 'or_ln28_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25" [pool/pooling.cpp:28]   --->   Operation 875 'and' 'and_ln28_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 876 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp ogt float %phi_ln28_14, %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 876 'fcmp' 'tmp_41' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 877 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_25 = and i1 %and_ln28_24, %tmp_41" [pool/pooling.cpp:28]   --->   Operation 877 'and' 'and_ln28_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 878 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_14 = select i1 %and_ln28_25, float %phi_ln28_14, float %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 878 'select' 'select_ln28_14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 879 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch110 [
    i3 0, label %branch108
    i3 1, label %branch109
  ]" [pool/pooling.cpp:28]   --->   Operation 879 'switch' <Predicate = true> <Delay = 1.13>
ST_13 : Operation 880 [1/1] (0.00ns)   --->   "%phi_ln28_15 = phi float [ %conv_1_out_1_1_loa_12, %branch108 ], [ %conv_1_out_2_1_loa_12, %branch109 ], [ %conv_1_out_0_1_loa_12, %branch110 ]" [pool/pooling.cpp:28]   --->   Operation 880 'phi' 'phi_ln28_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 881 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_11 = load float* %conv_1_out_1_0_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 881 'load' 'conv_1_out_1_0_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 882 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_11 = load float* %conv_1_out_0_0_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 882 'load' 'conv_1_out_0_0_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 883 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_11 = load float* %conv_1_out_2_0_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 883 'load' 'conv_1_out_2_0_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 884 [1/1] (0.00ns)   --->   "%phi_ln28_18 = phi float [ %conv_1_out_1_2_loa_10, %branch99 ], [ %conv_1_out_2_2_loa_10, %branch100 ], [ %conv_1_out_0_2_loa_10, %branch101 ]" [pool/pooling.cpp:28]   --->   Operation 884 'phi' 'phi_ln28_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 885 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch98 [
    i3 0, label %branch96
    i3 1, label %branch97
  ]" [pool/pooling.cpp:28]   --->   Operation 885 'switch' <Predicate = true> <Delay = 1.13>
ST_13 : Operation 886 [1/1] (0.00ns)   --->   "%phi_ln28_19 = phi float [ %conv_1_out_1_0_loa_10, %branch96 ], [ %conv_1_out_2_0_loa_10, %branch97 ], [ %conv_1_out_0_0_loa_10, %branch98 ]" [pool/pooling.cpp:28]   --->   Operation 886 'phi' 'phi_ln28_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 887 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_9 = load float* %conv_1_out_1_2_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 887 'load' 'conv_1_out_1_2_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 888 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.0304" [pool/pooling.cpp:28]   --->   Operation 888 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 889 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_9 = load float* %conv_1_out_0_2_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 889 'load' 'conv_1_out_0_2_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 890 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.0304" [pool/pooling.cpp:28]   --->   Operation 890 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 891 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_9 = load float* %conv_1_out_2_2_add_11, align 4" [pool/pooling.cpp:28]   --->   Operation 891 'load' 'conv_1_out_2_2_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 892 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.0304" [pool/pooling.cpp:28]   --->   Operation 892 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 893 [1/1] (0.00ns)   --->   "%phi_ln28_21 = phi float [ %conv_1_out_0_2_loa_9, %branch90 ], [ %conv_1_out_1_2_loa_9, %branch91 ], [ %conv_1_out_2_2_loa_9, %branch92 ]" [pool/pooling.cpp:28]   --->   Operation 893 'phi' 'phi_ln28_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 894 [1/1] (0.00ns)   --->   "%bitcast_ln28_36 = bitcast float %phi_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 894 'bitcast' 'bitcast_ln28_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 895 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = trunc i32 %bitcast_ln28_36 to i23" [pool/pooling.cpp:28]   --->   Operation 896 'trunc' 'trunc_ln28_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 897 [1/1] (0.00ns)   --->   "%bitcast_ln28_37 = bitcast float %select_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 897 'bitcast' 'bitcast_ln28_37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 898 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = trunc i32 %bitcast_ln28_37 to i23" [pool/pooling.cpp:28]   --->   Operation 899 'trunc' 'trunc_ln28_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 900 [1/1] (1.55ns)   --->   "%icmp_ln28_72 = icmp ne i8 %tmp_58, -1" [pool/pooling.cpp:28]   --->   Operation 900 'icmp' 'icmp_ln28_72' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 901 [1/1] (2.44ns)   --->   "%icmp_ln28_73 = icmp eq i23 %trunc_ln28_37, 0" [pool/pooling.cpp:28]   --->   Operation 901 'icmp' 'icmp_ln28_73' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72" [pool/pooling.cpp:28]   --->   Operation 902 'or' 'or_ln28_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 903 [1/1] (1.55ns)   --->   "%icmp_ln28_74 = icmp ne i8 %tmp_59, -1" [pool/pooling.cpp:28]   --->   Operation 903 'icmp' 'icmp_ln28_74' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 904 [1/1] (2.44ns)   --->   "%icmp_ln28_75 = icmp eq i23 %trunc_ln28_38, 0" [pool/pooling.cpp:28]   --->   Operation 904 'icmp' 'icmp_ln28_75' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74" [pool/pooling.cpp:28]   --->   Operation 905 'or' 'or_ln28_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37" [pool/pooling.cpp:28]   --->   Operation 906 'and' 'and_ln28_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 907 [1/1] (6.78ns)   --->   "%tmp_60 = fcmp ogt float %phi_ln28_21, %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 907 'fcmp' 'tmp_60' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 908 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_37 = and i1 %and_ln28_36, %tmp_60" [pool/pooling.cpp:28]   --->   Operation 908 'and' 'and_ln28_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 909 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_21 = select i1 %and_ln28_37, float %phi_ln28_21, float %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 909 'select' 'select_ln28_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 910 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch89 [
    i3 0, label %branch87
    i3 1, label %branch88
  ]" [pool/pooling.cpp:28]   --->   Operation 910 'switch' <Predicate = true> <Delay = 1.13>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%phi_ln28_22 = phi float [ %conv_1_out_1_1_loa_10, %branch87 ], [ %conv_1_out_2_1_loa_10, %branch88 ], [ %conv_1_out_0_1_loa_10, %branch89 ]" [pool/pooling.cpp:28]   --->   Operation 911 'phi' 'phi_ln28_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 912 [1/1] (0.00ns)   --->   "%bitcast_ln28_38 = bitcast float %phi_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 912 'bitcast' 'bitcast_ln28_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 913 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = trunc i32 %bitcast_ln28_38 to i23" [pool/pooling.cpp:28]   --->   Operation 914 'trunc' 'trunc_ln28_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 915 [1/1] (0.00ns)   --->   "%bitcast_ln28_39 = bitcast float %select_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 915 'bitcast' 'bitcast_ln28_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 916 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = trunc i32 %bitcast_ln28_39 to i23" [pool/pooling.cpp:28]   --->   Operation 917 'trunc' 'trunc_ln28_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 918 [1/1] (1.55ns)   --->   "%icmp_ln28_76 = icmp ne i8 %tmp_61, -1" [pool/pooling.cpp:28]   --->   Operation 918 'icmp' 'icmp_ln28_76' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 919 [1/1] (2.44ns)   --->   "%icmp_ln28_77 = icmp eq i23 %trunc_ln28_39, 0" [pool/pooling.cpp:28]   --->   Operation 919 'icmp' 'icmp_ln28_77' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76" [pool/pooling.cpp:28]   --->   Operation 920 'or' 'or_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 921 [1/1] (1.55ns)   --->   "%icmp_ln28_78 = icmp ne i8 %tmp_62, -1" [pool/pooling.cpp:28]   --->   Operation 921 'icmp' 'icmp_ln28_78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 922 [1/1] (2.44ns)   --->   "%icmp_ln28_79 = icmp eq i23 %trunc_ln28_40, 0" [pool/pooling.cpp:28]   --->   Operation 922 'icmp' 'icmp_ln28_79' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78" [pool/pooling.cpp:28]   --->   Operation 923 'or' 'or_ln28_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39" [pool/pooling.cpp:28]   --->   Operation 924 'and' 'and_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 925 [1/1] (6.78ns)   --->   "%tmp_63 = fcmp ogt float %phi_ln28_22, %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 925 'fcmp' 'tmp_63' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 926 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_39 = and i1 %and_ln28_38, %tmp_63" [pool/pooling.cpp:28]   --->   Operation 926 'and' 'and_ln28_39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 927 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_22 = select i1 %and_ln28_39, float %phi_ln28_22, float %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 927 'select' 'select_ln28_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 928 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch86 [
    i3 0, label %branch84
    i3 1, label %branch85
  ]" [pool/pooling.cpp:28]   --->   Operation 928 'switch' <Predicate = true> <Delay = 1.13>
ST_13 : Operation 929 [1/1] (0.00ns)   --->   "%phi_ln28_23 = phi float [ %conv_1_out_1_2_loa_8, %branch84 ], [ %conv_1_out_2_2_loa_8, %branch85 ], [ %conv_1_out_0_2_loa_8, %branch86 ]" [pool/pooling.cpp:28]   --->   Operation 929 'phi' 'phi_ln28_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 930 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_9 = load float* %conv_1_out_1_1_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 930 'load' 'conv_1_out_1_1_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 931 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_9 = load float* %conv_1_out_0_1_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 931 'load' 'conv_1_out_0_1_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 932 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_9 = load float* %conv_1_out_2_1_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 932 'load' 'conv_1_out_2_1_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 933 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_8 = load float* %conv_1_out_2_0_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 933 'load' 'conv_1_out_2_0_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 934 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.1254" [pool/pooling.cpp:28]   --->   Operation 934 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 935 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_8 = load float* %conv_1_out_1_0_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 935 'load' 'conv_1_out_1_0_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 936 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.1254" [pool/pooling.cpp:28]   --->   Operation 936 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 937 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_8 = load float* %conv_1_out_0_0_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 937 'load' 'conv_1_out_0_0_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 938 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.1254" [pool/pooling.cpp:28]   --->   Operation 938 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 939 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_8 = load float* %conv_1_out_2_1_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 939 'load' 'conv_1_out_2_1_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 940 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.0244" [pool/pooling.cpp:28]   --->   Operation 940 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 941 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_8 = load float* %conv_1_out_1_1_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 941 'load' 'conv_1_out_1_1_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 942 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.0244" [pool/pooling.cpp:28]   --->   Operation 942 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 943 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_8 = load float* %conv_1_out_0_1_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 943 'load' 'conv_1_out_0_1_loa_8' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 944 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.0244" [pool/pooling.cpp:28]   --->   Operation 944 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 945 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_7 = load float* %conv_1_out_1_0_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 945 'load' 'conv_1_out_1_0_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 946 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_7 = load float* %conv_1_out_0_0_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 946 'load' 'conv_1_out_0_0_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 947 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_7 = load float* %conv_1_out_2_0_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 947 'load' 'conv_1_out_2_0_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 948 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_6 = load float* %conv_1_out_2_2_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 948 'load' 'conv_1_out_2_2_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 949 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.1214" [pool/pooling.cpp:28]   --->   Operation 949 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 950 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_6 = load float* %conv_1_out_1_2_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 950 'load' 'conv_1_out_1_2_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 951 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.1214" [pool/pooling.cpp:28]   --->   Operation 951 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 952 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_6 = load float* %conv_1_out_0_2_add_4, align 4" [pool/pooling.cpp:28]   --->   Operation 952 'load' 'conv_1_out_0_2_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 953 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.1214" [pool/pooling.cpp:28]   --->   Operation 953 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 954 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_6 = load float* %conv_1_out_2_0_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 954 'load' 'conv_1_out_2_0_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 955 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.0204" [pool/pooling.cpp:28]   --->   Operation 955 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 956 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_6 = load float* %conv_1_out_1_0_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 956 'load' 'conv_1_out_1_0_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 957 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.0204" [pool/pooling.cpp:28]   --->   Operation 957 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 958 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_6 = load float* %conv_1_out_0_0_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 958 'load' 'conv_1_out_0_0_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 959 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.0204" [pool/pooling.cpp:28]   --->   Operation 959 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 960 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_5 = load float* %conv_1_out_1_2_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 960 'load' 'conv_1_out_1_2_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 961 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_5 = load float* %conv_1_out_0_2_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 961 'load' 'conv_1_out_0_2_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 962 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_5 = load float* %conv_1_out_2_2_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 962 'load' 'conv_1_out_2_2_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 963 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_6 = load float* %conv_1_out_2_1_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 963 'load' 'conv_1_out_2_1_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 964 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.1174" [pool/pooling.cpp:28]   --->   Operation 964 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 965 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_6 = load float* %conv_1_out_1_1_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 965 'load' 'conv_1_out_1_1_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 966 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.1174" [pool/pooling.cpp:28]   --->   Operation 966 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 967 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_6 = load float* %conv_1_out_0_1_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 967 'load' 'conv_1_out_0_1_loa_6' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 968 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.1174" [pool/pooling.cpp:28]   --->   Operation 968 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 969 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_4 = load float* %conv_1_out_2_2_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 969 'load' 'conv_1_out_2_2_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 970 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.0164" [pool/pooling.cpp:28]   --->   Operation 970 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 971 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_4 = load float* %conv_1_out_1_2_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 971 'load' 'conv_1_out_1_2_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 972 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.0164" [pool/pooling.cpp:28]   --->   Operation 972 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 973 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_4 = load float* %conv_1_out_0_2_add_5, align 4" [pool/pooling.cpp:28]   --->   Operation 973 'load' 'conv_1_out_0_2_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 974 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.0164" [pool/pooling.cpp:28]   --->   Operation 974 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 975 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_5 = load float* %conv_1_out_1_1_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 975 'load' 'conv_1_out_1_1_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 976 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_5 = load float* %conv_1_out_0_1_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 976 'load' 'conv_1_out_0_1_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 977 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_5 = load float* %conv_1_out_2_1_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 977 'load' 'conv_1_out_2_1_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 978 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_4 = load float* %conv_1_out_2_0_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 978 'load' 'conv_1_out_2_0_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 979 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_4 = load float* %conv_1_out_1_0_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 979 'load' 'conv_1_out_1_0_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 980 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_4 = load float* %conv_1_out_0_0_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 980 'load' 'conv_1_out_0_0_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 981 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_4 = load float* %conv_1_out_2_1_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 981 'load' 'conv_1_out_2_1_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 982 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_4 = load float* %conv_1_out_1_1_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 982 'load' 'conv_1_out_1_1_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 983 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_4 = load float* %conv_1_out_0_1_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 983 'load' 'conv_1_out_0_1_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 984 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_2 = load float* %conv_1_out_2_2_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 984 'load' 'conv_1_out_2_2_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 985 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_2 = load float* %conv_1_out_1_2_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 985 'load' 'conv_1_out_1_2_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 986 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_2 = load float* %conv_1_out_0_2_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 986 'load' 'conv_1_out_0_2_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 987 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_2 = load float* %conv_1_out_2_0_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 987 'load' 'conv_1_out_2_0_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 988 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_2 = load float* %conv_1_out_1_0_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 988 'load' 'conv_1_out_1_0_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 989 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_2 = load float* %conv_1_out_0_0_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 989 'load' 'conv_1_out_0_0_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 990 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_1 = load float* %conv_1_out_1_2_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 990 'load' 'conv_1_out_1_2_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 991 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_1 = load float* %conv_1_out_0_2_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 991 'load' 'conv_1_out_0_2_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 992 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_1 = load float* %conv_1_out_2_2_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 992 'load' 'conv_1_out_2_2_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 993 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_2 = load float* %conv_1_out_2_1_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 993 'load' 'conv_1_out_2_1_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 994 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_2 = load float* %conv_1_out_1_1_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 994 'load' 'conv_1_out_1_1_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 995 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_2 = load float* %conv_1_out_0_1_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 995 'load' 'conv_1_out_0_1_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 996 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa = load float* %conv_1_out_2_2_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 996 'load' 'conv_1_out_2_2_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 997 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa = load float* %conv_1_out_1_2_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 997 'load' 'conv_1_out_1_2_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 998 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa = load float* %conv_1_out_0_2_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 998 'load' 'conv_1_out_0_2_loa' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 999 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_1 = load float* %conv_1_out_1_0_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 999 'load' 'conv_1_out_1_0_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1000 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.134" [pool/pooling.cpp:28]   --->   Operation 1000 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 1001 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_1 = load float* %conv_1_out_0_0_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1001 'load' 'conv_1_out_0_0_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1002 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.134" [pool/pooling.cpp:28]   --->   Operation 1002 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 1003 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_1 = load float* %conv_1_out_2_0_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1003 'load' 'conv_1_out_2_0_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1004 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.134" [pool/pooling.cpp:28]   --->   Operation 1004 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 1005 [1/1] (0.00ns)   --->   "%phi_ln28_48 = phi float [ %conv_1_out_0_0_loa_1, %branch9 ], [ %conv_1_out_1_0_loa_1, %branch10 ], [ %conv_1_out_2_0_loa_1, %branch11 ]" [pool/pooling.cpp:28]   --->   Operation 1005 'phi' 'phi_ln28_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1006 [1/1] (0.00ns)   --->   "%bitcast_ln28_84 = bitcast float %phi_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 1006 'bitcast' 'bitcast_ln28_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_84, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1007 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln28_85 = trunc i32 %bitcast_ln28_84 to i23" [pool/pooling.cpp:28]   --->   Operation 1008 'trunc' 'trunc_ln28_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1009 [1/1] (1.55ns)   --->   "%icmp_ln28_168 = icmp ne i8 %tmp_133, -1" [pool/pooling.cpp:28]   --->   Operation 1009 'icmp' 'icmp_ln28_168' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1010 [1/1] (2.44ns)   --->   "%icmp_ln28_169 = icmp eq i23 %trunc_ln28_85, 0" [pool/pooling.cpp:28]   --->   Operation 1010 'icmp' 'icmp_ln28_169' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%or_ln28_84 = or i1 %icmp_ln28_169, %icmp_ln28_168" [pool/pooling.cpp:28]   --->   Operation 1011 'or' 'or_ln28_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1012 [1/1] (6.78ns)   --->   "%tmp_134 = fcmp ogt float %phi_ln28_48, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1012 'fcmp' 'tmp_134' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%and_ln28_84 = and i1 %or_ln28_84, %tmp_134" [pool/pooling.cpp:28]   --->   Operation 1013 'and' 'and_ln28_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1014 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_48 = select i1 %and_ln28_84, float %phi_ln28_48, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1014 'select' 'select_ln28_48' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1015 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [pool/pooling.cpp:28]   --->   Operation 1015 'switch' <Predicate = true> <Delay = 1.13>

State 14 <SV = 13> <Delay = 21.9>
ST_14 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln28_15 = sext i13 %add_ln28_39 to i64" [pool/pooling.cpp:28]   --->   Operation 1016 'sext' 'sext_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1017 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add_8 = getelementptr [2592 x float]* %conv_1_out_0_0, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1017 'getelementptr' 'conv_1_out_0_0_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1018 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add_8 = getelementptr [2592 x float]* %conv_1_out_0_1, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1018 'getelementptr' 'conv_1_out_0_1_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1019 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add_8 = getelementptr [2592 x float]* %conv_1_out_1_0, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1019 'getelementptr' 'conv_1_out_1_0_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1020 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add_8 = getelementptr [2592 x float]* %conv_1_out_1_1, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1020 'getelementptr' 'conv_1_out_1_1_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1021 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add_8 = getelementptr [2304 x float]* %conv_1_out_2_0, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1021 'getelementptr' 'conv_1_out_2_0_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1022 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add_8 = getelementptr [2304 x float]* %conv_1_out_2_1, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1022 'getelementptr' 'conv_1_out_2_1_add_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1023 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch143 [
    i3 0, label %branch141
    i3 1, label %branch142
  ]" [pool/pooling.cpp:28]   --->   Operation 1023 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1024 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch131 [
    i3 0, label %branch129
    i3 1, label %branch130
  ]" [pool/pooling.cpp:28]   --->   Operation 1024 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1025 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch107 [
    i3 0, label %branch105
    i3 1, label %branch106
  ]" [pool/pooling.cpp:28]   --->   Operation 1025 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1026 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_11 = load float* %conv_1_out_1_0_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1026 'load' 'conv_1_out_1_0_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1027 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.0344" [pool/pooling.cpp:28]   --->   Operation 1027 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1028 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_11 = load float* %conv_1_out_0_0_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1028 'load' 'conv_1_out_0_0_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1029 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.0344" [pool/pooling.cpp:28]   --->   Operation 1029 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1030 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_11 = load float* %conv_1_out_2_0_add_12, align 4" [pool/pooling.cpp:28]   --->   Operation 1030 'load' 'conv_1_out_2_0_loa_11' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1031 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.0344" [pool/pooling.cpp:28]   --->   Operation 1031 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1032 [1/1] (0.00ns)   --->   "%phi_ln28_17 = phi float [ %conv_1_out_0_0_loa_11, %branch102 ], [ %conv_1_out_1_0_loa_11, %branch103 ], [ %conv_1_out_2_0_loa_11, %branch104 ]" [pool/pooling.cpp:28]   --->   Operation 1032 'phi' 'phi_ln28_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1033 [1/1] (0.00ns)   --->   "%bitcast_ln28_29 = bitcast float %phi_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 1033 'bitcast' 'bitcast_ln28_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1034 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = trunc i32 %bitcast_ln28_29 to i23" [pool/pooling.cpp:28]   --->   Operation 1035 'trunc' 'trunc_ln28_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1036 [1/1] (0.00ns)   --->   "%bitcast_ln28_30 = bitcast float %select_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 1036 'bitcast' 'bitcast_ln28_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1037 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = trunc i32 %bitcast_ln28_30 to i23" [pool/pooling.cpp:28]   --->   Operation 1038 'trunc' 'trunc_ln28_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1039 [1/1] (1.55ns)   --->   "%icmp_ln28_58 = icmp ne i8 %tmp_47, -1" [pool/pooling.cpp:28]   --->   Operation 1039 'icmp' 'icmp_ln28_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1040 [1/1] (2.44ns)   --->   "%icmp_ln28_59 = icmp eq i23 %trunc_ln28_30, 0" [pool/pooling.cpp:28]   --->   Operation 1040 'icmp' 'icmp_ln28_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58" [pool/pooling.cpp:28]   --->   Operation 1041 'or' 'or_ln28_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1042 [1/1] (1.55ns)   --->   "%icmp_ln28_60 = icmp ne i8 %tmp_48, -1" [pool/pooling.cpp:28]   --->   Operation 1042 'icmp' 'icmp_ln28_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1043 [1/1] (2.44ns)   --->   "%icmp_ln28_61 = icmp eq i23 %trunc_ln28_31, 0" [pool/pooling.cpp:28]   --->   Operation 1043 'icmp' 'icmp_ln28_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60" [pool/pooling.cpp:28]   --->   Operation 1044 'or' 'or_ln28_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%and_ln28_29 = and i1 %or_ln28_29, %or_ln28_30" [pool/pooling.cpp:28]   --->   Operation 1045 'and' 'and_ln28_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1046 [1/1] (6.78ns)   --->   "%tmp_49 = fcmp ogt float %phi_ln28_17, %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1046 'fcmp' 'tmp_49' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1047 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_30 = and i1 %and_ln28_29, %tmp_49" [pool/pooling.cpp:28]   --->   Operation 1047 'and' 'and_ln28_30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1048 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_17 = select i1 %and_ln28_30, float %phi_ln28_17, float %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1048 'select' 'select_ln28_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1049 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch101 [
    i3 0, label %branch99
    i3 1, label %branch100
  ]" [pool/pooling.cpp:28]   --->   Operation 1049 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1050 [1/1] (0.00ns)   --->   "%bitcast_ln28_31 = bitcast float %phi_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 1050 'bitcast' 'bitcast_ln28_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1051 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = trunc i32 %bitcast_ln28_31 to i23" [pool/pooling.cpp:28]   --->   Operation 1052 'trunc' 'trunc_ln28_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1053 [1/1] (0.00ns)   --->   "%bitcast_ln28_32 = bitcast float %select_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 1053 'bitcast' 'bitcast_ln28_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1054 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1055 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = trunc i32 %bitcast_ln28_32 to i23" [pool/pooling.cpp:28]   --->   Operation 1055 'trunc' 'trunc_ln28_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1056 [1/1] (1.55ns)   --->   "%icmp_ln28_62 = icmp ne i8 %tmp_50, -1" [pool/pooling.cpp:28]   --->   Operation 1056 'icmp' 'icmp_ln28_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1057 [1/1] (2.44ns)   --->   "%icmp_ln28_63 = icmp eq i23 %trunc_ln28_32, 0" [pool/pooling.cpp:28]   --->   Operation 1057 'icmp' 'icmp_ln28_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62" [pool/pooling.cpp:28]   --->   Operation 1058 'or' 'or_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1059 [1/1] (1.55ns)   --->   "%icmp_ln28_64 = icmp ne i8 %tmp_51, -1" [pool/pooling.cpp:28]   --->   Operation 1059 'icmp' 'icmp_ln28_64' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1060 [1/1] (2.44ns)   --->   "%icmp_ln28_65 = icmp eq i23 %trunc_ln28_33, 0" [pool/pooling.cpp:28]   --->   Operation 1060 'icmp' 'icmp_ln28_65' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64" [pool/pooling.cpp:28]   --->   Operation 1061 'or' 'or_ln28_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%and_ln28_31 = and i1 %or_ln28_31, %or_ln28_32" [pool/pooling.cpp:28]   --->   Operation 1062 'and' 'and_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1063 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %phi_ln28_18, %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1063 'fcmp' 'tmp_52' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1064 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_32 = and i1 %and_ln28_31, %tmp_52" [pool/pooling.cpp:28]   --->   Operation 1064 'and' 'and_ln28_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1065 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_18 = select i1 %and_ln28_32, float %phi_ln28_18, float %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1065 'select' 'select_ln28_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1066 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch95 [
    i3 0, label %branch93
    i3 1, label %branch94
  ]" [pool/pooling.cpp:28]   --->   Operation 1066 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1067 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch83 [
    i3 0, label %branch81
    i3 1, label %branch82
  ]" [pool/pooling.cpp:28]   --->   Operation 1067 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1068 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_9 = load float* %conv_1_out_1_1_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1068 'load' 'conv_1_out_1_1_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1069 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.0264" [pool/pooling.cpp:28]   --->   Operation 1069 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1070 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_9 = load float* %conv_1_out_0_1_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1070 'load' 'conv_1_out_0_1_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1071 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.0264" [pool/pooling.cpp:28]   --->   Operation 1071 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1072 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_9 = load float* %conv_1_out_2_1_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1072 'load' 'conv_1_out_2_1_loa_9' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1073 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.0264" [pool/pooling.cpp:28]   --->   Operation 1073 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1074 [1/1] (0.00ns)   --->   "%phi_ln28_25 = phi float [ %conv_1_out_0_1_loa_9, %branch78 ], [ %conv_1_out_1_1_loa_9, %branch79 ], [ %conv_1_out_2_1_loa_9, %branch80 ]" [pool/pooling.cpp:28]   --->   Operation 1074 'phi' 'phi_ln28_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1075 [1/1] (0.00ns)   --->   "%bitcast_ln28_43 = bitcast float %phi_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 1075 'bitcast' 'bitcast_ln28_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1076 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln28_44 = trunc i32 %bitcast_ln28_43 to i23" [pool/pooling.cpp:28]   --->   Operation 1077 'trunc' 'trunc_ln28_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1078 [1/1] (0.00ns)   --->   "%bitcast_ln28_44 = bitcast float %select_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 1078 'bitcast' 'bitcast_ln28_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1079 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln28_45 = trunc i32 %bitcast_ln28_44 to i23" [pool/pooling.cpp:28]   --->   Operation 1080 'trunc' 'trunc_ln28_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1081 [1/1] (1.55ns)   --->   "%icmp_ln28_86 = icmp ne i8 %tmp_69, -1" [pool/pooling.cpp:28]   --->   Operation 1081 'icmp' 'icmp_ln28_86' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1082 [1/1] (2.44ns)   --->   "%icmp_ln28_87 = icmp eq i23 %trunc_ln28_44, 0" [pool/pooling.cpp:28]   --->   Operation 1082 'icmp' 'icmp_ln28_87' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86" [pool/pooling.cpp:28]   --->   Operation 1083 'or' 'or_ln28_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1084 [1/1] (1.55ns)   --->   "%icmp_ln28_88 = icmp ne i8 %tmp_70, -1" [pool/pooling.cpp:28]   --->   Operation 1084 'icmp' 'icmp_ln28_88' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1085 [1/1] (2.44ns)   --->   "%icmp_ln28_89 = icmp eq i23 %trunc_ln28_45, 0" [pool/pooling.cpp:28]   --->   Operation 1085 'icmp' 'icmp_ln28_89' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88" [pool/pooling.cpp:28]   --->   Operation 1086 'or' 'or_ln28_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%and_ln28_43 = and i1 %or_ln28_43, %or_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1087 'and' 'and_ln28_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1088 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %phi_ln28_25, %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1088 'fcmp' 'tmp_71' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1089 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_44 = and i1 %and_ln28_43, %tmp_71" [pool/pooling.cpp:28]   --->   Operation 1089 'and' 'and_ln28_44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1090 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_25 = select i1 %and_ln28_44, float %phi_ln28_25, float %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1090 'select' 'select_ln28_25' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1091 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch77 [
    i3 0, label %branch75
    i3 1, label %branch76
  ]" [pool/pooling.cpp:28]   --->   Operation 1091 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1092 [1/1] (0.00ns)   --->   "%phi_ln28_26 = phi float [ %conv_1_out_1_0_loa_8, %branch75 ], [ %conv_1_out_2_0_loa_8, %branch76 ], [ %conv_1_out_0_0_loa_8, %branch77 ]" [pool/pooling.cpp:28]   --->   Operation 1092 'phi' 'phi_ln28_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1093 [1/1] (0.00ns)   --->   "%bitcast_ln28_45 = bitcast float %phi_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 1093 'bitcast' 'bitcast_ln28_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1094 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln28_46 = trunc i32 %bitcast_ln28_45 to i23" [pool/pooling.cpp:28]   --->   Operation 1095 'trunc' 'trunc_ln28_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1096 [1/1] (0.00ns)   --->   "%bitcast_ln28_46 = bitcast float %select_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 1096 'bitcast' 'bitcast_ln28_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1097 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln28_47 = trunc i32 %bitcast_ln28_46 to i23" [pool/pooling.cpp:28]   --->   Operation 1098 'trunc' 'trunc_ln28_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1099 [1/1] (1.55ns)   --->   "%icmp_ln28_90 = icmp ne i8 %tmp_72, -1" [pool/pooling.cpp:28]   --->   Operation 1099 'icmp' 'icmp_ln28_90' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1100 [1/1] (2.44ns)   --->   "%icmp_ln28_91 = icmp eq i23 %trunc_ln28_46, 0" [pool/pooling.cpp:28]   --->   Operation 1100 'icmp' 'icmp_ln28_91' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90" [pool/pooling.cpp:28]   --->   Operation 1101 'or' 'or_ln28_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1102 [1/1] (1.55ns)   --->   "%icmp_ln28_92 = icmp ne i8 %tmp_73, -1" [pool/pooling.cpp:28]   --->   Operation 1102 'icmp' 'icmp_ln28_92' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1103 [1/1] (2.44ns)   --->   "%icmp_ln28_93 = icmp eq i23 %trunc_ln28_47, 0" [pool/pooling.cpp:28]   --->   Operation 1103 'icmp' 'icmp_ln28_93' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92" [pool/pooling.cpp:28]   --->   Operation 1104 'or' 'or_ln28_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%and_ln28_45 = and i1 %or_ln28_45, %or_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1105 'and' 'and_ln28_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1106 [1/1] (6.78ns)   --->   "%tmp_74 = fcmp ogt float %phi_ln28_26, %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1106 'fcmp' 'tmp_74' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_46 = and i1 %and_ln28_45, %tmp_74" [pool/pooling.cpp:28]   --->   Operation 1107 'and' 'and_ln28_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1108 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_26 = select i1 %and_ln28_46, float %phi_ln28_26, float %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1108 'select' 'select_ln28_26' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1109 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch74 [
    i3 0, label %branch72
    i3 1, label %branch73
  ]" [pool/pooling.cpp:28]   --->   Operation 1109 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1110 [1/1] (0.00ns)   --->   "%phi_ln28_27 = phi float [ %conv_1_out_1_1_loa_8, %branch72 ], [ %conv_1_out_2_1_loa_8, %branch73 ], [ %conv_1_out_0_1_loa_8, %branch74 ]" [pool/pooling.cpp:28]   --->   Operation 1110 'phi' 'phi_ln28_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1111 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch71 [
    i3 0, label %branch69
    i3 1, label %branch70
  ]" [pool/pooling.cpp:28]   --->   Operation 1111 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1112 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_7 = load float* %conv_1_out_1_0_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1112 'load' 'conv_1_out_1_0_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1113 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.0224" [pool/pooling.cpp:28]   --->   Operation 1113 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1114 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_7 = load float* %conv_1_out_0_0_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1114 'load' 'conv_1_out_0_0_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1115 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.0224" [pool/pooling.cpp:28]   --->   Operation 1115 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1116 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_7 = load float* %conv_1_out_2_0_add_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1116 'load' 'conv_1_out_2_0_loa_7' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1117 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.0224" [pool/pooling.cpp:28]   --->   Operation 1117 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1118 [1/1] (0.00ns)   --->   "%phi_ln28_29 = phi float [ %conv_1_out_0_0_loa_7, %branch66 ], [ %conv_1_out_1_0_loa_7, %branch67 ], [ %conv_1_out_2_0_loa_7, %branch68 ]" [pool/pooling.cpp:28]   --->   Operation 1118 'phi' 'phi_ln28_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1119 [1/1] (0.00ns)   --->   "%bitcast_ln28_50 = bitcast float %phi_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 1119 'bitcast' 'bitcast_ln28_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1120 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln28_51 = trunc i32 %bitcast_ln28_50 to i23" [pool/pooling.cpp:28]   --->   Operation 1121 'trunc' 'trunc_ln28_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1122 [1/1] (0.00ns)   --->   "%bitcast_ln28_51 = bitcast float %select_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 1122 'bitcast' 'bitcast_ln28_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1123 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln28_52 = trunc i32 %bitcast_ln28_51 to i23" [pool/pooling.cpp:28]   --->   Operation 1124 'trunc' 'trunc_ln28_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1125 [1/1] (1.55ns)   --->   "%icmp_ln28_100 = icmp ne i8 %tmp_80, -1" [pool/pooling.cpp:28]   --->   Operation 1125 'icmp' 'icmp_ln28_100' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1126 [1/1] (2.44ns)   --->   "%icmp_ln28_101 = icmp eq i23 %trunc_ln28_51, 0" [pool/pooling.cpp:28]   --->   Operation 1126 'icmp' 'icmp_ln28_101' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100" [pool/pooling.cpp:28]   --->   Operation 1127 'or' 'or_ln28_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1128 [1/1] (1.55ns)   --->   "%icmp_ln28_102 = icmp ne i8 %tmp_81, -1" [pool/pooling.cpp:28]   --->   Operation 1128 'icmp' 'icmp_ln28_102' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1129 [1/1] (2.44ns)   --->   "%icmp_ln28_103 = icmp eq i23 %trunc_ln28_52, 0" [pool/pooling.cpp:28]   --->   Operation 1129 'icmp' 'icmp_ln28_103' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102" [pool/pooling.cpp:28]   --->   Operation 1130 'or' 'or_ln28_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51" [pool/pooling.cpp:28]   --->   Operation 1131 'and' 'and_ln28_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1132 [1/1] (6.78ns)   --->   "%tmp_82 = fcmp ogt float %phi_ln28_29, %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 1132 'fcmp' 'tmp_82' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1133 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_51 = and i1 %and_ln28_50, %tmp_82" [pool/pooling.cpp:28]   --->   Operation 1133 'and' 'and_ln28_51' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1134 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_29 = select i1 %and_ln28_51, float %phi_ln28_29, float %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 1134 'select' 'select_ln28_29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1135 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch65 [
    i3 0, label %branch63
    i3 1, label %branch64
  ]" [pool/pooling.cpp:28]   --->   Operation 1135 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1136 [1/1] (0.00ns)   --->   "%phi_ln28_30 = phi float [ %conv_1_out_1_2_loa_6, %branch63 ], [ %conv_1_out_2_2_loa_6, %branch64 ], [ %conv_1_out_0_2_loa_6, %branch65 ]" [pool/pooling.cpp:28]   --->   Operation 1136 'phi' 'phi_ln28_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1137 [1/1] (0.00ns)   --->   "%bitcast_ln28_52 = bitcast float %phi_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 1137 'bitcast' 'bitcast_ln28_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1138 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln28_53 = trunc i32 %bitcast_ln28_52 to i23" [pool/pooling.cpp:28]   --->   Operation 1139 'trunc' 'trunc_ln28_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1140 [1/1] (0.00ns)   --->   "%bitcast_ln28_53 = bitcast float %select_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 1140 'bitcast' 'bitcast_ln28_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1141 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln28_54 = trunc i32 %bitcast_ln28_53 to i23" [pool/pooling.cpp:28]   --->   Operation 1142 'trunc' 'trunc_ln28_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1143 [1/1] (1.55ns)   --->   "%icmp_ln28_104 = icmp ne i8 %tmp_83, -1" [pool/pooling.cpp:28]   --->   Operation 1143 'icmp' 'icmp_ln28_104' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1144 [1/1] (2.44ns)   --->   "%icmp_ln28_105 = icmp eq i23 %trunc_ln28_53, 0" [pool/pooling.cpp:28]   --->   Operation 1144 'icmp' 'icmp_ln28_105' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104" [pool/pooling.cpp:28]   --->   Operation 1145 'or' 'or_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1146 [1/1] (1.55ns)   --->   "%icmp_ln28_106 = icmp ne i8 %tmp_84, -1" [pool/pooling.cpp:28]   --->   Operation 1146 'icmp' 'icmp_ln28_106' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1147 [1/1] (2.44ns)   --->   "%icmp_ln28_107 = icmp eq i23 %trunc_ln28_54, 0" [pool/pooling.cpp:28]   --->   Operation 1147 'icmp' 'icmp_ln28_107' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106" [pool/pooling.cpp:28]   --->   Operation 1148 'or' 'or_ln28_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53" [pool/pooling.cpp:28]   --->   Operation 1149 'and' 'and_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1150 [1/1] (6.78ns)   --->   "%tmp_85 = fcmp ogt float %phi_ln28_30, %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 1150 'fcmp' 'tmp_85' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1151 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_53 = and i1 %and_ln28_52, %tmp_85" [pool/pooling.cpp:28]   --->   Operation 1151 'and' 'and_ln28_53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1152 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_30 = select i1 %and_ln28_53, float %phi_ln28_30, float %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 1152 'select' 'select_ln28_30' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1153 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch62 [
    i3 0, label %branch60
    i3 1, label %branch61
  ]" [pool/pooling.cpp:28]   --->   Operation 1153 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1154 [1/1] (0.00ns)   --->   "%phi_ln28_31 = phi float [ %conv_1_out_1_0_loa_6, %branch60 ], [ %conv_1_out_2_0_loa_6, %branch61 ], [ %conv_1_out_0_0_loa_6, %branch62 ]" [pool/pooling.cpp:28]   --->   Operation 1154 'phi' 'phi_ln28_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1155 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch59 [
    i3 0, label %branch57
    i3 1, label %branch58
  ]" [pool/pooling.cpp:28]   --->   Operation 1155 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1156 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_5 = load float* %conv_1_out_1_2_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1156 'load' 'conv_1_out_1_2_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1157 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.0184" [pool/pooling.cpp:28]   --->   Operation 1157 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1158 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_5 = load float* %conv_1_out_0_2_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1158 'load' 'conv_1_out_0_2_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1159 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.0184" [pool/pooling.cpp:28]   --->   Operation 1159 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1160 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_5 = load float* %conv_1_out_2_2_add_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1160 'load' 'conv_1_out_2_2_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1161 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.0184" [pool/pooling.cpp:28]   --->   Operation 1161 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1162 [1/1] (0.00ns)   --->   "%phi_ln28_33 = phi float [ %conv_1_out_0_2_loa_5, %branch54 ], [ %conv_1_out_1_2_loa_5, %branch55 ], [ %conv_1_out_2_2_loa_5, %branch56 ]" [pool/pooling.cpp:28]   --->   Operation 1162 'phi' 'phi_ln28_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1163 [1/1] (0.00ns)   --->   "%bitcast_ln28_57 = bitcast float %phi_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 1163 'bitcast' 'bitcast_ln28_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1164 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln28_58 = trunc i32 %bitcast_ln28_57 to i23" [pool/pooling.cpp:28]   --->   Operation 1165 'trunc' 'trunc_ln28_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1166 [1/1] (0.00ns)   --->   "%bitcast_ln28_58 = bitcast float %select_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 1166 'bitcast' 'bitcast_ln28_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1167 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln28_59 = trunc i32 %bitcast_ln28_58 to i23" [pool/pooling.cpp:28]   --->   Operation 1168 'trunc' 'trunc_ln28_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1169 [1/1] (1.55ns)   --->   "%icmp_ln28_114 = icmp ne i8 %tmp_91, -1" [pool/pooling.cpp:28]   --->   Operation 1169 'icmp' 'icmp_ln28_114' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1170 [1/1] (2.44ns)   --->   "%icmp_ln28_115 = icmp eq i23 %trunc_ln28_58, 0" [pool/pooling.cpp:28]   --->   Operation 1170 'icmp' 'icmp_ln28_115' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114" [pool/pooling.cpp:28]   --->   Operation 1171 'or' 'or_ln28_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1172 [1/1] (1.55ns)   --->   "%icmp_ln28_116 = icmp ne i8 %tmp_92, -1" [pool/pooling.cpp:28]   --->   Operation 1172 'icmp' 'icmp_ln28_116' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1173 [1/1] (2.44ns)   --->   "%icmp_ln28_117 = icmp eq i23 %trunc_ln28_59, 0" [pool/pooling.cpp:28]   --->   Operation 1173 'icmp' 'icmp_ln28_117' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116" [pool/pooling.cpp:28]   --->   Operation 1174 'or' 'or_ln28_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%and_ln28_57 = and i1 %or_ln28_57, %or_ln28_58" [pool/pooling.cpp:28]   --->   Operation 1175 'and' 'and_ln28_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1176 [1/1] (6.78ns)   --->   "%tmp_93 = fcmp ogt float %phi_ln28_33, %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 1176 'fcmp' 'tmp_93' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1177 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_58 = and i1 %and_ln28_57, %tmp_93" [pool/pooling.cpp:28]   --->   Operation 1177 'and' 'and_ln28_58' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1178 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_33 = select i1 %and_ln28_58, float %phi_ln28_33, float %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 1178 'select' 'select_ln28_33' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1179 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch53 [
    i3 0, label %branch51
    i3 1, label %branch52
  ]" [pool/pooling.cpp:28]   --->   Operation 1179 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1180 [1/1] (0.00ns)   --->   "%phi_ln28_34 = phi float [ %conv_1_out_1_1_loa_6, %branch51 ], [ %conv_1_out_2_1_loa_6, %branch52 ], [ %conv_1_out_0_1_loa_6, %branch53 ]" [pool/pooling.cpp:28]   --->   Operation 1180 'phi' 'phi_ln28_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1181 [1/1] (0.00ns)   --->   "%bitcast_ln28_59 = bitcast float %phi_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 1181 'bitcast' 'bitcast_ln28_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1182 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln28_60 = trunc i32 %bitcast_ln28_59 to i23" [pool/pooling.cpp:28]   --->   Operation 1183 'trunc' 'trunc_ln28_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1184 [1/1] (0.00ns)   --->   "%bitcast_ln28_60 = bitcast float %select_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 1184 'bitcast' 'bitcast_ln28_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1185 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln28_61 = trunc i32 %bitcast_ln28_60 to i23" [pool/pooling.cpp:28]   --->   Operation 1186 'trunc' 'trunc_ln28_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1187 [1/1] (1.55ns)   --->   "%icmp_ln28_118 = icmp ne i8 %tmp_94, -1" [pool/pooling.cpp:28]   --->   Operation 1187 'icmp' 'icmp_ln28_118' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1188 [1/1] (2.44ns)   --->   "%icmp_ln28_119 = icmp eq i23 %trunc_ln28_60, 0" [pool/pooling.cpp:28]   --->   Operation 1188 'icmp' 'icmp_ln28_119' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118" [pool/pooling.cpp:28]   --->   Operation 1189 'or' 'or_ln28_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1190 [1/1] (1.55ns)   --->   "%icmp_ln28_120 = icmp ne i8 %tmp_95, -1" [pool/pooling.cpp:28]   --->   Operation 1190 'icmp' 'icmp_ln28_120' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1191 [1/1] (2.44ns)   --->   "%icmp_ln28_121 = icmp eq i23 %trunc_ln28_61, 0" [pool/pooling.cpp:28]   --->   Operation 1191 'icmp' 'icmp_ln28_121' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120" [pool/pooling.cpp:28]   --->   Operation 1192 'or' 'or_ln28_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%and_ln28_59 = and i1 %or_ln28_59, %or_ln28_60" [pool/pooling.cpp:28]   --->   Operation 1193 'and' 'and_ln28_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1194 [1/1] (6.78ns)   --->   "%tmp_96 = fcmp ogt float %phi_ln28_34, %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 1194 'fcmp' 'tmp_96' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1195 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_60 = and i1 %and_ln28_59, %tmp_96" [pool/pooling.cpp:28]   --->   Operation 1195 'and' 'and_ln28_60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1196 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_34 = select i1 %and_ln28_60, float %phi_ln28_34, float %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 1196 'select' 'select_ln28_34' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1197 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch50 [
    i3 0, label %branch48
    i3 1, label %branch49
  ]" [pool/pooling.cpp:28]   --->   Operation 1197 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1198 [1/1] (0.00ns)   --->   "%phi_ln28_35 = phi float [ %conv_1_out_1_2_loa_4, %branch48 ], [ %conv_1_out_2_2_loa_4, %branch49 ], [ %conv_1_out_0_2_loa_4, %branch50 ]" [pool/pooling.cpp:28]   --->   Operation 1198 'phi' 'phi_ln28_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1199 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch47 [
    i3 0, label %branch45
    i3 1, label %branch46
  ]" [pool/pooling.cpp:28]   --->   Operation 1199 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1200 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_5 = load float* %conv_1_out_1_1_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1200 'load' 'conv_1_out_1_1_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1201 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.0144" [pool/pooling.cpp:28]   --->   Operation 1201 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1202 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_5 = load float* %conv_1_out_0_1_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1202 'load' 'conv_1_out_0_1_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1203 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.0144" [pool/pooling.cpp:28]   --->   Operation 1203 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1204 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_5 = load float* %conv_1_out_2_1_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1204 'load' 'conv_1_out_2_1_loa_5' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1205 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.0144" [pool/pooling.cpp:28]   --->   Operation 1205 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1206 [1/1] (0.00ns)   --->   "%phi_ln28_37 = phi float [ %conv_1_out_0_1_loa_5, %branch42 ], [ %conv_1_out_1_1_loa_5, %branch43 ], [ %conv_1_out_2_1_loa_5, %branch44 ]" [pool/pooling.cpp:28]   --->   Operation 1206 'phi' 'phi_ln28_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1207 [1/1] (0.00ns)   --->   "%bitcast_ln28_64 = bitcast float %phi_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 1207 'bitcast' 'bitcast_ln28_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_64, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1208 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln28_65 = trunc i32 %bitcast_ln28_64 to i23" [pool/pooling.cpp:28]   --->   Operation 1209 'trunc' 'trunc_ln28_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1210 [1/1] (0.00ns)   --->   "%bitcast_ln28_65 = bitcast float %select_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 1210 'bitcast' 'bitcast_ln28_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_65, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1211 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln28_66 = trunc i32 %bitcast_ln28_65 to i23" [pool/pooling.cpp:28]   --->   Operation 1212 'trunc' 'trunc_ln28_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1213 [1/1] (1.55ns)   --->   "%icmp_ln28_128 = icmp ne i8 %tmp_102, -1" [pool/pooling.cpp:28]   --->   Operation 1213 'icmp' 'icmp_ln28_128' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1214 [1/1] (2.44ns)   --->   "%icmp_ln28_129 = icmp eq i23 %trunc_ln28_65, 0" [pool/pooling.cpp:28]   --->   Operation 1214 'icmp' 'icmp_ln28_129' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_64 = or i1 %icmp_ln28_129, %icmp_ln28_128" [pool/pooling.cpp:28]   --->   Operation 1215 'or' 'or_ln28_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1216 [1/1] (1.55ns)   --->   "%icmp_ln28_130 = icmp ne i8 %tmp_103, -1" [pool/pooling.cpp:28]   --->   Operation 1216 'icmp' 'icmp_ln28_130' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1217 [1/1] (2.44ns)   --->   "%icmp_ln28_131 = icmp eq i23 %trunc_ln28_66, 0" [pool/pooling.cpp:28]   --->   Operation 1217 'icmp' 'icmp_ln28_131' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_65 = or i1 %icmp_ln28_131, %icmp_ln28_130" [pool/pooling.cpp:28]   --->   Operation 1218 'or' 'or_ln28_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%and_ln28_64 = and i1 %or_ln28_64, %or_ln28_65" [pool/pooling.cpp:28]   --->   Operation 1219 'and' 'and_ln28_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1220 [1/1] (6.78ns)   --->   "%tmp_104 = fcmp ogt float %phi_ln28_37, %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 1220 'fcmp' 'tmp_104' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1221 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_65 = and i1 %and_ln28_64, %tmp_104" [pool/pooling.cpp:28]   --->   Operation 1221 'and' 'and_ln28_65' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1222 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_37 = select i1 %and_ln28_65, float %phi_ln28_37, float %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 1222 'select' 'select_ln28_37' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1223 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch41 [
    i3 0, label %branch39
    i3 1, label %branch40
  ]" [pool/pooling.cpp:28]   --->   Operation 1223 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1224 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_4 = load float* %conv_1_out_2_0_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1224 'load' 'conv_1_out_2_0_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1225 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.1134" [pool/pooling.cpp:28]   --->   Operation 1225 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1226 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_4 = load float* %conv_1_out_1_0_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1226 'load' 'conv_1_out_1_0_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1227 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.1134" [pool/pooling.cpp:28]   --->   Operation 1227 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1228 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_4 = load float* %conv_1_out_0_0_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1228 'load' 'conv_1_out_0_0_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1229 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.1134" [pool/pooling.cpp:28]   --->   Operation 1229 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1230 [1/1] (0.00ns)   --->   "%phi_ln28_38 = phi float [ %conv_1_out_1_0_loa_4, %branch39 ], [ %conv_1_out_2_0_loa_4, %branch40 ], [ %conv_1_out_0_0_loa_4, %branch41 ]" [pool/pooling.cpp:28]   --->   Operation 1230 'phi' 'phi_ln28_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1231 [1/1] (0.00ns)   --->   "%bitcast_ln28_66 = bitcast float %phi_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 1231 'bitcast' 'bitcast_ln28_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_66, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1232 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln28_67 = trunc i32 %bitcast_ln28_66 to i23" [pool/pooling.cpp:28]   --->   Operation 1233 'trunc' 'trunc_ln28_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln28_67 = bitcast float %select_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 1234 'bitcast' 'bitcast_ln28_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_67, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1235 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln28_68 = trunc i32 %bitcast_ln28_67 to i23" [pool/pooling.cpp:28]   --->   Operation 1236 'trunc' 'trunc_ln28_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1237 [1/1] (1.55ns)   --->   "%icmp_ln28_132 = icmp ne i8 %tmp_105, -1" [pool/pooling.cpp:28]   --->   Operation 1237 'icmp' 'icmp_ln28_132' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1238 [1/1] (2.44ns)   --->   "%icmp_ln28_133 = icmp eq i23 %trunc_ln28_67, 0" [pool/pooling.cpp:28]   --->   Operation 1238 'icmp' 'icmp_ln28_133' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_66 = or i1 %icmp_ln28_133, %icmp_ln28_132" [pool/pooling.cpp:28]   --->   Operation 1239 'or' 'or_ln28_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1240 [1/1] (1.55ns)   --->   "%icmp_ln28_134 = icmp ne i8 %tmp_106, -1" [pool/pooling.cpp:28]   --->   Operation 1240 'icmp' 'icmp_ln28_134' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1241 [1/1] (2.44ns)   --->   "%icmp_ln28_135 = icmp eq i23 %trunc_ln28_68, 0" [pool/pooling.cpp:28]   --->   Operation 1241 'icmp' 'icmp_ln28_135' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_67 = or i1 %icmp_ln28_135, %icmp_ln28_134" [pool/pooling.cpp:28]   --->   Operation 1242 'or' 'or_ln28_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%and_ln28_66 = and i1 %or_ln28_66, %or_ln28_67" [pool/pooling.cpp:28]   --->   Operation 1243 'and' 'and_ln28_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1244 [1/1] (6.78ns)   --->   "%tmp_107 = fcmp ogt float %phi_ln28_38, %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 1244 'fcmp' 'tmp_107' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1245 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_67 = and i1 %and_ln28_66, %tmp_107" [pool/pooling.cpp:28]   --->   Operation 1245 'and' 'and_ln28_67' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1246 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_38 = select i1 %and_ln28_67, float %phi_ln28_38, float %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 1246 'select' 'select_ln28_38' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1247 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch38 [
    i3 0, label %branch36
    i3 1, label %branch37
  ]" [pool/pooling.cpp:28]   --->   Operation 1247 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1248 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_4 = load float* %conv_1_out_2_1_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1248 'load' 'conv_1_out_2_1_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1249 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.0124" [pool/pooling.cpp:28]   --->   Operation 1249 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1250 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_4 = load float* %conv_1_out_1_1_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1250 'load' 'conv_1_out_1_1_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1251 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.0124" [pool/pooling.cpp:28]   --->   Operation 1251 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1252 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_4 = load float* %conv_1_out_0_1_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1252 'load' 'conv_1_out_0_1_loa_4' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1253 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.0124" [pool/pooling.cpp:28]   --->   Operation 1253 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1254 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch35 [
    i3 0, label %branch33
    i3 1, label %branch34
  ]" [pool/pooling.cpp:28]   --->   Operation 1254 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1255 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_3 = load float* %conv_1_out_1_0_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1255 'load' 'conv_1_out_1_0_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1256 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_3 = load float* %conv_1_out_0_0_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1256 'load' 'conv_1_out_0_0_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1257 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_3 = load float* %conv_1_out_2_0_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1257 'load' 'conv_1_out_2_0_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1258 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch29 [
    i3 0, label %branch27
    i3 1, label %branch28
  ]" [pool/pooling.cpp:28]   --->   Operation 1258 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1259 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_2 = load float* %conv_1_out_2_2_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1259 'load' 'conv_1_out_2_2_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1260 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.194" [pool/pooling.cpp:28]   --->   Operation 1260 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1261 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_2 = load float* %conv_1_out_1_2_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1261 'load' 'conv_1_out_1_2_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1262 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.194" [pool/pooling.cpp:28]   --->   Operation 1262 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1263 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_2 = load float* %conv_1_out_0_2_add_6, align 4" [pool/pooling.cpp:28]   --->   Operation 1263 'load' 'conv_1_out_0_2_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1264 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.194" [pool/pooling.cpp:28]   --->   Operation 1264 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1265 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch26 [
    i3 0, label %branch24
    i3 1, label %branch25
  ]" [pool/pooling.cpp:28]   --->   Operation 1265 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1266 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_2 = load float* %conv_1_out_2_0_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1266 'load' 'conv_1_out_2_0_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1267 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.084" [pool/pooling.cpp:28]   --->   Operation 1267 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1268 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_2 = load float* %conv_1_out_1_0_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1268 'load' 'conv_1_out_1_0_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1269 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.084" [pool/pooling.cpp:28]   --->   Operation 1269 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1270 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_2 = load float* %conv_1_out_0_0_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1270 'load' 'conv_1_out_0_0_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1271 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.084" [pool/pooling.cpp:28]   --->   Operation 1271 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1272 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch23 [
    i3 0, label %branch21
    i3 1, label %branch22
  ]" [pool/pooling.cpp:28]   --->   Operation 1272 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1273 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa_1 = load float* %conv_1_out_1_2_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1273 'load' 'conv_1_out_1_2_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1274 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.064" [pool/pooling.cpp:28]   --->   Operation 1274 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1275 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa_1 = load float* %conv_1_out_0_2_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1275 'load' 'conv_1_out_0_2_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1276 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.064" [pool/pooling.cpp:28]   --->   Operation 1276 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1277 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa_1 = load float* %conv_1_out_2_2_add_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1277 'load' 'conv_1_out_2_2_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1278 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.064" [pool/pooling.cpp:28]   --->   Operation 1278 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1279 [1/1] (0.00ns)   --->   "%phi_ln28_45 = phi float [ %conv_1_out_0_2_loa_1, %branch18 ], [ %conv_1_out_1_2_loa_1, %branch19 ], [ %conv_1_out_2_2_loa_1, %branch20 ]" [pool/pooling.cpp:28]   --->   Operation 1279 'phi' 'phi_ln28_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1280 [1/1] (0.00ns)   --->   "%bitcast_ln28_78 = bitcast float %phi_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 1280 'bitcast' 'bitcast_ln28_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_78, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1281 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln28_79 = trunc i32 %bitcast_ln28_78 to i23" [pool/pooling.cpp:28]   --->   Operation 1282 'trunc' 'trunc_ln28_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1283 [1/1] (0.00ns)   --->   "%bitcast_ln28_79 = bitcast float %select_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 1283 'bitcast' 'bitcast_ln28_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_79, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1284 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln28_80 = trunc i32 %bitcast_ln28_79 to i23" [pool/pooling.cpp:28]   --->   Operation 1285 'trunc' 'trunc_ln28_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1286 [1/1] (1.55ns)   --->   "%icmp_ln28_156 = icmp ne i8 %tmp_124, -1" [pool/pooling.cpp:28]   --->   Operation 1286 'icmp' 'icmp_ln28_156' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1287 [1/1] (2.44ns)   --->   "%icmp_ln28_157 = icmp eq i23 %trunc_ln28_79, 0" [pool/pooling.cpp:28]   --->   Operation 1287 'icmp' 'icmp_ln28_157' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_78 = or i1 %icmp_ln28_157, %icmp_ln28_156" [pool/pooling.cpp:28]   --->   Operation 1288 'or' 'or_ln28_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1289 [1/1] (1.55ns)   --->   "%icmp_ln28_158 = icmp ne i8 %tmp_125, -1" [pool/pooling.cpp:28]   --->   Operation 1289 'icmp' 'icmp_ln28_158' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1290 [1/1] (2.44ns)   --->   "%icmp_ln28_159 = icmp eq i23 %trunc_ln28_80, 0" [pool/pooling.cpp:28]   --->   Operation 1290 'icmp' 'icmp_ln28_159' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_79 = or i1 %icmp_ln28_159, %icmp_ln28_158" [pool/pooling.cpp:28]   --->   Operation 1291 'or' 'or_ln28_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%and_ln28_78 = and i1 %or_ln28_78, %or_ln28_79" [pool/pooling.cpp:28]   --->   Operation 1292 'and' 'and_ln28_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1293 [1/1] (6.78ns)   --->   "%tmp_126 = fcmp ogt float %phi_ln28_45, %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1293 'fcmp' 'tmp_126' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1294 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_79 = and i1 %and_ln28_78, %tmp_126" [pool/pooling.cpp:28]   --->   Operation 1294 'and' 'and_ln28_79' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1295 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_45 = select i1 %and_ln28_79, float %phi_ln28_45, float %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1295 'select' 'select_ln28_45' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1296 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch17 [
    i3 0, label %branch15
    i3 1, label %branch16
  ]" [pool/pooling.cpp:28]   --->   Operation 1296 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1297 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_2 = load float* %conv_1_out_2_1_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1297 'load' 'conv_1_out_2_1_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1298 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.154" [pool/pooling.cpp:28]   --->   Operation 1298 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1299 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_2 = load float* %conv_1_out_1_1_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1299 'load' 'conv_1_out_1_1_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1300 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.154" [pool/pooling.cpp:28]   --->   Operation 1300 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1301 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_2 = load float* %conv_1_out_0_1_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1301 'load' 'conv_1_out_0_1_loa_2' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1302 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.154" [pool/pooling.cpp:28]   --->   Operation 1302 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1303 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch14 [
    i3 0, label %branch12
    i3 1, label %branch13
  ]" [pool/pooling.cpp:28]   --->   Operation 1303 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1304 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa = load float* %conv_1_out_2_2_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1304 'load' 'conv_1_out_2_2_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1305 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.044" [pool/pooling.cpp:28]   --->   Operation 1305 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 1306 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa = load float* %conv_1_out_1_2_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1306 'load' 'conv_1_out_1_2_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1307 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.044" [pool/pooling.cpp:28]   --->   Operation 1307 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 1308 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa = load float* %conv_1_out_0_2_add_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1308 'load' 'conv_1_out_0_2_loa' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1309 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.044" [pool/pooling.cpp:28]   --->   Operation 1309 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 1310 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [pool/pooling.cpp:28]   --->   Operation 1310 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1311 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_1 = load float* %conv_1_out_1_1_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1311 'load' 'conv_1_out_1_1_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1312 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_1 = load float* %conv_1_out_0_1_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1312 'load' 'conv_1_out_0_1_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1313 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_1 = load float* %conv_1_out_2_1_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1313 'load' 'conv_1_out_2_1_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1314 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [pool/pooling.cpp:28]   --->   Operation 1314 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1315 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa = load float* %conv_1_out_2_0_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1315 'load' 'conv_1_out_2_0_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1316 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa = load float* %conv_1_out_1_0_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1316 'load' 'conv_1_out_1_0_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1317 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa = load float* %conv_1_out_0_0_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1317 'load' 'conv_1_out_0_0_loa' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1318 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [pool/pooling.cpp:28]   --->   Operation 1318 'switch' <Predicate = true> <Delay = 1.13>
ST_14 : Operation 1319 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa = load float* %conv_1_out_2_1_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1319 'load' 'conv_1_out_2_1_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1320 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa = load float* %conv_1_out_1_1_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1320 'load' 'conv_1_out_1_1_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1321 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa = load float* %conv_1_out_0_1_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1321 'load' 'conv_1_out_0_1_loa' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 15 <SV = 14> <Delay = 21.9>
ST_15 : Operation 1322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 1322 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1323 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 416, i64 416, i64 416)"   --->   Operation 1323 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %select_ln28_53 to i10" [pool/pooling.cpp:14]   --->   Operation 1324 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:14]   --->   Operation 1325 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:15]   --->   Operation 1326 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln28_52, i5 0)" [pool/pooling.cpp:35]   --->   Operation 1327 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %tmp to i10" [pool/pooling.cpp:35]   --->   Operation 1328 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1329 [1/1] (1.82ns)   --->   "%add_ln35 = add i10 %zext_ln14_1, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 1329 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i10 %add_ln35 to i64" [pool/pooling.cpp:35]   --->   Operation 1330 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1331 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1331 'getelementptr' 'max_pool_1_out_0_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1332 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1332 'getelementptr' 'max_pool_1_out_1_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1333 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1333 'getelementptr' 'max_pool_1_out_2_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1334 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1334 'getelementptr' 'max_pool_1_out_3_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1335 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1335 'getelementptr' 'max_pool_1_out_4_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1336 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1336 'getelementptr' 'max_pool_1_out_5_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1337 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1337 'getelementptr' 'max_pool_1_out_6_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1338 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1338 'getelementptr' 'max_pool_1_out_7_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1339 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1339 'getelementptr' 'max_pool_1_out_8_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1340 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1340 'getelementptr' 'max_pool_1_out_9_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1341 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1341 'getelementptr' 'max_pool_1_out_10_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1342 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1342 'getelementptr' 'max_pool_1_out_11_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1343 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 1343 'getelementptr' 'max_pool_1_out_12_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1344 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %phi_ln28_3 to i32" [pool/pooling.cpp:28]   --->   Operation 1344 'bitcast' 'bitcast_ln28_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1345 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 1346 'trunc' 'trunc_ln28_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1347 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 1347 'bitcast' 'bitcast_ln28_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1348 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 1349 'trunc' 'trunc_ln28_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1350 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_s, -1" [pool/pooling.cpp:28]   --->   Operation 1350 'icmp' 'icmp_ln28_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1351 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 1351 'icmp' 'icmp_ln28_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1352 'or' 'or_ln28_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1353 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 1353 'icmp' 'icmp_ln28_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1354 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 1354 'icmp' 'icmp_ln28_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1355 'or' 'or_ln28_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1356 'and' 'and_ln28_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1357 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %phi_ln28_3, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1357 'fcmp' 'tmp_11' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1358 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_11" [pool/pooling.cpp:28]   --->   Operation 1358 'and' 'and_ln28_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1359 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %phi_ln28_3, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1359 'select' 'select_ln28_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1360 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_0_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1360 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1361 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %phi_ln28_7 to i32" [pool/pooling.cpp:28]   --->   Operation 1361 'bitcast' 'bitcast_ln28_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1362 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_12 to i23" [pool/pooling.cpp:28]   --->   Operation 1363 'trunc' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1364 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast float %select_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 1364 'bitcast' 'bitcast_ln28_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1365 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i32 %bitcast_ln28_13 to i23" [pool/pooling.cpp:28]   --->   Operation 1366 'trunc' 'trunc_ln28_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1367 [1/1] (1.55ns)   --->   "%icmp_ln28_24 = icmp ne i8 %tmp_20, -1" [pool/pooling.cpp:28]   --->   Operation 1367 'icmp' 'icmp_ln28_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1368 [1/1] (2.44ns)   --->   "%icmp_ln28_25 = icmp eq i23 %trunc_ln28_13, 0" [pool/pooling.cpp:28]   --->   Operation 1368 'icmp' 'icmp_ln28_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1369 'or' 'or_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1370 [1/1] (1.55ns)   --->   "%icmp_ln28_26 = icmp ne i8 %tmp_21, -1" [pool/pooling.cpp:28]   --->   Operation 1370 'icmp' 'icmp_ln28_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1371 [1/1] (2.44ns)   --->   "%icmp_ln28_27 = icmp eq i23 %trunc_ln28_14, 0" [pool/pooling.cpp:28]   --->   Operation 1371 'icmp' 'icmp_ln28_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1372 'or' 'or_ln28_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1373 'and' 'and_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1374 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %phi_ln28_7, %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1374 'fcmp' 'tmp_22' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1375 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %and_ln28_12, %tmp_22" [pool/pooling.cpp:28]   --->   Operation 1375 'and' 'and_ln28_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1376 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln28_13, float %phi_ln28_7, float %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1376 'select' 'select_ln28_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1377 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_1_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1377 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1378 [1/1] (0.00ns)   --->   "%bitcast_ln28_19 = bitcast float %phi_ln28_11 to i32" [pool/pooling.cpp:28]   --->   Operation 1378 'bitcast' 'bitcast_ln28_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1379 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = trunc i32 %bitcast_ln28_19 to i23" [pool/pooling.cpp:28]   --->   Operation 1380 'trunc' 'trunc_ln28_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1381 [1/1] (0.00ns)   --->   "%bitcast_ln28_20 = bitcast float %select_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 1381 'bitcast' 'bitcast_ln28_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1382 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = trunc i32 %bitcast_ln28_20 to i23" [pool/pooling.cpp:28]   --->   Operation 1383 'trunc' 'trunc_ln28_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1384 [1/1] (1.55ns)   --->   "%icmp_ln28_38 = icmp ne i8 %tmp_31, -1" [pool/pooling.cpp:28]   --->   Operation 1384 'icmp' 'icmp_ln28_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1385 [1/1] (2.44ns)   --->   "%icmp_ln28_39 = icmp eq i23 %trunc_ln28_20, 0" [pool/pooling.cpp:28]   --->   Operation 1385 'icmp' 'icmp_ln28_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38" [pool/pooling.cpp:28]   --->   Operation 1386 'or' 'or_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1387 [1/1] (1.55ns)   --->   "%icmp_ln28_40 = icmp ne i8 %tmp_32, -1" [pool/pooling.cpp:28]   --->   Operation 1387 'icmp' 'icmp_ln28_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1388 [1/1] (2.44ns)   --->   "%icmp_ln28_41 = icmp eq i23 %trunc_ln28_21, 0" [pool/pooling.cpp:28]   --->   Operation 1388 'icmp' 'icmp_ln28_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1389 'or' 'or_ln28_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%and_ln28_19 = and i1 %or_ln28_19, %or_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1390 'and' 'and_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1391 [1/1] (6.78ns)   --->   "%tmp_33 = fcmp ogt float %phi_ln28_11, %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1391 'fcmp' 'tmp_33' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1392 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_20 = and i1 %and_ln28_19, %tmp_33" [pool/pooling.cpp:28]   --->   Operation 1392 'and' 'and_ln28_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1393 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_11 = select i1 %and_ln28_20, float %phi_ln28_11, float %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1393 'select' 'select_ln28_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1394 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_2_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1395 [1/1] (0.00ns)   --->   "%bitcast_ln28_26 = bitcast float %phi_ln28_15 to i32" [pool/pooling.cpp:28]   --->   Operation 1395 'bitcast' 'bitcast_ln28_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1396 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1397 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = trunc i32 %bitcast_ln28_26 to i23" [pool/pooling.cpp:28]   --->   Operation 1397 'trunc' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1398 [1/1] (0.00ns)   --->   "%bitcast_ln28_27 = bitcast float %select_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 1398 'bitcast' 'bitcast_ln28_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1399 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = trunc i32 %bitcast_ln28_27 to i23" [pool/pooling.cpp:28]   --->   Operation 1400 'trunc' 'trunc_ln28_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1401 [1/1] (1.55ns)   --->   "%icmp_ln28_52 = icmp ne i8 %tmp_42, -1" [pool/pooling.cpp:28]   --->   Operation 1401 'icmp' 'icmp_ln28_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1402 [1/1] (2.44ns)   --->   "%icmp_ln28_53 = icmp eq i23 %trunc_ln28_27, 0" [pool/pooling.cpp:28]   --->   Operation 1402 'icmp' 'icmp_ln28_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52" [pool/pooling.cpp:28]   --->   Operation 1403 'or' 'or_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1404 [1/1] (1.55ns)   --->   "%icmp_ln28_54 = icmp ne i8 %tmp_43, -1" [pool/pooling.cpp:28]   --->   Operation 1404 'icmp' 'icmp_ln28_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1405 [1/1] (2.44ns)   --->   "%icmp_ln28_55 = icmp eq i23 %trunc_ln28_28, 0" [pool/pooling.cpp:28]   --->   Operation 1405 'icmp' 'icmp_ln28_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54" [pool/pooling.cpp:28]   --->   Operation 1406 'or' 'or_ln28_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1407 'and' 'and_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1408 [1/1] (6.78ns)   --->   "%tmp_44 = fcmp ogt float %phi_ln28_15, %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1408 'fcmp' 'tmp_44' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1409 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_27 = and i1 %and_ln28_26, %tmp_44" [pool/pooling.cpp:28]   --->   Operation 1409 'and' 'and_ln28_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1410 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_15 = select i1 %and_ln28_27, float %phi_ln28_15, float %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1410 'select' 'select_ln28_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1411 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_3_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1411 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln28_33 = bitcast float %phi_ln28_19 to i32" [pool/pooling.cpp:28]   --->   Operation 1412 'bitcast' 'bitcast_ln28_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1413 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = trunc i32 %bitcast_ln28_33 to i23" [pool/pooling.cpp:28]   --->   Operation 1414 'trunc' 'trunc_ln28_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1415 [1/1] (0.00ns)   --->   "%bitcast_ln28_34 = bitcast float %select_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 1415 'bitcast' 'bitcast_ln28_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1416 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln28_35 = trunc i32 %bitcast_ln28_34 to i23" [pool/pooling.cpp:28]   --->   Operation 1417 'trunc' 'trunc_ln28_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1418 [1/1] (1.55ns)   --->   "%icmp_ln28_66 = icmp ne i8 %tmp_53, -1" [pool/pooling.cpp:28]   --->   Operation 1418 'icmp' 'icmp_ln28_66' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1419 [1/1] (2.44ns)   --->   "%icmp_ln28_67 = icmp eq i23 %trunc_ln28_34, 0" [pool/pooling.cpp:28]   --->   Operation 1419 'icmp' 'icmp_ln28_67' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66" [pool/pooling.cpp:28]   --->   Operation 1420 'or' 'or_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1421 [1/1] (1.55ns)   --->   "%icmp_ln28_68 = icmp ne i8 %tmp_54, -1" [pool/pooling.cpp:28]   --->   Operation 1421 'icmp' 'icmp_ln28_68' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1422 [1/1] (2.44ns)   --->   "%icmp_ln28_69 = icmp eq i23 %trunc_ln28_35, 0" [pool/pooling.cpp:28]   --->   Operation 1422 'icmp' 'icmp_ln28_69' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68" [pool/pooling.cpp:28]   --->   Operation 1423 'or' 'or_ln28_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%and_ln28_33 = and i1 %or_ln28_33, %or_ln28_34" [pool/pooling.cpp:28]   --->   Operation 1424 'and' 'and_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1425 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %phi_ln28_19, %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1425 'fcmp' 'tmp_55' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1426 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_34 = and i1 %and_ln28_33, %tmp_55" [pool/pooling.cpp:28]   --->   Operation 1426 'and' 'and_ln28_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1427 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_19 = select i1 %and_ln28_34, float %phi_ln28_19, float %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1427 'select' 'select_ln28_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1428 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_4_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1429 [1/1] (0.00ns)   --->   "%bitcast_ln28_40 = bitcast float %phi_ln28_23 to i32" [pool/pooling.cpp:28]   --->   Operation 1429 'bitcast' 'bitcast_ln28_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1430 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = trunc i32 %bitcast_ln28_40 to i23" [pool/pooling.cpp:28]   --->   Operation 1431 'trunc' 'trunc_ln28_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1432 [1/1] (0.00ns)   --->   "%bitcast_ln28_41 = bitcast float %select_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 1432 'bitcast' 'bitcast_ln28_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1433 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = trunc i32 %bitcast_ln28_41 to i23" [pool/pooling.cpp:28]   --->   Operation 1434 'trunc' 'trunc_ln28_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1435 [1/1] (1.55ns)   --->   "%icmp_ln28_80 = icmp ne i8 %tmp_64, -1" [pool/pooling.cpp:28]   --->   Operation 1435 'icmp' 'icmp_ln28_80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1436 [1/1] (2.44ns)   --->   "%icmp_ln28_81 = icmp eq i23 %trunc_ln28_41, 0" [pool/pooling.cpp:28]   --->   Operation 1436 'icmp' 'icmp_ln28_81' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80" [pool/pooling.cpp:28]   --->   Operation 1437 'or' 'or_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1438 [1/1] (1.55ns)   --->   "%icmp_ln28_82 = icmp ne i8 %tmp_65, -1" [pool/pooling.cpp:28]   --->   Operation 1438 'icmp' 'icmp_ln28_82' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1439 [1/1] (2.44ns)   --->   "%icmp_ln28_83 = icmp eq i23 %trunc_ln28_42, 0" [pool/pooling.cpp:28]   --->   Operation 1439 'icmp' 'icmp_ln28_83' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82" [pool/pooling.cpp:28]   --->   Operation 1440 'or' 'or_ln28_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1441 'and' 'and_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1442 [1/1] (6.78ns)   --->   "%tmp_66 = fcmp ogt float %phi_ln28_23, %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1442 'fcmp' 'tmp_66' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1443 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_41 = and i1 %and_ln28_40, %tmp_66" [pool/pooling.cpp:28]   --->   Operation 1443 'and' 'and_ln28_41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1444 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_23 = select i1 %and_ln28_41, float %phi_ln28_23, float %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1444 'select' 'select_ln28_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1445 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_5_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1446 [1/1] (0.00ns)   --->   "%phi_ln28_39 = phi float [ %conv_1_out_1_1_loa_4, %branch36 ], [ %conv_1_out_2_1_loa_4, %branch37 ], [ %conv_1_out_0_1_loa_4, %branch38 ]" [pool/pooling.cpp:28]   --->   Operation 1446 'phi' 'phi_ln28_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1447 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa_3 = load float* %conv_1_out_1_0_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1447 'load' 'conv_1_out_1_0_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1448 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.0104" [pool/pooling.cpp:28]   --->   Operation 1448 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_15 : Operation 1449 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa_3 = load float* %conv_1_out_0_0_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1449 'load' 'conv_1_out_0_0_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1450 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.0104" [pool/pooling.cpp:28]   --->   Operation 1450 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_15 : Operation 1451 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa_3 = load float* %conv_1_out_2_0_add_16, align 4" [pool/pooling.cpp:28]   --->   Operation 1451 'load' 'conv_1_out_2_0_loa_3' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1452 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.0104" [pool/pooling.cpp:28]   --->   Operation 1452 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_15 : Operation 1453 [1/1] (0.00ns)   --->   "%phi_ln28_41 = phi float [ %conv_1_out_0_0_loa_3, %branch30 ], [ %conv_1_out_1_0_loa_3, %branch31 ], [ %conv_1_out_2_0_loa_3, %branch32 ]" [pool/pooling.cpp:28]   --->   Operation 1453 'phi' 'phi_ln28_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1454 [1/1] (0.00ns)   --->   "%bitcast_ln28_71 = bitcast float %phi_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 1454 'bitcast' 'bitcast_ln28_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_71, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1455 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln28_72 = trunc i32 %bitcast_ln28_71 to i23" [pool/pooling.cpp:28]   --->   Operation 1456 'trunc' 'trunc_ln28_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1457 [1/1] (0.00ns)   --->   "%bitcast_ln28_72 = bitcast float %select_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 1457 'bitcast' 'bitcast_ln28_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_72, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1458 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1459 [1/1] (0.00ns)   --->   "%trunc_ln28_73 = trunc i32 %bitcast_ln28_72 to i23" [pool/pooling.cpp:28]   --->   Operation 1459 'trunc' 'trunc_ln28_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1460 [1/1] (1.55ns)   --->   "%icmp_ln28_142 = icmp ne i8 %tmp_113, -1" [pool/pooling.cpp:28]   --->   Operation 1460 'icmp' 'icmp_ln28_142' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1461 [1/1] (2.44ns)   --->   "%icmp_ln28_143 = icmp eq i23 %trunc_ln28_72, 0" [pool/pooling.cpp:28]   --->   Operation 1461 'icmp' 'icmp_ln28_143' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_71 = or i1 %icmp_ln28_143, %icmp_ln28_142" [pool/pooling.cpp:28]   --->   Operation 1462 'or' 'or_ln28_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1463 [1/1] (1.55ns)   --->   "%icmp_ln28_144 = icmp ne i8 %tmp_114, -1" [pool/pooling.cpp:28]   --->   Operation 1463 'icmp' 'icmp_ln28_144' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1464 [1/1] (2.44ns)   --->   "%icmp_ln28_145 = icmp eq i23 %trunc_ln28_73, 0" [pool/pooling.cpp:28]   --->   Operation 1464 'icmp' 'icmp_ln28_145' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_72 = or i1 %icmp_ln28_145, %icmp_ln28_144" [pool/pooling.cpp:28]   --->   Operation 1465 'or' 'or_ln28_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%and_ln28_71 = and i1 %or_ln28_71, %or_ln28_72" [pool/pooling.cpp:28]   --->   Operation 1466 'and' 'and_ln28_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1467 [1/1] (6.78ns)   --->   "%tmp_115 = fcmp ogt float %phi_ln28_41, %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1467 'fcmp' 'tmp_115' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1468 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_72 = and i1 %and_ln28_71, %tmp_115" [pool/pooling.cpp:28]   --->   Operation 1468 'and' 'and_ln28_72' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1469 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_41 = select i1 %and_ln28_72, float %phi_ln28_41, float %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1469 'select' 'select_ln28_41' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1470 [1/1] (0.00ns)   --->   "%phi_ln28_42 = phi float [ %conv_1_out_1_2_loa_2, %branch27 ], [ %conv_1_out_2_2_loa_2, %branch28 ], [ %conv_1_out_0_2_loa_2, %branch29 ]" [pool/pooling.cpp:28]   --->   Operation 1470 'phi' 'phi_ln28_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1471 [1/1] (0.00ns)   --->   "%bitcast_ln28_73 = bitcast float %phi_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 1471 'bitcast' 'bitcast_ln28_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_73, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1472 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln28_74 = trunc i32 %bitcast_ln28_73 to i23" [pool/pooling.cpp:28]   --->   Operation 1473 'trunc' 'trunc_ln28_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1474 [1/1] (0.00ns)   --->   "%bitcast_ln28_74 = bitcast float %select_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 1474 'bitcast' 'bitcast_ln28_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_74, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1475 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln28_75 = trunc i32 %bitcast_ln28_74 to i23" [pool/pooling.cpp:28]   --->   Operation 1476 'trunc' 'trunc_ln28_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1477 [1/1] (1.55ns)   --->   "%icmp_ln28_146 = icmp ne i8 %tmp_116, -1" [pool/pooling.cpp:28]   --->   Operation 1477 'icmp' 'icmp_ln28_146' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1478 [1/1] (2.44ns)   --->   "%icmp_ln28_147 = icmp eq i23 %trunc_ln28_74, 0" [pool/pooling.cpp:28]   --->   Operation 1478 'icmp' 'icmp_ln28_147' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_73 = or i1 %icmp_ln28_147, %icmp_ln28_146" [pool/pooling.cpp:28]   --->   Operation 1479 'or' 'or_ln28_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1480 [1/1] (1.55ns)   --->   "%icmp_ln28_148 = icmp ne i8 %tmp_117, -1" [pool/pooling.cpp:28]   --->   Operation 1480 'icmp' 'icmp_ln28_148' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1481 [1/1] (2.44ns)   --->   "%icmp_ln28_149 = icmp eq i23 %trunc_ln28_75, 0" [pool/pooling.cpp:28]   --->   Operation 1481 'icmp' 'icmp_ln28_149' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_74 = or i1 %icmp_ln28_149, %icmp_ln28_148" [pool/pooling.cpp:28]   --->   Operation 1482 'or' 'or_ln28_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%and_ln28_73 = and i1 %or_ln28_73, %or_ln28_74" [pool/pooling.cpp:28]   --->   Operation 1483 'and' 'and_ln28_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1484 [1/1] (6.78ns)   --->   "%tmp_118 = fcmp ogt float %phi_ln28_42, %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1484 'fcmp' 'tmp_118' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1485 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_74 = and i1 %and_ln28_73, %tmp_118" [pool/pooling.cpp:28]   --->   Operation 1485 'and' 'and_ln28_74' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1486 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_42 = select i1 %and_ln28_74, float %phi_ln28_42, float %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1486 'select' 'select_ln28_42' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1487 [1/1] (0.00ns)   --->   "%phi_ln28_43 = phi float [ %conv_1_out_1_0_loa_2, %branch24 ], [ %conv_1_out_2_0_loa_2, %branch25 ], [ %conv_1_out_0_0_loa_2, %branch26 ]" [pool/pooling.cpp:28]   --->   Operation 1487 'phi' 'phi_ln28_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1488 [1/1] (0.00ns)   --->   "%phi_ln28_46 = phi float [ %conv_1_out_1_1_loa_2, %branch15 ], [ %conv_1_out_2_1_loa_2, %branch16 ], [ %conv_1_out_0_1_loa_2, %branch17 ]" [pool/pooling.cpp:28]   --->   Operation 1488 'phi' 'phi_ln28_46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1489 [1/1] (0.00ns)   --->   "%bitcast_ln28_80 = bitcast float %phi_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 1489 'bitcast' 'bitcast_ln28_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_80, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1490 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln28_81 = trunc i32 %bitcast_ln28_80 to i23" [pool/pooling.cpp:28]   --->   Operation 1491 'trunc' 'trunc_ln28_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1492 [1/1] (0.00ns)   --->   "%bitcast_ln28_81 = bitcast float %select_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 1492 'bitcast' 'bitcast_ln28_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_81, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1493 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1494 [1/1] (0.00ns)   --->   "%trunc_ln28_82 = trunc i32 %bitcast_ln28_81 to i23" [pool/pooling.cpp:28]   --->   Operation 1494 'trunc' 'trunc_ln28_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1495 [1/1] (1.55ns)   --->   "%icmp_ln28_160 = icmp ne i8 %tmp_127, -1" [pool/pooling.cpp:28]   --->   Operation 1495 'icmp' 'icmp_ln28_160' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1496 [1/1] (2.44ns)   --->   "%icmp_ln28_161 = icmp eq i23 %trunc_ln28_81, 0" [pool/pooling.cpp:28]   --->   Operation 1496 'icmp' 'icmp_ln28_161' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_80 = or i1 %icmp_ln28_161, %icmp_ln28_160" [pool/pooling.cpp:28]   --->   Operation 1497 'or' 'or_ln28_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1498 [1/1] (1.55ns)   --->   "%icmp_ln28_162 = icmp ne i8 %tmp_128, -1" [pool/pooling.cpp:28]   --->   Operation 1498 'icmp' 'icmp_ln28_162' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1499 [1/1] (2.44ns)   --->   "%icmp_ln28_163 = icmp eq i23 %trunc_ln28_82, 0" [pool/pooling.cpp:28]   --->   Operation 1499 'icmp' 'icmp_ln28_163' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_81 = or i1 %icmp_ln28_163, %icmp_ln28_162" [pool/pooling.cpp:28]   --->   Operation 1500 'or' 'or_ln28_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%and_ln28_80 = and i1 %or_ln28_80, %or_ln28_81" [pool/pooling.cpp:28]   --->   Operation 1501 'and' 'and_ln28_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1502 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %phi_ln28_46, %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 1502 'fcmp' 'tmp_129' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1503 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_81 = and i1 %and_ln28_80, %tmp_129" [pool/pooling.cpp:28]   --->   Operation 1503 'and' 'and_ln28_81' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1504 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_46 = select i1 %and_ln28_81, float %phi_ln28_46, float %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 1504 'select' 'select_ln28_46' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1505 [1/1] (0.00ns)   --->   "%phi_ln28_47 = phi float [ %conv_1_out_1_2_loa, %branch12 ], [ %conv_1_out_2_2_loa, %branch13 ], [ %conv_1_out_0_2_loa, %branch14 ]" [pool/pooling.cpp:28]   --->   Operation 1505 'phi' 'phi_ln28_47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1506 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa_1 = load float* %conv_1_out_1_1_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1506 'load' 'conv_1_out_1_1_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1507 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.024" [pool/pooling.cpp:28]   --->   Operation 1507 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_15 : Operation 1508 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa_1 = load float* %conv_1_out_0_1_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1508 'load' 'conv_1_out_0_1_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1509 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.024" [pool/pooling.cpp:28]   --->   Operation 1509 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_15 : Operation 1510 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa_1 = load float* %conv_1_out_2_1_add_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1510 'load' 'conv_1_out_2_1_loa_1' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1511 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.024" [pool/pooling.cpp:28]   --->   Operation 1511 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_15 : Operation 1512 [1/1] (0.00ns)   --->   "%phi_ln28_49 = phi float [ %conv_1_out_0_1_loa_1, %branch6 ], [ %conv_1_out_1_1_loa_1, %branch7 ], [ %conv_1_out_2_1_loa_1, %branch8 ]" [pool/pooling.cpp:28]   --->   Operation 1512 'phi' 'phi_ln28_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1513 [1/1] (0.00ns)   --->   "%bitcast_ln28_85 = bitcast float %phi_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 1513 'bitcast' 'bitcast_ln28_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_85, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1514 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln28_86 = trunc i32 %bitcast_ln28_85 to i23" [pool/pooling.cpp:28]   --->   Operation 1515 'trunc' 'trunc_ln28_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1516 [1/1] (0.00ns)   --->   "%bitcast_ln28_86 = bitcast float %select_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 1516 'bitcast' 'bitcast_ln28_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_86, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1517 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln28_87 = trunc i32 %bitcast_ln28_86 to i23" [pool/pooling.cpp:28]   --->   Operation 1518 'trunc' 'trunc_ln28_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1519 [1/1] (1.55ns)   --->   "%icmp_ln28_170 = icmp ne i8 %tmp_135, -1" [pool/pooling.cpp:28]   --->   Operation 1519 'icmp' 'icmp_ln28_170' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1520 [1/1] (2.44ns)   --->   "%icmp_ln28_171 = icmp eq i23 %trunc_ln28_86, 0" [pool/pooling.cpp:28]   --->   Operation 1520 'icmp' 'icmp_ln28_171' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_85 = or i1 %icmp_ln28_171, %icmp_ln28_170" [pool/pooling.cpp:28]   --->   Operation 1521 'or' 'or_ln28_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1522 [1/1] (1.55ns)   --->   "%icmp_ln28_172 = icmp ne i8 %tmp_136, -1" [pool/pooling.cpp:28]   --->   Operation 1522 'icmp' 'icmp_ln28_172' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1523 [1/1] (2.44ns)   --->   "%icmp_ln28_173 = icmp eq i23 %trunc_ln28_87, 0" [pool/pooling.cpp:28]   --->   Operation 1523 'icmp' 'icmp_ln28_173' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_86 = or i1 %icmp_ln28_173, %icmp_ln28_172" [pool/pooling.cpp:28]   --->   Operation 1524 'or' 'or_ln28_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%and_ln28_85 = and i1 %or_ln28_85, %or_ln28_86" [pool/pooling.cpp:28]   --->   Operation 1525 'and' 'and_ln28_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1526 [1/1] (6.78ns)   --->   "%tmp_137 = fcmp ogt float %phi_ln28_49, %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1526 'fcmp' 'tmp_137' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1527 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_86 = and i1 %and_ln28_85, %tmp_137" [pool/pooling.cpp:28]   --->   Operation 1527 'and' 'and_ln28_86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1528 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_49 = select i1 %and_ln28_86, float %phi_ln28_49, float %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1528 'select' 'select_ln28_49' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1529 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa = load float* %conv_1_out_2_0_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1529 'load' 'conv_1_out_2_0_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1530 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.114" [pool/pooling.cpp:28]   --->   Operation 1530 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_15 : Operation 1531 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa = load float* %conv_1_out_1_0_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1531 'load' 'conv_1_out_1_0_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1532 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.114" [pool/pooling.cpp:28]   --->   Operation 1532 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_15 : Operation 1533 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa = load float* %conv_1_out_0_0_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1533 'load' 'conv_1_out_0_0_loa' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1534 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.114" [pool/pooling.cpp:28]   --->   Operation 1534 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_15 : Operation 1535 [1/1] (0.00ns)   --->   "%phi_ln28_50 = phi float [ %conv_1_out_1_0_loa, %branch3 ], [ %conv_1_out_2_0_loa, %branch4 ], [ %conv_1_out_0_0_loa, %branch5 ]" [pool/pooling.cpp:28]   --->   Operation 1535 'phi' 'phi_ln28_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1536 [1/1] (0.00ns)   --->   "%bitcast_ln28_87 = bitcast float %phi_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 1536 'bitcast' 'bitcast_ln28_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_87, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1537 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1538 [1/1] (0.00ns)   --->   "%trunc_ln28_88 = trunc i32 %bitcast_ln28_87 to i23" [pool/pooling.cpp:28]   --->   Operation 1538 'trunc' 'trunc_ln28_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1539 [1/1] (0.00ns)   --->   "%bitcast_ln28_88 = bitcast float %select_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 1539 'bitcast' 'bitcast_ln28_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_88, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1540 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln28_89 = trunc i32 %bitcast_ln28_88 to i23" [pool/pooling.cpp:28]   --->   Operation 1541 'trunc' 'trunc_ln28_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1542 [1/1] (1.55ns)   --->   "%icmp_ln28_174 = icmp ne i8 %tmp_138, -1" [pool/pooling.cpp:28]   --->   Operation 1542 'icmp' 'icmp_ln28_174' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1543 [1/1] (2.44ns)   --->   "%icmp_ln28_175 = icmp eq i23 %trunc_ln28_88, 0" [pool/pooling.cpp:28]   --->   Operation 1543 'icmp' 'icmp_ln28_175' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_87 = or i1 %icmp_ln28_175, %icmp_ln28_174" [pool/pooling.cpp:28]   --->   Operation 1544 'or' 'or_ln28_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1545 [1/1] (1.55ns)   --->   "%icmp_ln28_176 = icmp ne i8 %tmp_139, -1" [pool/pooling.cpp:28]   --->   Operation 1545 'icmp' 'icmp_ln28_176' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1546 [1/1] (2.44ns)   --->   "%icmp_ln28_177 = icmp eq i23 %trunc_ln28_89, 0" [pool/pooling.cpp:28]   --->   Operation 1546 'icmp' 'icmp_ln28_177' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_88 = or i1 %icmp_ln28_177, %icmp_ln28_176" [pool/pooling.cpp:28]   --->   Operation 1547 'or' 'or_ln28_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%and_ln28_87 = and i1 %or_ln28_87, %or_ln28_88" [pool/pooling.cpp:28]   --->   Operation 1548 'and' 'and_ln28_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1549 [1/1] (6.78ns)   --->   "%tmp_140 = fcmp ogt float %phi_ln28_50, %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 1549 'fcmp' 'tmp_140' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1550 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_88 = and i1 %and_ln28_87, %tmp_140" [pool/pooling.cpp:28]   --->   Operation 1550 'and' 'and_ln28_88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1551 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_50 = select i1 %and_ln28_88, float %phi_ln28_50, float %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 1551 'select' 'select_ln28_50' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1552 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa = load float* %conv_1_out_2_1_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1552 'load' 'conv_1_out_2_1_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1553 [1/1] (1.81ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 1553 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_15 : Operation 1554 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa = load float* %conv_1_out_1_1_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1554 'load' 'conv_1_out_1_1_loa' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1555 [1/1] (1.81ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 1555 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_15 : Operation 1556 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa = load float* %conv_1_out_0_1_add_8, align 4" [pool/pooling.cpp:28]   --->   Operation 1556 'load' 'conv_1_out_0_1_loa' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1557 [1/1] (1.81ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 1557 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>

State 16 <SV = 15> <Delay = 11.7>
ST_16 : Operation 1558 [1/1] (0.00ns)   --->   "%bitcast_ln28_47 = bitcast float %phi_ln28_27 to i32" [pool/pooling.cpp:28]   --->   Operation 1558 'bitcast' 'bitcast_ln28_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1559 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln28_48 = trunc i32 %bitcast_ln28_47 to i23" [pool/pooling.cpp:28]   --->   Operation 1560 'trunc' 'trunc_ln28_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1561 [1/1] (0.00ns)   --->   "%bitcast_ln28_48 = bitcast float %select_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 1561 'bitcast' 'bitcast_ln28_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1562 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1563 [1/1] (0.00ns)   --->   "%trunc_ln28_49 = trunc i32 %bitcast_ln28_48 to i23" [pool/pooling.cpp:28]   --->   Operation 1563 'trunc' 'trunc_ln28_49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1564 [1/1] (1.55ns)   --->   "%icmp_ln28_94 = icmp ne i8 %tmp_75, -1" [pool/pooling.cpp:28]   --->   Operation 1564 'icmp' 'icmp_ln28_94' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1565 [1/1] (2.44ns)   --->   "%icmp_ln28_95 = icmp eq i23 %trunc_ln28_48, 0" [pool/pooling.cpp:28]   --->   Operation 1565 'icmp' 'icmp_ln28_95' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94" [pool/pooling.cpp:28]   --->   Operation 1566 'or' 'or_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1567 [1/1] (1.55ns)   --->   "%icmp_ln28_96 = icmp ne i8 %tmp_76, -1" [pool/pooling.cpp:28]   --->   Operation 1567 'icmp' 'icmp_ln28_96' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1568 [1/1] (2.44ns)   --->   "%icmp_ln28_97 = icmp eq i23 %trunc_ln28_49, 0" [pool/pooling.cpp:28]   --->   Operation 1568 'icmp' 'icmp_ln28_97' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96" [pool/pooling.cpp:28]   --->   Operation 1569 'or' 'or_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%and_ln28_47 = and i1 %or_ln28_47, %or_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1570 'and' 'and_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1571 [1/1] (6.78ns)   --->   "%tmp_77 = fcmp ogt float %phi_ln28_27, %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1571 'fcmp' 'tmp_77' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1572 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_48 = and i1 %and_ln28_47, %tmp_77" [pool/pooling.cpp:28]   --->   Operation 1572 'and' 'and_ln28_48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1573 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_27 = select i1 %and_ln28_48, float %phi_ln28_27, float %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1573 'select' 'select_ln28_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1574 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_6_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1574 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1575 [1/1] (0.00ns)   --->   "%bitcast_ln28_54 = bitcast float %phi_ln28_31 to i32" [pool/pooling.cpp:28]   --->   Operation 1575 'bitcast' 'bitcast_ln28_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1576 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1577 [1/1] (0.00ns)   --->   "%trunc_ln28_55 = trunc i32 %bitcast_ln28_54 to i23" [pool/pooling.cpp:28]   --->   Operation 1577 'trunc' 'trunc_ln28_55' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1578 [1/1] (0.00ns)   --->   "%bitcast_ln28_55 = bitcast float %select_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 1578 'bitcast' 'bitcast_ln28_55' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1579 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln28_56 = trunc i32 %bitcast_ln28_55 to i23" [pool/pooling.cpp:28]   --->   Operation 1580 'trunc' 'trunc_ln28_56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1581 [1/1] (1.55ns)   --->   "%icmp_ln28_108 = icmp ne i8 %tmp_86, -1" [pool/pooling.cpp:28]   --->   Operation 1581 'icmp' 'icmp_ln28_108' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1582 [1/1] (2.44ns)   --->   "%icmp_ln28_109 = icmp eq i23 %trunc_ln28_55, 0" [pool/pooling.cpp:28]   --->   Operation 1582 'icmp' 'icmp_ln28_109' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108" [pool/pooling.cpp:28]   --->   Operation 1583 'or' 'or_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1584 [1/1] (1.55ns)   --->   "%icmp_ln28_110 = icmp ne i8 %tmp_87, -1" [pool/pooling.cpp:28]   --->   Operation 1584 'icmp' 'icmp_ln28_110' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1585 [1/1] (2.44ns)   --->   "%icmp_ln28_111 = icmp eq i23 %trunc_ln28_56, 0" [pool/pooling.cpp:28]   --->   Operation 1585 'icmp' 'icmp_ln28_111' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110" [pool/pooling.cpp:28]   --->   Operation 1586 'or' 'or_ln28_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55" [pool/pooling.cpp:28]   --->   Operation 1587 'and' 'and_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1588 [1/1] (6.78ns)   --->   "%tmp_88 = fcmp ogt float %phi_ln28_31, %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 1588 'fcmp' 'tmp_88' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1589 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_55 = and i1 %and_ln28_54, %tmp_88" [pool/pooling.cpp:28]   --->   Operation 1589 'and' 'and_ln28_55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1590 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_31 = select i1 %and_ln28_55, float %phi_ln28_31, float %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 1590 'select' 'select_ln28_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1591 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_7_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1591 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1592 [1/1] (0.00ns)   --->   "%bitcast_ln28_61 = bitcast float %phi_ln28_35 to i32" [pool/pooling.cpp:28]   --->   Operation 1592 'bitcast' 'bitcast_ln28_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1593 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln28_62 = trunc i32 %bitcast_ln28_61 to i23" [pool/pooling.cpp:28]   --->   Operation 1594 'trunc' 'trunc_ln28_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1595 [1/1] (0.00ns)   --->   "%bitcast_ln28_62 = bitcast float %select_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 1595 'bitcast' 'bitcast_ln28_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1596 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln28_63 = trunc i32 %bitcast_ln28_62 to i23" [pool/pooling.cpp:28]   --->   Operation 1597 'trunc' 'trunc_ln28_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1598 [1/1] (1.55ns)   --->   "%icmp_ln28_122 = icmp ne i8 %tmp_97, -1" [pool/pooling.cpp:28]   --->   Operation 1598 'icmp' 'icmp_ln28_122' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1599 [1/1] (2.44ns)   --->   "%icmp_ln28_123 = icmp eq i23 %trunc_ln28_62, 0" [pool/pooling.cpp:28]   --->   Operation 1599 'icmp' 'icmp_ln28_123' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122" [pool/pooling.cpp:28]   --->   Operation 1600 'or' 'or_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1601 [1/1] (1.55ns)   --->   "%icmp_ln28_124 = icmp ne i8 %tmp_98, -1" [pool/pooling.cpp:28]   --->   Operation 1601 'icmp' 'icmp_ln28_124' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1602 [1/1] (2.44ns)   --->   "%icmp_ln28_125 = icmp eq i23 %trunc_ln28_63, 0" [pool/pooling.cpp:28]   --->   Operation 1602 'icmp' 'icmp_ln28_125' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124" [pool/pooling.cpp:28]   --->   Operation 1603 'or' 'or_ln28_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%and_ln28_61 = and i1 %or_ln28_61, %or_ln28_62" [pool/pooling.cpp:28]   --->   Operation 1604 'and' 'and_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1605 [1/1] (6.78ns)   --->   "%tmp_99 = fcmp ogt float %phi_ln28_35, %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 1605 'fcmp' 'tmp_99' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1606 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_62 = and i1 %and_ln28_61, %tmp_99" [pool/pooling.cpp:28]   --->   Operation 1606 'and' 'and_ln28_62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1607 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_35 = select i1 %and_ln28_62, float %phi_ln28_35, float %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 1607 'select' 'select_ln28_35' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1608 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_8_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1608 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1609 [1/1] (0.00ns)   --->   "%bitcast_ln28_68 = bitcast float %phi_ln28_39 to i32" [pool/pooling.cpp:28]   --->   Operation 1609 'bitcast' 'bitcast_ln28_68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_68, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1610 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln28_69 = trunc i32 %bitcast_ln28_68 to i23" [pool/pooling.cpp:28]   --->   Operation 1611 'trunc' 'trunc_ln28_69' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1612 [1/1] (0.00ns)   --->   "%bitcast_ln28_69 = bitcast float %select_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 1612 'bitcast' 'bitcast_ln28_69' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_69, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1613 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln28_70 = trunc i32 %bitcast_ln28_69 to i23" [pool/pooling.cpp:28]   --->   Operation 1614 'trunc' 'trunc_ln28_70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1615 [1/1] (1.55ns)   --->   "%icmp_ln28_136 = icmp ne i8 %tmp_108, -1" [pool/pooling.cpp:28]   --->   Operation 1615 'icmp' 'icmp_ln28_136' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1616 [1/1] (2.44ns)   --->   "%icmp_ln28_137 = icmp eq i23 %trunc_ln28_69, 0" [pool/pooling.cpp:28]   --->   Operation 1616 'icmp' 'icmp_ln28_137' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_68 = or i1 %icmp_ln28_137, %icmp_ln28_136" [pool/pooling.cpp:28]   --->   Operation 1617 'or' 'or_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1618 [1/1] (1.55ns)   --->   "%icmp_ln28_138 = icmp ne i8 %tmp_109, -1" [pool/pooling.cpp:28]   --->   Operation 1618 'icmp' 'icmp_ln28_138' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1619 [1/1] (2.44ns)   --->   "%icmp_ln28_139 = icmp eq i23 %trunc_ln28_70, 0" [pool/pooling.cpp:28]   --->   Operation 1619 'icmp' 'icmp_ln28_139' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_69 = or i1 %icmp_ln28_139, %icmp_ln28_138" [pool/pooling.cpp:28]   --->   Operation 1620 'or' 'or_ln28_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%and_ln28_68 = and i1 %or_ln28_68, %or_ln28_69" [pool/pooling.cpp:28]   --->   Operation 1621 'and' 'and_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1622 [1/1] (6.78ns)   --->   "%tmp_110 = fcmp ogt float %phi_ln28_39, %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 1622 'fcmp' 'tmp_110' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1623 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_69 = and i1 %and_ln28_68, %tmp_110" [pool/pooling.cpp:28]   --->   Operation 1623 'and' 'and_ln28_69' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1624 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_39 = select i1 %and_ln28_69, float %phi_ln28_39, float %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 1624 'select' 'select_ln28_39' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1625 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_9_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1625 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1626 [1/1] (0.00ns)   --->   "%bitcast_ln28_75 = bitcast float %phi_ln28_43 to i32" [pool/pooling.cpp:28]   --->   Operation 1626 'bitcast' 'bitcast_ln28_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_75, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1627 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1628 [1/1] (0.00ns)   --->   "%trunc_ln28_76 = trunc i32 %bitcast_ln28_75 to i23" [pool/pooling.cpp:28]   --->   Operation 1628 'trunc' 'trunc_ln28_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1629 [1/1] (0.00ns)   --->   "%bitcast_ln28_76 = bitcast float %select_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 1629 'bitcast' 'bitcast_ln28_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_76, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1630 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1631 [1/1] (0.00ns)   --->   "%trunc_ln28_77 = trunc i32 %bitcast_ln28_76 to i23" [pool/pooling.cpp:28]   --->   Operation 1631 'trunc' 'trunc_ln28_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1632 [1/1] (1.55ns)   --->   "%icmp_ln28_150 = icmp ne i8 %tmp_119, -1" [pool/pooling.cpp:28]   --->   Operation 1632 'icmp' 'icmp_ln28_150' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1633 [1/1] (2.44ns)   --->   "%icmp_ln28_151 = icmp eq i23 %trunc_ln28_76, 0" [pool/pooling.cpp:28]   --->   Operation 1633 'icmp' 'icmp_ln28_151' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_75 = or i1 %icmp_ln28_151, %icmp_ln28_150" [pool/pooling.cpp:28]   --->   Operation 1634 'or' 'or_ln28_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1635 [1/1] (1.55ns)   --->   "%icmp_ln28_152 = icmp ne i8 %tmp_120, -1" [pool/pooling.cpp:28]   --->   Operation 1635 'icmp' 'icmp_ln28_152' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1636 [1/1] (2.44ns)   --->   "%icmp_ln28_153 = icmp eq i23 %trunc_ln28_77, 0" [pool/pooling.cpp:28]   --->   Operation 1636 'icmp' 'icmp_ln28_153' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_76 = or i1 %icmp_ln28_153, %icmp_ln28_152" [pool/pooling.cpp:28]   --->   Operation 1637 'or' 'or_ln28_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%and_ln28_75 = and i1 %or_ln28_75, %or_ln28_76" [pool/pooling.cpp:28]   --->   Operation 1638 'and' 'and_ln28_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1639 [1/1] (6.78ns)   --->   "%tmp_121 = fcmp ogt float %phi_ln28_43, %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 1639 'fcmp' 'tmp_121' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1640 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_76 = and i1 %and_ln28_75, %tmp_121" [pool/pooling.cpp:28]   --->   Operation 1640 'and' 'and_ln28_76' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1641 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_43 = select i1 %and_ln28_76, float %phi_ln28_43, float %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 1641 'select' 'select_ln28_43' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1642 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_10_a, align 4" [pool/pooling.cpp:35]   --->   Operation 1642 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1643 [1/1] (0.00ns)   --->   "%phi_ln28_51 = phi float [ %conv_1_out_1_1_loa, %branch0 ], [ %conv_1_out_2_1_loa, %branch1 ], [ %conv_1_out_0_1_loa, %branch2 ]" [pool/pooling.cpp:28]   --->   Operation 1643 'phi' 'phi_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 11.7>
ST_17 : Operation 1644 [1/1] (0.00ns)   --->   "%bitcast_ln28_82 = bitcast float %phi_ln28_47 to i32" [pool/pooling.cpp:28]   --->   Operation 1644 'bitcast' 'bitcast_ln28_82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_82, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1645 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1646 [1/1] (0.00ns)   --->   "%trunc_ln28_83 = trunc i32 %bitcast_ln28_82 to i23" [pool/pooling.cpp:28]   --->   Operation 1646 'trunc' 'trunc_ln28_83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1647 [1/1] (0.00ns)   --->   "%bitcast_ln28_83 = bitcast float %select_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 1647 'bitcast' 'bitcast_ln28_83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_83, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1648 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1649 [1/1] (0.00ns)   --->   "%trunc_ln28_84 = trunc i32 %bitcast_ln28_83 to i23" [pool/pooling.cpp:28]   --->   Operation 1649 'trunc' 'trunc_ln28_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1650 [1/1] (1.55ns)   --->   "%icmp_ln28_164 = icmp ne i8 %tmp_130, -1" [pool/pooling.cpp:28]   --->   Operation 1650 'icmp' 'icmp_ln28_164' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1651 [1/1] (2.44ns)   --->   "%icmp_ln28_165 = icmp eq i23 %trunc_ln28_83, 0" [pool/pooling.cpp:28]   --->   Operation 1651 'icmp' 'icmp_ln28_165' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_82 = or i1 %icmp_ln28_165, %icmp_ln28_164" [pool/pooling.cpp:28]   --->   Operation 1652 'or' 'or_ln28_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1653 [1/1] (1.55ns)   --->   "%icmp_ln28_166 = icmp ne i8 %tmp_131, -1" [pool/pooling.cpp:28]   --->   Operation 1653 'icmp' 'icmp_ln28_166' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1654 [1/1] (2.44ns)   --->   "%icmp_ln28_167 = icmp eq i23 %trunc_ln28_84, 0" [pool/pooling.cpp:28]   --->   Operation 1654 'icmp' 'icmp_ln28_167' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_83 = or i1 %icmp_ln28_167, %icmp_ln28_166" [pool/pooling.cpp:28]   --->   Operation 1655 'or' 'or_ln28_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%and_ln28_82 = and i1 %or_ln28_82, %or_ln28_83" [pool/pooling.cpp:28]   --->   Operation 1656 'and' 'and_ln28_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1657 [1/1] (6.78ns)   --->   "%tmp_132 = fcmp ogt float %phi_ln28_47, %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1657 'fcmp' 'tmp_132' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1658 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_83 = and i1 %and_ln28_82, %tmp_132" [pool/pooling.cpp:28]   --->   Operation 1658 'and' 'and_ln28_83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1659 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_47 = select i1 %and_ln28_83, float %phi_ln28_47, float %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1659 'select' 'select_ln28_47' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1660 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_11_a, align 4" [pool/pooling.cpp:35]   --->   Operation 1660 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1661 [1/1] (0.00ns)   --->   "%bitcast_ln28_89 = bitcast float %phi_ln28_51 to i32" [pool/pooling.cpp:28]   --->   Operation 1661 'bitcast' 'bitcast_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_89, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1662 'partselect' 'tmp_141' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln28_90 = trunc i32 %bitcast_ln28_89 to i23" [pool/pooling.cpp:28]   --->   Operation 1663 'trunc' 'trunc_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1664 [1/1] (0.00ns)   --->   "%bitcast_ln28_90 = bitcast float %select_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 1664 'bitcast' 'bitcast_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_90, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1665 'partselect' 'tmp_142' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1666 [1/1] (0.00ns)   --->   "%trunc_ln28_91 = trunc i32 %bitcast_ln28_90 to i23" [pool/pooling.cpp:28]   --->   Operation 1666 'trunc' 'trunc_ln28_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1667 [1/1] (1.55ns)   --->   "%icmp_ln28_178 = icmp ne i8 %tmp_141, -1" [pool/pooling.cpp:28]   --->   Operation 1667 'icmp' 'icmp_ln28_178' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1668 [1/1] (2.44ns)   --->   "%icmp_ln28_179 = icmp eq i23 %trunc_ln28_90, 0" [pool/pooling.cpp:28]   --->   Operation 1668 'icmp' 'icmp_ln28_179' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_89 = or i1 %icmp_ln28_179, %icmp_ln28_178" [pool/pooling.cpp:28]   --->   Operation 1669 'or' 'or_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1670 [1/1] (1.55ns)   --->   "%icmp_ln28_180 = icmp ne i8 %tmp_142, -1" [pool/pooling.cpp:28]   --->   Operation 1670 'icmp' 'icmp_ln28_180' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1671 [1/1] (2.44ns)   --->   "%icmp_ln28_181 = icmp eq i23 %trunc_ln28_91, 0" [pool/pooling.cpp:28]   --->   Operation 1671 'icmp' 'icmp_ln28_181' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_90 = or i1 %icmp_ln28_181, %icmp_ln28_180" [pool/pooling.cpp:28]   --->   Operation 1672 'or' 'or_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%and_ln28_89 = and i1 %or_ln28_89, %or_ln28_90" [pool/pooling.cpp:28]   --->   Operation 1673 'and' 'and_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1674 [1/1] (6.78ns)   --->   "%tmp_143 = fcmp ogt float %phi_ln28_51, %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1674 'fcmp' 'tmp_143' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1675 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_90 = and i1 %and_ln28_89, %tmp_143" [pool/pooling.cpp:28]   --->   Operation 1675 'and' 'and_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1676 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_51 = select i1 %and_ln28_90, float %phi_ln28_51, float %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1676 'select' 'select_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1677 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_12_a, align 4" [pool/pooling.cpp:35]   --->   Operation 1677 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1678 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 1678 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1679 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 1679 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 1680 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 1680 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', pool/pooling.cpp:10) with incoming values : ('add_ln10', pool/pooling.cpp:10) [48]  (1.77 ns)

 <State 2>: 5.53ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', pool/pooling.cpp:13) [50]  (0 ns)
	'icmp' operation ('icmp_ln13', pool/pooling.cpp:13) [58]  (1.3 ns)
	'select' operation ('select_ln28_52', pool/pooling.cpp:28) [59]  (1.02 ns)
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [84]  (3.2 ns)

 <State 3>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [84]  (3.2 ns)

 <State 4>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [84]  (3.2 ns)

 <State 5>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [84]  (3.2 ns)

 <State 6>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [84]  (3.2 ns)

 <State 7>: 3.74ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', pool/pooling.cpp:28) [87]  (3.74 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'or' operation ('or_ln25', pool/pooling.cpp:25) [266]  (0 ns)
	'mul' operation ('mul_ln28_1', pool/pooling.cpp:28) [268]  (3.74 ns)

 <State 9>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [84]  (3.2 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	'add' operation ('add_ln28', pool/pooling.cpp:28) [92]  (1.68 ns)
	'add' operation ('add_ln28_4', pool/pooling.cpp:28) [100]  (0 ns)
	'add' operation ('add_ln28_5', pool/pooling.cpp:28) [101]  (3.82 ns)
	'getelementptr' operation ('conv_1_out_1_0_add_11', pool/pooling.cpp:28) [167]  (0 ns)
	'load' operation ('conv_1_out_1_0_loa_13', pool/pooling.cpp:28) on array 'conv_1_out_1_0' [669]  (3.25 ns)

 <State 11>: 12.8ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_0_loa_17', pool/pooling.cpp:28) on array 'conv_1_out_1_0' [219]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_0_loa_17', pool/pooling.cpp:28) ('conv_1_out_0_0_loa_17', pool/pooling.cpp:28) ('conv_1_out_2_0_loa_17', pool/pooling.cpp:28) [228]  (1.81 ns)
	'phi' operation ('phi_ln28', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_0_loa_17', pool/pooling.cpp:28) ('conv_1_out_0_0_loa_17', pool/pooling.cpp:28) ('conv_1_out_2_0_loa_17', pool/pooling.cpp:28) [228]  (0 ns)
	'fcmp' operation ('tmp_3', pool/pooling.cpp:28) [235]  (6.79 ns)
	'and' operation ('and_ln28', pool/pooling.cpp:28) [236]  (0 ns)
	'select' operation ('select_ln28', pool/pooling.cpp:28) [237]  (0.978 ns)

 <State 12>: 12.8ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_0_loa_9', pool/pooling.cpp:28) on array 'conv_1_out_1_0' [987]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_24', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_0_loa_9', pool/pooling.cpp:28) ('conv_1_out_0_0_loa_9', pool/pooling.cpp:28) ('conv_1_out_2_0_loa_9', pool/pooling.cpp:28) [996]  (1.81 ns)
	'phi' operation ('phi_ln28_24', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_0_loa_9', pool/pooling.cpp:28) ('conv_1_out_0_0_loa_9', pool/pooling.cpp:28) ('conv_1_out_2_0_loa_9', pool/pooling.cpp:28) [996]  (0 ns)
	'fcmp' operation ('tmp_68', pool/pooling.cpp:28) [1003]  (6.79 ns)
	'and' operation ('and_ln28_42', pool/pooling.cpp:28) [1004]  (0 ns)
	'select' operation ('select_ln28_24', pool/pooling.cpp:28) [1005]  (0.978 ns)

 <State 13>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_1_loa_17', pool/pooling.cpp:28) on array 'conv_1_out_1_1' [240]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_1', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_1_loa_17', pool/pooling.cpp:28) ('conv_1_out_0_1_loa_17', pool/pooling.cpp:28) ('conv_1_out_2_1_loa_17', pool/pooling.cpp:28) [249]  (1.81 ns)
	'phi' operation ('phi_ln28_1', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_1_loa_17', pool/pooling.cpp:28) ('conv_1_out_0_1_loa_17', pool/pooling.cpp:28) ('conv_1_out_2_1_loa_17', pool/pooling.cpp:28) [249]  (0 ns)
	'fcmp' operation ('tmp_6', pool/pooling.cpp:28) [263]  (6.79 ns)
	'and' operation ('and_ln28_2', pool/pooling.cpp:28) [264]  (0.978 ns)
	'select' operation ('select_ln28_1', pool/pooling.cpp:28) [265]  (0.698 ns)
	'fcmp' operation ('tmp_9', pool/pooling.cpp:28) [423]  (6.79 ns)
	'and' operation ('and_ln28_4', pool/pooling.cpp:28) [424]  (0.978 ns)
	'select' operation ('select_ln28_2', pool/pooling.cpp:28) [425]  (0.698 ns)

 <State 14>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_0_loa_11', pool/pooling.cpp:28) on array 'conv_1_out_1_0' [796]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_17', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_0_loa_11', pool/pooling.cpp:28) ('conv_1_out_0_0_loa_11', pool/pooling.cpp:28) ('conv_1_out_2_0_loa_11', pool/pooling.cpp:28) [805]  (1.81 ns)
	'phi' operation ('phi_ln28_17', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_0_loa_11', pool/pooling.cpp:28) ('conv_1_out_0_0_loa_11', pool/pooling.cpp:28) ('conv_1_out_2_0_loa_11', pool/pooling.cpp:28) [805]  (0 ns)
	'fcmp' operation ('tmp_49', pool/pooling.cpp:28) [819]  (6.79 ns)
	'and' operation ('and_ln28_30', pool/pooling.cpp:28) [820]  (0.978 ns)
	'select' operation ('select_ln28_17', pool/pooling.cpp:28) [821]  (0.698 ns)
	'fcmp' operation ('tmp_52', pool/pooling.cpp:28) [847]  (6.79 ns)
	'and' operation ('and_ln28_32', pool/pooling.cpp:28) [848]  (0.978 ns)
	'select' operation ('select_ln28_18', pool/pooling.cpp:28) [849]  (0.698 ns)

 <State 15>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_0_loa_3', pool/pooling.cpp:28) on array 'conv_1_out_1_0' [1432]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_41', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_0_loa_3', pool/pooling.cpp:28) ('conv_1_out_0_0_loa_3', pool/pooling.cpp:28) ('conv_1_out_2_0_loa_3', pool/pooling.cpp:28) [1441]  (1.81 ns)
	'phi' operation ('phi_ln28_41', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_0_loa_3', pool/pooling.cpp:28) ('conv_1_out_0_0_loa_3', pool/pooling.cpp:28) ('conv_1_out_2_0_loa_3', pool/pooling.cpp:28) [1441]  (0 ns)
	'fcmp' operation ('tmp_115', pool/pooling.cpp:28) [1455]  (6.79 ns)
	'and' operation ('and_ln28_72', pool/pooling.cpp:28) [1456]  (0.978 ns)
	'select' operation ('select_ln28_41', pool/pooling.cpp:28) [1457]  (0.698 ns)
	'fcmp' operation ('tmp_118', pool/pooling.cpp:28) [1483]  (6.79 ns)
	'and' operation ('and_ln28_74', pool/pooling.cpp:28) [1484]  (0.978 ns)
	'select' operation ('select_ln28_42', pool/pooling.cpp:28) [1485]  (0.698 ns)

 <State 16>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_77', pool/pooling.cpp:28) [1087]  (6.79 ns)
	'and' operation ('and_ln28_48', pool/pooling.cpp:28) [1088]  (0.978 ns)
	'select' operation ('select_ln28_27', pool/pooling.cpp:28) [1089]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_27', pool/pooling.cpp:28 on array 'max_pool_1_out_6' [1090]  (3.25 ns)

 <State 17>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', pool/pooling.cpp:28) [1617]  (6.79 ns)
	'and' operation ('and_ln28_83', pool/pooling.cpp:28) [1618]  (0.978 ns)
	'select' operation ('select_ln28_47', pool/pooling.cpp:28) [1619]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_47', pool/pooling.cpp:28 on array 'max_pool_1_out_11' [1620]  (3.25 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
