/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [23:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  reg [11:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [13:0] _00_;
  always_latch
    if (clkin_data[32]) _00_ = 14'h0000;
    else if (celloutsig_1_19z) _00_ = { celloutsig_0_5z[4:0], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_10z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_5z[4], celloutsig_0_15z, celloutsig_0_0z };
  assign { celloutsig_0_16z[15:11], celloutsig_0_16z[9:4], celloutsig_0_16z[2:0] } = _00_;
  assign celloutsig_0_25z = ~((celloutsig_0_0z | celloutsig_0_16z[15]) & (celloutsig_0_0z | celloutsig_0_14z));
  assign celloutsig_0_0z = in_data[4] ^ in_data[67];
  assign celloutsig_1_18z = celloutsig_1_0z[3] ^ celloutsig_1_2z;
  assign celloutsig_1_4z = { in_data[141:140], celloutsig_1_2z } + celloutsig_1_0z[3:1];
  assign celloutsig_1_8z = { celloutsig_1_7z[15:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z } & { in_data[160:153], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_6z = { celloutsig_1_0z[1:0], celloutsig_1_2z } === { in_data[149:148], celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_3z } === { celloutsig_1_12z[15:5], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = in_data[95:93] === celloutsig_0_9z[4:2];
  assign celloutsig_0_1z = in_data[23:20] === in_data[4:1];
  assign celloutsig_0_14z = { celloutsig_0_12z[22:14], celloutsig_0_1z } === { celloutsig_0_12z[12:5], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_12z[15:14], celloutsig_0_0z, celloutsig_0_7z } >= { celloutsig_0_16z[12:11], 1'h0, celloutsig_0_13z };
  assign celloutsig_1_3z = ! { celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_1_19z = ! { celloutsig_1_8z[16:11], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[40:38], celloutsig_0_0z, celloutsig_0_1z } || { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z } || { celloutsig_0_12z[1:0], celloutsig_0_5z[4] };
  assign celloutsig_0_30z = - { celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_1_0z = - in_data[160:157];
  assign celloutsig_0_10z = - { 2'h0, celloutsig_0_7z };
  assign celloutsig_0_27z = - celloutsig_0_16z[15:12];
  assign celloutsig_0_5z = in_data[69:64] | { in_data[59:58], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[118:107], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z } | { in_data[128:119], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } | { celloutsig_1_8z[17:3], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_2z = | in_data[132:129];
  assign celloutsig_0_50z = celloutsig_0_28z[2] & celloutsig_0_30z[1];
  assign celloutsig_1_5z = celloutsig_1_0z[2] & celloutsig_1_3z;
  assign celloutsig_1_1z = ~^ { in_data[180:178], celloutsig_1_0z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_7z[12:6], celloutsig_1_6z };
  assign celloutsig_0_51z = ^ { 1'h0, celloutsig_0_16z[2:0] };
  assign celloutsig_1_9z = ^ { celloutsig_1_7z[6:5], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_11z[22:11], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z } <<< { in_data[139:125], celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[72:71], 2'h0, celloutsig_0_0z } >>> in_data[48:44];
  assign celloutsig_0_12z = in_data[52:29] >>> { in_data[37:32], 1'h0, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z[4], 1'h0, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z[0], celloutsig_0_10z, 1'h0 };
  always_latch
    if (clkin_data[32]) celloutsig_0_28z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_28z = { in_data[71:62], celloutsig_0_0z, celloutsig_0_25z };
  assign { celloutsig_0_16z[10], celloutsig_0_16z[3] } = 2'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
