%%  ************    LibreSilicon's 1st TestWafer    *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           PearlRiver/Documents/LaTeX/schematic_nand3ring.tex
%%
%%  Purpose:        Schematic File for Ring Oscillator with NAND3-Gates
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Schematic (Ring Oscillator with NAND3-Gates)
    \begin{figure}[h]
        \begin{center}
            \begin{circuitdiagram}{60}{14}
            \pin{1}{12}{L}{EN} % pin EN, enable oscillation
            \pin{59}{10}{R}{$f_{NAND}$} % pin FNAND,
            \gate[\inputs{2}]{nand}{5}{10}{R}{}{}    % NAND gate -> right
            \wire{9}{10}{12}{10}  % interconnect wire
            \wire{12}{8}{12}{12} % gate shortage
            \junct{12}{10}
            \gate[\inputs{3}]{nand}{15}{10}{R}{}{} % NAND gate -> right
            \wire{19}{10}{22}{10}  % interconnect wire
            \wire{22}{8}{22}{12} % gate shortage
            \junct{22}{10}
            \gate[\inputs{3}]{nand}{25}{10}{R}{}{} % NAND gate -> right
            \wire{29}{10}{32}{10}  % interconnect wire
            \wire{32}{8}{32}{12} % gate shortage
            \junct{32}{10}
            \gate[\inputs{3}]{nand}{35}{10}{R}{}{} % NAND gate -> right
            \wire{39}{10}{42}{10}  % interconnect wire
            \wire{42}{8}{42}{12} % gate shortage
            \junct{42}{10}
            \gate[\inputs{3}]{nand}{45}{10}{R}{}{} % NAND gate -> right
            \wire{49}{10}{52}{10}  % interconnect wire
            \gate{not}{55}{10}{R}{}{} % INV gate -> right
            \junct{51}{10}
            \wire{51}{10}{51}{4}     % feedback wire
            \wire{2}{4}{12}{4}  % interconnect wire
            \wire{2}{4}{2}{8}     % feedback wire
            \gate[\inputs{3}]{nand}{46}{4}{L}{}{} % NAND gate <- left
            \wire{49}{2}{49}{6} % gate shortage
            \junct{49}{4}
            \wire{49}{4}{51}{4}
            \wire{39}{4}{42}{4}
            \gate[\inputs{3}]{nand}{36}{4}{L}{}{} % NAND gate <- left
            \wire{39}{2}{39}{6} % gate shortage
            \junct{39}{4}
            \wire{29}{4}{32}{4}  % interconnect wire
            \gate[\inputs{3}]{nand}{26}{4}{L}{}{} % NAND gate <- left
            \wire{29}{2}{29}{6} % gate shortage
            \junct{29}{4}
            \wire{19}{4}{22}{4}  % interconnect wire
            \gate[\inputs{3}]{nand}{16}{4}{L}{}{} % NAND gate <- left
            \wire{19}{2}{19}{6} % gate shortage
            \junct{19}{4}
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
