Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - synthesis: logical net 'UPLOAD' has no load.
WARNING - synthesis: input pad net 'UPLOAD' has no legal load.
WARNING - synthesis: logical net 'EMPTY' has no load.
WARNING - synthesis: input pad net 'EMPTY' has no legal load.
WARNING - synthesis: logical net 'ACTIV' has no load.
WARNING - synthesis: input pad net 'ACTIV' has no legal load.
WARNING - synthesis: DRC complete with 6 warnings.

Design Results:
    748 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file P3050FG_impl1.ngd.
