Layer Pairs Export File for PCB: D:\shodges\TFS-MSR\SenDev\Projects\JacdacGeneric\Altium\JacdacEdgeConnectorSlotsTest 93\JacdacEdgeConnectorSlotsTest 93.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=jacdacedgeconnectorslotstest 93-0.2-roundholes.txt|DrillLayers=gtl,gbl
