<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AD9235</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AD9235_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>50dc5d56</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AD9235_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>50dc5d56</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9ee98595</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9f03d7ae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA_AD9235</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Ad9235_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Data_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CNT_W</spirit:name>
        <spirit:displayName>Cnt W</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CNT_W">12</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_AD9235_v1_0.srcs/sources_1/imports/src/AD9235.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AD9235_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AD9235_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fb6c6079</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../edit_AD9235_v1_0.srcs/sources_1/imports/src/AD9235.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AD9235_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AD9235_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AD9235_v1_0/data/AD9235.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AD9235_v1_0/data/AD9235.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AD9235_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AD9235_v1_0/src/AD9235.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AD9235_v1_0/src/AD9235.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AD9235_v1_0/src/AD9235_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AD9235_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9f03d7ae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AD9235_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CNT_W</spirit:name>
      <spirit:displayName>Cnt W</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CNT_W" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">12</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AD9235_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-17T15:04:59Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc7276d_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c459706_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1febf9d5_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e6d749_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57732354_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ed7e86_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e80420_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af57178_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b36cf4e_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16593f43_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4082e126_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125efa29_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343bffe6_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b639aab_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d57779_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40129f1f_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70501e24_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@988ad29_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d954eec_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569d574f_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69283df3_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2172b5dd_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5596d64c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25884c35_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f984efd_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d5ad64_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1839abf4_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2060f1a_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf26ffa_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5a5fdc_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b01d76a_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a26505c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644df0d9_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661db5f0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6caad4_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1304d509_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c906d6_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bcd58a_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62aa6af1_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d9984a_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7bd100_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468d65ff_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c82273c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467dad8c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc12df8_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f219c0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7db227_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d786718_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528ec9c9_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fda3c0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2600ea8_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158855b2_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612daab8_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a054c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13dc85d0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba3faa0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd7d2e4_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466fa1fb_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33170278_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@819c563_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f103401_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c730fc0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514c3dd2_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51adb755_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab64a7a_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f9c4ec_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58bc7295_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12377b9c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f6cf74_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f335609_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2364b81a_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b61c489_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297c7262_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2916c41b_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18745c50_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd4bbd_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e04ba4_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660072fe_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cc9a45_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4876286b_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288549d2_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2db498_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fd83b0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1486c8_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aea09eb_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a468ba5_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de6047e_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0f770f_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cca752e_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d477af0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d48f0_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f518391_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d89cc5e_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f99ed_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e4ea6c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d3e00_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dcf7ae_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be01e1e_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbe881a_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28da2369_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f1a5bf_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e32ea21_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e1ad2b_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a221c5d_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755e428e_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4dfc57_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191fb4e3_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8911f1_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1553655c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cd6504_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9f4f8e_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b19759_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546c9883_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32100875_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2085a7e7_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71709bd7_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7d4fc2_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126e05ac_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c95090_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cfd7f2_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a0fe23_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4b1d_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125564a1_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d166c95_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cad1d6f_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0727cf_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c81f6e_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745e70c_ARCHIVE_LOCATION">f:/VivadoProj/HardWareProj/ip_repo/AD9235_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3bc82c72"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b9103183"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="691eebe3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e3dbf13e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
