$date
Thu Nov 21 09:15:13 2024
$end
$version
Riviera-PRO Version 2023.04.112.8911
$end
$timescale
1 ps
$end

$scope module NVM_reader_tb $end
$var wire 1 ! data_out $end
$var wire 8 " address_out [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$var reg 1 % read_en $end
$var reg 8 & data_in [7:0] $end
$var reg 8 ' address_in [7:0] $end

$scope module uut $end
$var wire 1 ( clk $end
$var wire 1 ) rst_n $end
$var wire 1 * read_en $end
$var wire 8 + data_in [7:0] $end
$var wire 8 , address_in [7:0] $end
$var reg 1 - data_out $end
$var reg 8 . address_out [7:0] $end
$var reg 1 / load_signal $end
$var reg 1 0 shift_signal $end

$scope module controller_inst $end
$var wire 1 ( clk $end
$var wire 1 ) rst_n $end
$var wire 1 * read_en $end
$var reg 1 1 load $end
$var reg 1 2 shift $end
$var reg 1 3 finish_signal $end
$var reg 1 4 shift_signal $end

$scope module fsm_inst $end
$var wire 1 ( clk $end
$var wire 1 ) rst_n $end
$var wire 1 * read_en $end
$var wire 1 5 finish $end
$var reg 1 6 load $end
$var reg 1 7 shift $end
$var reg 2 8 current_state $end
$var reg 2 9 next_state $end
$var reg 2 : current_signal [1:0] $end
$var reg 2 ; next_signal [1:0] $end
$upscope $end


$scope module counter_inst $end
$var wire 1 ( clk $end
$var wire 1 ) rst_n $end
$var wire 1 < en $end
$var reg 1 = finish $end
$var reg 3 > count [2:0] $end
$upscope $end

$upscope $end


$scope module piso_inst $end
$var wire 1 ( clk $end
$var wire 1 ) rst_n $end
$var wire 1 ? load $end
$var wire 1 @ shift $end
$var wire 8 + data_in [7:0] $end
$var reg 1 A data_out $end
$var reg 8 B shift_reg [7:0] $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
0!
b0 "
0#
0$
0%
b0 &
b0 '
0(
0)
0*
b0 +
b0 ,
0-
b0 .
0/
00
01
02
03
04
05
06
07
b0 8
b0 9
b0 :
b0 ;
0<
0=
b0 >
0?
0@
0A
b0 B
$end
#5000
1#
1(
#10000
1$
0#
0(
1)
#15000
1#
1(
#20000
1%
b10101010 &
b11001100 '
0#
0(
b11001100 ,
b10101010 +
1*
b11001100 .
b11001100 "
b1 9
b10 ;
#25000
1#
1(
b1 8
b10 :
16
11
1/
1?
b10 9
b1 ;
#30000
0#
0(
#35000
1#
1(
b10 8
b1 :
b10101010 B
06
17
01
14
0/
12
10
1@
0?
1<
b10 9
b1 ;
#40000
0%
0#
0(
0*
b10 9
b1 ;
#45000
1#
1(
b1 >
1A
b1010100 B
1-
1!
#50000
0#
0(
#55000
1#
1(
b10 >
0A
b10101000 B
0-
0!
#60000
0#
0(
#65000
1#
1(
b11 >
1A
b1010000 B
1-
1!
#70000
1%
0#
0(
1*
b10 9
b1 ;
#75000
1#
1(
b100 >
0A
b10100000 B
0-
0!
#80000
0#
0(
#85000
1#
1(
b101 >
1A
b1000000 B
1-
1!
#90000
0#
0(
#95000
1#
1(
b110 >
0A
b10000000 B
0-
0!
#100000
0#
0(
#105000
1#
1(
b111 >
1A
b0 B
1=
1-
13
15
1!
b0 9
b0 ;
#110000
0%
0#
0(
0*
#115000
1#
1(
b0 8
b0 :
b0 >
0A
07
0=
0-
04
03
02
00
0@
05
0<
0!
#120000
0#
0(
#125000
1#
1(
#130000
0#
0(
#135000
1#
1(
#140000
0#
0(
#145000
1#
1(
#150000
0#
0(
#155000
1#
1(
#160000
0#
0(
#165000
1#
1(
#170000
0#
0(
#175000
1#
1(
#180000
0#
0(
#185000
1#
1(
#190000
0#
0(
#195000
1#
1(
#200000
0#
0(
#205000
1#
1(
#210000
