{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667834203310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667834203310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 15:16:43 2022 " "Processing started: Mon Nov  7 15:16:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667834203310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667834203310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_decoder -c parallel_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_decoder -c parallel_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667834203311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667834203480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667834203480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_decoder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file parallel_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mbit_decoder-structure " "Found design unit 1: mbit_decoder-structure" {  } { { "parallel_decoder.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210030 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parallel_decoder-structure " "Found design unit 2: parallel_decoder-structure" {  } { { "parallel_decoder.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210030 ""} { "Info" "ISGN_ENTITY_NAME" "1 mbit_decoder " "Found entity 1: mbit_decoder" {  } { { "parallel_decoder.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210030 ""} { "Info" "ISGN_ENTITY_NAME" "2 parallel_decoder " "Found entity 2: parallel_decoder" {  } { { "parallel_decoder.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667834210030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleLogic.vhd 18 9 " "Found 18 design units, including 9 entities, in source file simpleLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateOr2-logicFunction " "Found design unit 5: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 concatenator4to1-logicFunction " "Found design unit 6: concatenator4to1-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 concatenator8to1-logicFunction " "Found design unit 7: concatenator8to1-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 gateAnd4-logicFunction " "Found design unit 8: gateAnd4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 gateNot-logicFunction " "Found design unit 9: gateNot-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateOr2 " "Found entity 5: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "6 concatenator4to1 " "Found entity 6: concatenator4to1" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "7 concatenator8to1 " "Found entity 7: concatenator8to1" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "8 gateAnd4 " "Found entity 8: gateAnd4" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""} { "Info" "ISGN_ENTITY_NAME" "9 gateNot " "Found entity 9: gateNot" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/simpleLogic.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667834210031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667834210031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parallel_decoder " "Elaborating entity \"parallel_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667834210080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mbit_decoder mbit_decoder:m3 " "Elaborating entity \"mbit_decoder\" for hierarchy \"mbit_decoder:m3\"" {  } { { "parallel_decoder.vhd" "m3" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667834210082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 mbit_decoder:m3\|gateXor2:mc0 " "Elaborating entity \"gateXor2\" for hierarchy \"mbit_decoder:m3\|gateXor2:mc0\"" {  } { { "parallel_decoder.vhd" "mc0" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667834210082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 mbit_decoder:m3\|gateAnd2:m_And01 " "Elaborating entity \"gateAnd2\" for hierarchy \"mbit_decoder:m3\|gateAnd2:m_And01\"" {  } { { "parallel_decoder.vhd" "m_And01" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667834210086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 mbit_decoder:m3\|gateOr2:m_Or01 " "Elaborating entity \"gateOr2\" for hierarchy \"mbit_decoder:m3\|gateOr2:m_Or01\"" {  } { { "parallel_decoder.vhd" "m_Or01" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667834210088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNot mbit_decoder:m3\|gateNot:m_NAnd01 " "Elaborating entity \"gateNot\" for hierarchy \"mbit_decoder:m3\|gateNot:m_NAnd01\"" {  } { { "parallel_decoder.vhd" "m_NAnd01" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667834210089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenator4to1 concatenator4to1:concat " "Elaborating entity \"concatenator4to1\" for hierarchy \"concatenator4to1:concat\"" {  } { { "parallel_decoder.vhd" "concat" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667834210101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd4 gateAnd4:valid " "Elaborating entity \"gateAnd4\" for hierarchy \"gateAnd4:valid\"" {  } { { "parallel_decoder.vhd" "valid" { Text "/home/victms/Desktop/uni/AAD/proj1/HAD_T1G2/DEC/parallel_decoder.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667834210103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667834214680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667834215928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667834215928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667834217626 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667834217626 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667834217626 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667834217626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667834217632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 15:16:57 2022 " "Processing ended: Mon Nov  7 15:16:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667834217632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667834217632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667834217632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667834217632 ""}
