# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 599.5 6.4e-05 4096 0.03 7960 184320 204.145 80.9337 7300.23 2370.75 9956.41 9956.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 599.5 6.4e-05 4096 0.03 7960 184320 204.383 80.8716 8652.39 2369.51 11307.5 11307.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 599.5 6.4e-05 4096 0.03 7960 184320 204.094 81.0108 9013.37 2365.47 11664.3 11664.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 599.5 6.4e-05 4096 0.03 7960 182784 204.499 80.8505 8338.23 2374.87 10998.8 10999.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 599.5 6.4e-05 4096 0.03 7960 184000 204.681 81.1156 8502.8 2371.04 11160 11160.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 599.5 6.4e-05 4096 0.03 7960 182784 204.898 81.0126 8608.69 2368.51 11263.5 11263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 599.5 6.4e-05 4096 0.03 7960 182400 204.744 80.6072 8671.1 2369.48 11326.3 11326.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 599.5 6.4e-05 4096 0.03 7960 182272 204.425 80.6068 8370.76 2371.43 11027.6 11027.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 599.5 6.4e-05 4096 0.03 7960 181248 204.312 80.1976 8426.54 2360.68 11072.1 11072.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 599.5 6.4e-05 4096 0.03 7960 182400 204.004 80.8816 9070.32 2355.89 11711.4 11711.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 599.5 6.4e-05 4096 0.03 7960 180224 206.362 80.3434 10418.7 2378.18 13084 13084.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 599.5 6.4e-05 4096 0.03 7965 184320 203.851 80.8706 7431.87 2371.53 10088.5 10088.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 599.5 6.4e-05 4096 0.03 7965 184320 204.759 81.0604 7486.63 2365.35 10138.1 10138.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 599.5 6.4e-05 4096 0.03 7965 183552 204.192 80.7441 7440.11 2362.73 10088.1 10088.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 599.5 6.4e-05 4096 0.03 7965 183680 204.619 80.9564 7583.83 2370.17 10239.9 10240.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 599.5 6.4e-05 4096 0.03 7965 184320 204.094 80.9098 7544.94 2364.35 10194.6 10194.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 599.5 6.4e-05 4096 0.03 7965 184320 204.331 80.8396 8785.82 2365.31 11436.7 11436.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 599.5 6.4e-05 4096 0.03 7965 184320 204.063 80.988 8555.5 2364.51 11205.4 11205.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 599.5 6.4e-05 4096 0.03 7965 182784 204.24 80.8265 9030.13 2375.47 11691 11691.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 599.5 6.4e-05 4096 0.03 7965 184000 204.498 81.0937 9038.97 2369.4 11694.3 11694.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 599.5 6.4e-05 4096 0.03 7965 182784 204.74 81.0032 9054.01 2367.83 11707.9 11708.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 599.5 6.4e-05 4096 0.03 7965 182400 204.72 80.5662 8935.71 2362.45 11583.8 11584.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 599.5 6.4e-05 4096 0.03 7965 182272 204.36 80.5929 8541.69 2373.07 11200 11200.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 599.5 6.4e-05 4096 0.03 7965 181248 204.16 80.1918 9827.6 2358.16 12470.4 12470.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 599.5 6.4e-05 4096 0.03 7965 182400 203.519 79.8574 10074.8 2356.32 12714.8 12715.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 599.5 6.4e-05 4096 0.03 7965 180224 206.393 80.301 9001.1 2377.71 11665.9 11666.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 599.5 6.4e-05 4096 0.03 7960 184320 203.802 80.8991 6999.46 2362.36 9646.87 9647.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 599.5 6.4e-05 4096 0.03 7960 184320 204.631 81.0726 7868.57 2372.42 10527 10527.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 599.5 6.4e-05 4096 0.03 7960 183552 204.278 80.9983 7275.56 2361.65 9922.85 9923.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 599.5 6.4e-05 4096 0.03 7960 183680 204.501 80.9167 7388.03 2370.13 10043.9 10044.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 599.5 6.4e-05 4096 0.03 7960 184320 204.004 80.9159 7292.69 2364.87 9942.84 9943.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 599.5 6.4e-05 4096 0.03 7960 183168 205.234 80.9903 9126.16 2377.25 11790 11790.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 599.5 6.4e-05 4096 0.03 7960 182016 204.55 80.8429 6298.46 2364.75 8948.95 8949.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 599.5 6.4e-05 4096 0.03 7960 184320 203.978 81.0185 8911.19 2370.94 11567.5 11567.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 599.5 6.4e-05 4096 0.03 7960 184320 203.582 80.9653 6215.48 2372.58 8872.94 8873.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 599.5 6.4e-05 4096 0.03 7960 182784 204.36 80.8325 8299.73 2367.38 10952.7 10952.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 599.5 6.4e-05 4096 0.03 7960 181248 204.17 80.1936 5855.46 2362.3 8502.46 8502.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 599.5 6.4e-05 4096 0.03 7960 184000 204.499 81.0685 8666.26 2369.44 11321.6 11321.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 599.5 6.4e-05 4096 0.03 7960 182400 203.945 80.852 6030.35 2361.96 8677.42 8677.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 599.5 6.4e-05 4096 0.03 7960 182784 204.66 81.0051 10890.7 2369.26 13545.9 13546.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 599.5 6.4e-05 4096 0.03 7960 182784 204.477 80.4372 7239.09 2376.68 9901.04 9901.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 599.5 6.4e-05 4096 0.03 7960 182400 204.588 80.5782 10515.5 2368.94 13170 13170.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 599.5 6.4e-05 4096 0.03 7960 180480 206.312 80.8152 7020.96 2375.27 9683.72 9683.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 599.5 6.4e-05 4096 0.03 7960 182272 204.203 80.6185 10199.9 2373.02 12858.1 12858.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 599.5 6.4e-05 4096 0.03 7960 180224 206.356 80.311 6782.96 2384.99 9454.96 9455.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 599.5 6.4e-05 4096 0.03 7960 181248 204.17 80.2059 8916.58 2361.09 11562.4 11562.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 599.5 6.4e-05 4096 0.03 7960 178176 203.455 79.0671 6081.67 2362.2 8726.73 8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 599.5 6.4e-05 4096 0.03 7960 182400 203.89 80.8796 9167.65 2354.11 11806.9 11807.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 599.5 6.4e-05 4096 0.03 7960 179200 202.985 78.8686 6545.47 2338.92 9166.58 9166.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 599.5 6.4e-05 4096 0.03 7968 184832 203.224 80.8157 6942.42 2359.93 9586.73 9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 599.5 6.4e-05 4096 0.03 7968 184320 204.612 81.0456 7292.11 2365.6 9943.71 9943.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 599.5 6.4e-05 4096 0.03 7968 184320 203.205 80.6941 7181.97 2359.62 9825.83 9826.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 599.5 6.4e-05 4096 0.03 7968 184320 202.784 80.6318 4639.1 2359.83 7282.69 7282.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 599.5 6.4e-05 4096 0.03 7968 183680 204.243 80.9097 8302.4 2370.82 10958.7 10959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 599.5 6.4e-05 4096 0.03 7968 182784 204.787 81.0351 5203.22 2376.18 7865.54 7865.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 599.5 6.4e-05 4096 0.03 7968 184320 203.839 80.9406 7802.47 2386.89 10474.5 10474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 599.5 6.4e-05 4096 0.03 7968 182272 204.287 80.6074 4973.76 2373.02 7632.02 7632.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 599.5 6.4e-05 4096 0.03 7968 184320 204.182 80.8368 8838.91 2361.39 11485.7 11485.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 599.5 6.4e-05 4096 0.03 7968 182016 204.454 80.8186 6122.86 2365.03 8773.51 8773.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 599.5 6.4e-05 4096 0.03 7968 184320 203.968 81.0044 8410.32 2365.78 11061.4 11061.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 599.5 6.4e-05 4096 0.03 7968 184320 203.256 80.1745 6003.51 2366.2 8653.5 8653.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 599.5 6.4e-05 4096 0.03 7968 184320 202.678 80.6383 10639.5 2369.67 13292.8 13293.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 599.5 6.4e-05 4096 0.03 7968 181248 204.146 80.198 6832.94 2358.18 9475.81 9476.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 599.5 6.4e-05 4096 0.03 7968 184000 204.365 81.1106 10511 2372.09 13168.9 13169.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 599.5 6.4e-05 4096 0.03 7968 182400 203.47 79.8864 7069.54 2356.39 9709.63 9709.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 599.5 6.4e-05 4096 0.03 7968 182784 204.707 81.0225 10269.2 2367.93 12923.2 12923.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 599.5 6.4e-05 4096 0.03 7968 182784 204.472 80.4337 6760.98 2377.1 9423.32 9423.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 599.5 6.4e-05 4096 0.03 7968 182400 204.606 80.5964 9885.54 2362.01 12533.1 12533.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 599.5 6.4e-05 4096 0.03 7968 180480 206.304 80.8311 6308.02 2373.52 8969.03 8969.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 599.5 6.4e-05 4096 0.03 7968 182272 204.248 80.6177 9436.43 2371.39 12093 12093.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 599.5 6.4e-05 4096 0.03 7968 180224 206.358 80.3341 6387.38 2376.07 9050.49 9050.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 599.5 6.4e-05 4096 0.03 7975 184320 203.671 80.7455 7826.2 2362.61 10473.6 10473.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 599.5 6.4e-05 4096 0.03 7975 184320 204.597 80.8409 7024.26 2365.47 9675.52 9675.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 599.5 6.4e-05 4096 0.03 7975 184320 203.86 80.5689 4522.81 2373.85 7181.44 7181.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 599.5 6.4e-05 4096 0.03 7975 183552 204.108 80.7583 7460.53 2363.36 10109.1 10109.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 599.5 6.4e-05 4096 0.03 7975 182784 204.422 80.8282 4802.15 2369.91 7457.64 7457.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 599.5 6.4e-05 4096 0.03 7975 183680 204.28 80.9278 7986.54 2362.42 10634.5 10634.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 599.5 6.4e-05 4096 0.03 7975 182784 204.725 81.0059 5010.01 2368.58 7664.66 7664.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 599.5 6.4e-05 4096 0.03 7975 184320 203.614 80.5581 8150.24 2362.98 10797.7 10798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 599.5 6.4e-05 4096 0.03 7975 182272 204.275 80.6574 5200.28 2362.78 7848.33 7848.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 599.5 6.4e-05 4096 0.03 7975 184320 204.248 80.8515 8872.81 2364.58 11522.8 11523.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 599.5 6.4e-05 4096 0.03 7975 182016 204.433 80.8159 6281.54 2372.64 8939.76 8940.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 599.5 6.4e-05 4096 0.03 7975 184320 203.661 80.5617 8596.8 2370.94 11252.3 11252.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 599.5 6.4e-05 4096 0.03 7975 184320 203.218 80.2118 6025.09 2373.92 8682.78 8683.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 599.5 6.4e-05 4096 0.03 7975 182784 204.22 80.8097 10324 2373.81 12983.2 12983.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 599.5 6.4e-05 4096 0.03 7975 181248 204.181 80.1939 6918.99 2360.51 9564.22 9564.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 599.5 6.4e-05 4096 0.03 7975 184000 204.255 80.5444 10488 2371 13144.1 13144.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 599.5 6.4e-05 4096 0.03 7975 182400 203.485 79.8427 6958.74 2364.62 9607.05 9607.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 599.5 6.4e-05 4096 0.03 7975 182784 204.72 81.002 10042.7 2368.5 12697.2 12697.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 599.5 6.4e-05 4096 0.03 7975 182784 204.51 80.431 6536.31 2368.05 9189.66 9189.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 599.5 6.4e-05 4096 0.03 7975 182400 204.616 80.5634 9668.39 2362.23 12316.1 12316.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 599.5 6.4e-05 4096 0.03 7975 180480 206.35 80.8334 6410.99 2375.26 9073.77 9074.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 599.5 6.4e-05 4096 0.03 7975 182272 204.245 80.6026 9275.2 2363.09 11923.5 11923.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 599.5 6.4e-05 4096 0.03 7975 180224 206.374 80.2995 6567.28 2384.83 9239.13 9239.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 599.5 6.4e-05 4096 0.03 7968 183808 204.205 80.9685 6820.66 2367.65 9473.83 9474.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 599.5 6.4e-05 4096 0.03 7968 183296 204.869 81.0656 4369.46 2370.46 7026.2 7026.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 599.5 6.4e-05 4096 0.03 7968 183680 205.186 81.1468 6980.88 2367.81 9635.35 9635.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 599.5 6.4e-05 4096 0.03 7968 183040 205.293 81.2131 4476.8 2377.94 7141.57 7141.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 599.5 6.4e-05 4096 0.03 7968 182784 204.675 80.8608 7512.2 2367.01 10165.1 10165.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 599.5 6.4e-05 4096 0.03 7968 182784 204.264 80.7973 4784.6 2368.04 7438.05 7438.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 599.5 6.4e-05 4096 0.03 7968 182784 205.321 81.0267 7347.12 2374.58 10008.4 10008.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 599.5 6.4e-05 4096 0.03 7968 182784 204.74 81.0445 4717.27 2366.05 7369.44 7369.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 599.5 6.4e-05 4096 0.03 7968 182784 205.224 80.5461 3884.07 2369.31 6539.5 6539.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 599.5 6.4e-05 4096 0.03 7968 183296 204.836 81.0523 7291.25 2370.69 9948.17 9948.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 599.5 6.4e-05 4096 0.03 7968 182272 204.295 80.6077 4754.69 2366.07 7406 7406.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 599.5 6.4e-05 4096 0.03 7968 181248 204.175 80.198 3927.69 2368.43 6580.84 6581.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 599.5 6.4e-05 4096 0.03 7968 183168 205.156 80.9941 10589 2370.07 13245.6 13245.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 599.5 6.4e-05 4096 0.03 7968 182016 204.477 80.8374 6860.46 2365.91 9512.03 9512.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 599.5 6.4e-05 4096 0.03 7968 179712 207.435 80.8888 5528.79 2376.55 8194.02 8194.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 599.5 6.4e-05 4096 0.03 7968 183040 205.088 81.2484 9976.15 2374.78 12637.6 12637.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 599.5 6.4e-05 4096 0.03 7968 181760 205.895 80.4746 6655.13 2386.97 9328.8 9329.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 599.5 6.4e-05 4096 0.03 7968 180480 206.286 80.8255 5582.95 2371.71 8242.11 8242.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 599.5 6.4e-05 4096 0.03 7968 182784 204.229 80.8586 9368.23 2373.76 12027.4 12027.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 599.5 6.4e-05 4096 0.03 7968 181248 204.118 80.1919 6084.25 2366.63 8735.52 8735.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 599.5 6.4e-05 4096 0.03 7968 179712 203.489 80.5445 5194.72 2352.8 7831.89 7832.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 599.5 6.4e-05 4096 0.03 7968 182400 206.258 81.3445 9227.45 2369.84 11885.2 11885.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 599.5 6.4e-05 4096 0.03 7968 179200 206.733 80.2707 6417.12 2373.95 9078.41 9078.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 599.5 6.4e-05 4096 0.03 7968 182400 206.01 80.3882 5394.71 2374.69 8056.16 8056.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 599.5 6.4e-05 4096 0.03 7968 182784 204.677 81.0023 9074.45 2375.61 11736.1 11736.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 599.5 6.4e-05 4096 0.03 7968 182784 204.405 80.4441 6356.35 2375.58 9017.1 9017.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 599.5 6.4e-05 4096 0.03 7968 182784 204.918 80.5436 5205.67 2376.44 7867.92 7868.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 599.5 6.4e-05 4096 0.03 7968 182400 204.528 80.5624 8938.96 2367.9 11592.3 11592.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 599.5 6.4e-05 4096 0.03 7968 180480 206.296 80.8558 6230.13 2373.91 8891.53 8891.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 599.5 6.4e-05 4096 0.03 7968 178560 208.966 80.3467 5204.05 2385.72 7879.42 7879.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 599.5 6.4e-05 4096 0.03 7968 182272 204.231 80.6501 8846.52 2371.45 11503.2 11503.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 599.5 6.4e-05 4096 0.03 7968 180224 206.381 80.3268 5941.44 2386.61 8615.09 8615.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 599.5 6.4e-05 4096 0.03 7968 178176 203.368 79.0791 5393.39 2346.27 8022.44 8022.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 599.5 6.4e-05 4096 0.03 7960 183808 204.129 80.9559 6930.21 2387.63 9603.28 9603.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 599.5 6.4e-05 4096 0.03 7960 183296 204.771 81.0678 4440.53 2370.27 7096.97 7097.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 599.5 6.4e-05 4096 0.03 7960 183680 205.002 81.182 7919.9 2368.42 10574.9 10575.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 599.5 6.4e-05 4096 0.03 7960 183040 205.215 81.193 4987.61 2371.93 7646.29 7646.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 599.5 6.4e-05 4096 0.03 7960 182400 204.563 80.5684 4054.49 2371.07 6711.03 6711.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 599.5 6.4e-05 4096 0.03 7960 183552 203.991 80.9901 7241.32 2370.78 9897.41 9897.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 599.5 6.4e-05 4096 0.03 7960 182784 204.312 80.824 4702.87 2374.95 7363.29 7363.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 599.5 6.4e-05 4096 0.03 7960 182016 204.463 80.8159 3861.03 2370.46 6517.1 6517.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 599.5 6.4e-05 4096 0.03 7960 182784 205.079 81.0977 10238.7 2367.91 12893.1 12893.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 599.5 6.4e-05 4096 0.03 7960 182784 204.671 81.0417 6451.56 2368.16 9105.76 9106.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 599.5 6.4e-05 4096 0.03 7960 182784 205.119 80.5297 5259.13 2369.01 7914.13 7914.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 599.5 6.4e-05 4096 0.03 7960 183296 204.648 81.0299 9490.23 2371.34 12147.6 12147.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 599.5 6.4e-05 4096 0.03 7960 182272 204.167 80.6131 5854.05 2372.49 8511.65 8511.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 599.5 6.4e-05 4096 0.03 7960 181248 204.063 80.2047 4782.69 2361.02 7428.32 7428.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 599.5 6.4e-05 4096 0.03 7960 183168 205.204 81.0142 9805.7 2375.63 12467.9 12468.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 599.5 6.4e-05 4096 0.03 7960 182016 204.461 80.8515 6313.85 2370.33 8969.83 8970.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 599.5 6.4e-05 4096 0.03 7960 179712 207.444 80.8642 5523.34 2378.97 8190.96 8191.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 599.5 6.4e-05 4096 0.03 7960 179712 203.511 80.524 4957.1 2353.5 7594.97 7595.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 599.5 6.4e-05 4096 0.03 7960 183040 205.123 81.1772 9194.93 2372.71 11854.3 11854.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 599.5 6.4e-05 4096 0.03 7960 181760 206.307 81.3137 6290.56 2387.17 8965.67 8965.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 599.5 6.4e-05 4096 0.03 7960 180480 206.323 80.8184 5221.04 2380.66 7889.2 7889.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 599.5 6.4e-05 4096 0.03 7960 174080 207.777 81.0105 5062.78 2367.9 7719.8 7720.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 599.5 6.4e-05 4096 0.03 7960 182784 204.188 80.8289 8763.21 2375.12 11423.7 11423.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 599.5 6.4e-05 4096 0.03 7960 181248 204.133 80.212 6144.11 2361.82 8790.6 8790.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 599.5 6.4e-05 4096 0.03 7960 179712 203.556 80.5506 5014.15 2353.26 7651.85 7652.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 599.5 6.4e-05 4096 0.03 7960 178176 203.406 79.0821 4641.92 2346.3 7271.05 7271.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 599.5 6.4e-05 4096 0.03 7960 182400 206.278 81.3109 8969.44 2373.78 11631.1 11631.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 599.5 6.4e-05 4096 0.03 7960 179200 207.305 81.2758 5999.32 2379.08 8667.31 8667.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 599.5 6.4e-05 4096 0.03 7960 182400 206.009 80.3642 5506.12 2372.38 8165.22 8165.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 599.5 6.4e-05 4096 0.03 7960 172800 209.484 79.8428 4619.49 2374.79 7283.94 7284.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 599.5 6.4e-05 4096 0.03 7968 183296 204.503 81.0308 7456.48 2368.12 10110.5 10110.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 599.5 6.4e-05 4096 0.03 7968 183296 204.704 81.0464 4764.19 2368.1 7418.39 7418.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 599.5 6.4e-05 4096 0.03 7968 182784 204.244 80.8362 3929.17 2367.72 6582.3 6582.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 599.5 6.4e-05 4096 0.03 7968 183680 205.093 81.1602 7231.4 2375.5 9893.51 9893.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 599.5 6.4e-05 4096 0.03 7968 183040 205.145 81.183 4705.38 2369.95 7361.99 7362.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 599.5 6.4e-05 4096 0.03 7968 182400 204.653 80.5733 3840.99 2362.56 6489.11 6489.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 599.5 6.4e-05 4096 0.03 7968 182784 204.523 80.8792 9944.63 2366.42 12596.8 12597.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 599.5 6.4e-05 4096 0.03 7968 182784 204.182 80.8209 6277.13 2367.92 8930.4 8930.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 599.5 6.4e-05 4096 0.03 7968 182016 204.455 80.8281 5067.03 2365.31 7717.97 7718.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 599.5 6.4e-05 4096 0.03 7968 181248 204.049 80.198 4253.07 2368.16 6905.81 6906.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 599.5 6.4e-05 4096 0.03 7968 182784 205.121 81.05 9178.61 2373.38 11838.5 11838.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 599.5 6.4e-05 4096 0.03 7968 182784 204.659 81.0196 5830.8 2374.01 8490.82 8491.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 599.5 6.4e-05 4096 0.03 7968 182784 205.116 80.5461 4797.87 2369.39 7453.26 7453.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 599.5 6.4e-05 4096 0.03 7968 182784 204.435 80.4186 4340.5 2369.68 6995.38 6995.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 599.5 6.4e-05 4096 0.03 7968 183296 204.631 81.0593 8782.48 2368.08 11436.6 11436.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 599.5 6.4e-05 4096 0.03 7968 182272 204.161 80.6419 5592.84 2373.54 8251.52 8251.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 599.5 6.4e-05 4096 0.03 7968 181248 204.075 80.1672 4603.36 2358.36 7246.3 7246.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 599.5 6.4e-05 4096 0.03 7968 180224 206.302 80.3178 4035.8 2378.14 6700.89 6701.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 599.5 6.4e-05 4096 0.03 7968 183168 205.173 80.9995 8890.06 2375.59 11552.2 11552.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 599.5 6.4e-05 4096 0.03 7968 182016 204.432 80.8422 6107.63 2364.69 8757.93 8758.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 599.5 6.4e-05 4096 0.03 7968 179712 207.37 80.8736 5117.02 2375.17 7780.76 7781.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 599.5 6.4e-05 4096 0.03 7968 179712 203.537 80.5805 5122.95 2359.87 7767.27 7767.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 599.5 6.4e-05 4096 0.03 7968 183040 205.12 81.1769 8787.37 2378.31 11452.3 11452.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 599.5 6.4e-05 4096 0.03 7968 181760 205.855 80.4465 6206.31 2379.94 8872.89 8873.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 599.5 6.4e-05 4096 0.03 7968 180480 206.274 80.8796 5104.57 2375.4 7767.67 7767.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 599.5 6.4e-05 4096 0.03 7968 174080 207.647 79.5603 4547.2 2365.76 7200.49 7200.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 599.5 6.4e-05 4096 0.03 8000 183296 204.334 80.7027 7836.09 2371.71 10493.2 10493.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 599.5 6.4e-05 4096 0.03 8000 183296 204.56 80.6908 4976.57 2368.29 7630.44 7630.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 599.5 6.4e-05 4096 0.03 8000 182784 204.193 80.4054 4066.11 2367.4 6718.45 6718.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 599.5 6.4e-05 4096 0.03 8000 183680 204.878 80.7755 7289.34 2366.14 9941.47 9941.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 599.5 6.4e-05 4096 0.03 8000 183040 205.047 80.768 4664.39 2377.82 7328.37 7328.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 599.5 6.4e-05 4096 0.03 8000 182400 204.731 80.5825 3883.66 2369.69 6539.01 6539.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 599.5 6.4e-05 4096 0.03 8000 181760 205.85 80.4557 3329.13 2380.18 5995.94 5996.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 599.5 6.4e-05 4096 0.03 8000 182784 204.521 80.6879 9829.89 2374.54 12490 12490.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 599.5 6.4e-05 4096 0.03 8000 182784 204.169 80.3721 6115.16 2375.46 8775.49 8775.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 599.5 6.4e-05 4096 0.03 8000 182016 204.221 80.1083 4992.96 2363.65 7641.28 7641.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 599.5 6.4e-05 4096 0.03 8000 181248 204.093 80.2036 4235.3 2368.17 6888.11 6888.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 599.5 6.4e-05 4096 0.03 8000 182784 205.01 80.7178 9024.2 2373.45 11683.7 11684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 599.5 6.4e-05 4096 0.03 8000 182784 204.624 80.4261 5750.86 2375.14 8411.39 8411.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 599.5 6.4e-05 4096 0.03 8000 182784 205.175 80.5474 4720.98 2369.17 7376.22 7376.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 599.5 6.4e-05 4096 0.03 8000 182784 204.397 80.4247 4264.51 2369.65 6919.32 6919.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 599.5 6.4e-05 4096 0.03 8000 183296 204.454 80.7215 8818.85 2370.38 11474.8 11475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 599.5 6.4e-05 4096 0.03 8000 182272 204.172 80.6339 5715.51 2366.81 8367.46 8367.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 599.5 6.4e-05 4096 0.03 8000 181248 204.099 80.2017 4730.05 2359.92 7374.62 7374.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 599.5 6.4e-05 4096 0.03 8000 180224 206.347 80.3138 4137.58 2378.27 6802.85 6803.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 599.5 6.4e-05 4096 0.03 8000 183168 205.03 80.6692 9259.85 2369.7 11915.6 11915.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 599.5 6.4e-05 4096 0.03 8000 182016 204.255 80.1246 6538.76 2372.4 9195.89 9196.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 599.5 6.4e-05 4096 0.03 8000 179712 207.383 80.8542 5335.72 2383.39 8007.7 8007.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 599.5 6.4e-05 4096 0.03 8000 179712 203.514 79.2412 5008.51 2354.61 7646.22 7646.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 599.5 6.4e-05 4096 0.03 8000 178560 208.994 80.3442 4583.27 2385.53 7258.47 7258.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 599.5 6.4e-05 4096 0.03 8000 183040 204.957 80.7775 8933.44 2370.03 11589.5 11589.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 599.5 6.4e-05 4096 0.03 8000 181760 205.853 80.4795 6078.25 2385.59 8750.52 8750.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 599.5 6.4e-05 4096 0.03 8000 180480 206.327 80.8288 5255.19 2378.97 7921.67 7921.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 599.5 6.4e-05 4096 0.03 8000 174080 207.7 79.5791 4596.69 2367.99 7252.29 7252.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 599.5 6.4e-05 4096 0.03 8000 172800 209.471 79.8479 4417.03 2381.33 7088.01 7088.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 599.5 6.4e-05 4096 0.03 7980 183296 204.426 80.8882 7188.53 2369.28 9843.48 9843.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 599.5 6.4e-05 4096 0.03 7980 183296 204.5 80.6874 4691.27 2377.8 7354.59 7354.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 599.5 6.4e-05 4096 0.03 7980 182784 204.22 80.8452 3795.01 2375.16 6455.57 6455.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 599.5 6.4e-05 4096 0.03 7980 182272 204.222 80.597 3278.79 2366.53 5930.46 5930.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 599.5 6.4e-05 4096 0.03 7980 183040 205.383 80.9978 9814.92 2371.78 12473.4 12473.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 599.5 6.4e-05 4096 0.03 7980 183040 205.004 80.7741 6109.63 2373.43 8769.17 8769.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 599.5 6.4e-05 4096 0.03 7980 180480 206.692 80.8654 4940.07 2378.24 7606.21 7606.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 599.5 6.4e-05 4096 0.03 7980 181760 205.852 80.4574 4213.9 2381.36 6881.9 6882.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 599.5 6.4e-05 4096 0.03 7980 182784 204.492 80.8733 9010.27 2374.62 11670.6 11670.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 599.5 6.4e-05 4096 0.03 7980 182784 204.184 80.8355 5656.25 2367.88 8309.48 8309.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 599.5 6.4e-05 4096 0.03 7980 182016 204.446 80.8328 4648.43 2365.53 7299.58 7299.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 599.5 6.4e-05 4096 0.03 7980 181248 204.098 80.2109 4167.73 2361.82 6814.19 6814.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 599.5 6.4e-05 4096 0.03 7980 180480 206.267 80.8439 3589.44 2370.89 6247.78 6248.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 599.5 6.4e-05 4096 0.03 7980 182784 205.069 80.7328 8604.93 2365.63 11256.7 11257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 599.5 6.4e-05 4096 0.03 7980 182784 204.632 80.4626 5458.3 2367.23 8110.96 8111.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 599.5 6.4e-05 4096 0.03 7980 182784 205.121 80.5412 4611.18 2371.08 7268.26 7268.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 599.5 6.4e-05 4096 0.03 7980 182784 204.381 80.4269 4042.73 2367.1 6694.97 6695.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 599.5 6.4e-05 4096 0.03 7980 179200 205.327 79.8165 3504.25 2360.7 6150.41 6150.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 599.5 6.4e-05 4096 0.03 7980 183296 204.52 80.6985 7987.64 2377.55 10650.7 10651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 599.5 6.4e-05 4096 0.03 7980 182272 204.228 80.6031 5366.54 2365.52 8017.24 8017.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 599.5 6.4e-05 4096 0.03 7980 181248 204.105 80.195 4431.58 2361.05 7077.28 7077.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 599.5 6.4e-05 4096 0.03 7980 180224 206.309 80.3071 3973.96 2386.05 6646.97 6647.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 599.5 6.4e-05 4096 0.03 7980 174080 207.608 79.5722 3520.4 2374.16 6182.08 6182.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 599.5 6.4e-05 4096 0.03 8000 182784 204.963 80.7575 7059.49 2372.53 9718.07 9718.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 599.5 6.4e-05 4096 0.03 8000 182272 205.714 80.8548 4523.58 2375.85 7186.34 7186.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 599.5 6.4e-05 4096 0.03 8000 181248 205.829 80.5968 3715.59 2382.24 6384.6 6384.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 599.5 6.4e-05 4096 0.03 8000 180224 206.595 80.8881 3188.99 2384.15 5860.96 5861.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 599.5 6.4e-05 4096 0.03 8000 182400 206.086 80.9282 9442.15 2380.8 12110.3 12110.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 599.5 6.4e-05 4096 0.03 8000 181760 206.422 80.906 5718.22 2376.9 8382.79 8383.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 599.5 6.4e-05 4096 0.03 8000 180480 206.609 80.8428 4711.7 2371.91 7371.4 7371.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 599.5 6.4e-05 4096 0.03 8000 181760 205.825 80.4679 4074.41 2380.03 6741.06 6741.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 599.5 6.4e-05 4096 0.03 8000 179200 206.759 80.2748 3669.71 2380.8 6337.88 6338.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 599.5 6.4e-05 4096 0.03 8000 182016 205.449 80.7829 8673.55 2377.47 11337.6 11337.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 599.5 6.4e-05 4096 0.03 8000 181248 205.771 80.542 5422.65 2383.1 8092.4 8092.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 599.5 6.4e-05 4096 0.03 8000 179712 206.637 80.3651 4431.12 2386.09 7104.55 7104.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 599.5 6.4e-05 4096 0.03 8000 178176 207.11 80.5884 3879 2375 6542.04 6542.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 599.5 6.4e-05 4096 0.03 8000 180480 206.35 80.8175 3464.72 2372.86 6125.1 6125.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 599.5 6.4e-05 4096 0.03 8000 181888 206.063 80.8573 8145.12 2372.33 10804.7 10805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 599.5 6.4e-05 4096 0.03 8000 180992 206.429 80.6554 5171.53 2378.11 7837.05 7837.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 599.5 6.4e-05 4096 0.03 8000 180096 207.894 80.8804 4363.38 2382.25 7034.74 7035.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 599.5 6.4e-05 4096 0.03 8000 179200 208.113 80.953 3798.93 2390.85 6479.2 6479.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 599.5 6.4e-05 4096 0.03 8000 179200 205.298 79.8188 3360.52 2367.02 6012.99 6013.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 599.5 6.4e-05 4096 0.03 8000 182272 205.568 80.8263 7905.29 2374.94 10567 10567.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 599.5 6.4e-05 4096 0.03 8000 180224 206.589 80.8784 5177.03 2383.7 7848.53 7848.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 599.5 6.4e-05 4096 0.03 8000 178176 207.12 80.6078 4230.38 2375.12 6893.56 6893.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 599.5 6.4e-05 4096 0.03 8000 180224 206.32 80.3161 3871.02 2385.45 6543.43 6543.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 599.5 6.4e-05 4096 0.03 8000 174080 207.717 79.5608 3429.67 2374.75 6092.04 6092.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 599.5 6.4e-05 4096 0.03 8000 172032 209.542 80.0073 3156 2380.99 5826.86 5827.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 599.5 6.4e-05 4096 0.03 8064 181504 206.417 80.4257 7041.48 2380.42 9709.08 9709.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 599.5 6.4e-05 4096 0.03 8064 181248 206.193 80.3488 7856.39 2386.96 10530.2 10530.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 599.5 6.4e-05 4096 0.03 8064 181248 206.43 80.3585 5091.53 2381.08 7759.75 7760.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 599.5 6.4e-05 4096 0.03 8064 179712 207.259 80.3742 4124.62 2393.7 6806.29 6806.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 599.5 6.4e-05 4096 0.03 8064 180224 206.11 80.2677 3695.23 2377.04 6358.99 6359.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 599.5 6.4e-05 4096 0.03 8064 179200 209.077 80.4271 3369.94 2391.08 6050.86 6051.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 599.5 6.4e-05 4096 0.03 8064 178176 207.177 79.8962 3097.81 2375.37 5760.58 5760.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 599.5 6.4e-05 4096 0.03 8064 179200 208.518 80.2175 2924.03 2388.8 5601.9 5602.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 599.5 6.4e-05 4096 0.03 8064 180224 206.387 80.3088 2798.41 2376.88 5462.33 5462.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 599.5 6.4e-05 4096 0.03 7980 182784 204.402 80.4181 2727.75 2370.42 5383.32 5383.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 599.5 6.4e-05 4096 0.03 8000 179200 208.078 80.9393 2622.68 2394.61 5306.65 5306.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 599.5 6.4e-05 4096 0.03 8000 179200 205.37 79.8151 2703.85 2361.77 5351.14 5351.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 599.5 6.4e-05 4096 0.03 7968 179200 205.267 79.8163 2675.5 2361.53 5322.43 5322.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 599.5 6.4e-05 4096 0.03 7968 182272 204.263 80.6257 3132.11 2365.93 5783.27 5783.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 599.5 6.4e-05 4096 0.03 7968 176640 204.987 79.3354 4574.06 2355.89 7214.61 7214.86
