<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title></title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 12:50:16 on 22.11.2019 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<A NAME="entity" HREF="#architecture">Go to Architecture</A><pre>
<span class=C>--</span>
<span class=C>-- VHDL Entity Computer_Exerccise_2_lib.C2_T3_Leftshifter.arch_name</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - mfhubu.UNKNOWN (HTC219-713-SPC)</span>
<span class=C>--          at - 13:32:51 10.10.2019</span>
<span class=C>--</span>
<span class=C>-- using Mentor Graphics HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> C2_T3_Leftshifter <span class=K>IS</span>
   <span class=K>PORT</span>(
      data_in  : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);
      data_out : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0)
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> C2_T3_Leftshifter ;
</pre>
<A NAME="architecture" HREF="#entity">Go to Entity</A><pre>
<span class=C>--</span>
<span class=C>-- VHDL Entity Computer_Exerccise_2_lib.C2_T3_Leftshifter.arch_name</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - mfhubu.UNKNOWN (HTC219-713-SPC)</span>
<span class=C>--          at - 13:32:51 10.10.2019</span>
<span class=C>--</span>
<span class=C>-- using Mentor Graphics HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> C2_T3_Leftshifter <span class=K>IS</span>
   <span class=K>PORT</span>(
      data_in  : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);
      data_out : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0)
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> C2_T3_Leftshifter ;


<span class=C>--</span>
<span class=C>-- VHDL Architecture Computer_Exerccise_2_lib.C2_T3_Leftshifter.struct</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - mfhubu.UNKNOWN (HTC219-713-SPC)</span>
<span class=C>--          at - 13:49:03 10.10.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;


<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> C2_T3_Leftshifter <span class=K>IS</span>

   <span class=C>-- Architecture declarations</span>

   <span class=C>-- Internal signal declarations</span>



<span class=K>BEGIN</span>

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_0' of 'and'</span>
   data_out(1) <= data_in(0) <span class=K>AND</span> data_in(0);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_1' of 'and'</span>
   data_out(7) <= data_in(6) <span class=K>AND</span> data_in(6);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_2' of 'and'</span>
   data_out(6) <= data_in(5) <span class=K>AND</span> data_in(5);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_3' of 'and'</span>
   data_out(5) <= data_in(4) <span class=K>AND</span> data_in(4);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_4' of 'and'</span>
   data_out(4) <= data_in(3) <span class=K>AND</span> data_in(3);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_5' of 'and'</span>
   data_out(3) <= data_in(2) <span class=K>AND</span> data_in(2);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_6' of 'and'</span>
   data_out(2) <= data_in(1) <span class=K>AND</span> data_in(1);

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_7' of 'constval'</span>
   data_out(0) <= '0';

   <span class=C>-- Instance port mappings.</span>

<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../../scripts/is.js"></SCRIPT><SCRIPT SRC="../../scripts/imageFrame.js"></SCRIPT>
</body>
