#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 25 21:15:15 2023
# Process ID: 10736
# Current directory: D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1
# Command line: vivado.exe -log DUC_DAC.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DUC_DAC.tcl -notrace
# Log file: D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1/DUC_DAC.vdi
# Journal file: D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source DUC_DAC.tcl -notrace
Command: link_design -top DUC_DAC -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
INFO: [Netlist 29-17] Analyzing 860 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [d:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [d:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.488 ; gain = 587.844
Finished Parsing XDC File [d:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [D:/NU/OFDM_FINAL/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc]
Finished Parsing XDC File [D:/NU/OFDM_FINAL/Up_conv_up_sample/project_1/project_1.srcs/constrs_1/new/Zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1430.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 272 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 238 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1430.488 ; gain = 1042.324
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.745 . Memory (MB): peak = 1430.488 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f539e600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1438.438 ; gain = 7.949

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15fe090d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.737 . Memory (MB): peak = 1575.543 ; gain = 0.082
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19eac7722

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1575.543 ; gain = 0.082
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16be0c88a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1575.543 ; gain = 0.082
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16be0c88a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1575.543 ; gain = 0.082
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16be0c88a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1575.543 ; gain = 0.082
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16be0c88a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1575.543 ; gain = 0.082
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              12  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1575.543 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 185cf7c49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1575.543 ; gain = 0.082

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=120.560 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 42
Number of Flops added for Enable Generation: 7

Ending PowerOpt Patch Enables Task | Checksum: 2497efba4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1889.488 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2497efba4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1889.488 ; gain = 313.945

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 26a048c3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.488 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 26a048c3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1889.488 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1889.488 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 26a048c3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1889.488 ; gain = 459.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1/DUC_DAC_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DUC_DAC_drc_opted.rpt -pb DUC_DAC_drc_opted.pb -rpx DUC_DAC_drc_opted.rpx
Command: report_drc -file DUC_DAC_drc_opted.rpt -pb DUC_DAC_drc_opted.pb -rpx DUC_DAC_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1/DUC_DAC_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[7]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[7]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[7]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[8]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[8]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[8]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[9]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[9]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[9]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[13] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[10]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[13] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[10]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[13] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[10]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[14] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[11]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[14] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[11]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[14] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[11]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[8] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[8] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[5]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[6]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[6]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[7]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[7]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[8]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[8]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[13] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1889.488 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17f3b185a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1889.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5bafa21b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 85ffa7ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 85ffa7ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1889.488 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 85ffa7ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d58de157

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1889.488 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19881be10

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.488 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1961959fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1889.488 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1961959fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1306ec6d5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f34d775e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11c2a939a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15c586d9c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: feedfbd0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 660647b6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 125f421bc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1889.488 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 125f421bc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 137afbfb1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rst_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net ce_out_OBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net OFDM_Transmitter1/u_OFDM_Transmitter_tc/enb_1_32_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 137afbfb1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=120.657. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15a6fee17

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.488 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15a6fee17

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15a6fee17

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15a6fee17

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1889.488 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: b11c8468

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.488 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b11c8468

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.488 ; gain = 0.000
Ending Placer Task | Checksum: 388cce33

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1889.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1/DUC_DAC_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DUC_DAC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DUC_DAC_utilization_placed.rpt -pb DUC_DAC_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DUC_DAC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1889.488 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bb8c6ea ConstDB: 0 ShapeSum: 2cd40749 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 180227ee7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1889.488 ; gain = 0.000
Post Restoration Checksum: NetGraph: d335a12d NumContArr: acecddba Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 180227ee7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 180227ee7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1889.488 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 180227ee7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1889.488 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b397c2eb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1889.488 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=120.520| TNS=0.000  | WHS=0.003  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ba0d0289

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1909.488 ; gain = 20.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18392
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18392
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cd430ef8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.770 ; gain = 30.281

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 652
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=119.643| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ce13c965

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1919.770 ; gain = 30.281
Phase 4 Rip-up And Reroute | Checksum: 1ce13c965

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1919.770 ; gain = 30.281

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ce13c965

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1919.770 ; gain = 30.281

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ce13c965

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1919.770 ; gain = 30.281
Phase 5 Delay and Skew Optimization | Checksum: 1ce13c965

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1919.770 ; gain = 30.281

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 115916922

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1919.770 ; gain = 30.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=119.791| TNS=0.000  | WHS=0.574  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 115916922

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1919.770 ; gain = 30.281
Phase 6 Post Hold Fix | Checksum: 115916922

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1919.770 ; gain = 30.281

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.51108 %
  Global Horizontal Routing Utilization  = 4.26302 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 115916922

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1919.770 ; gain = 30.281

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 115916922

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1919.770 ; gain = 30.281

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b3ad38d0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1919.770 ; gain = 30.281

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=119.791| TNS=0.000  | WHS=0.574  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b3ad38d0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1919.770 ; gain = 30.281
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1919.770 ; gain = 30.281

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1919.770 ; gain = 30.281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1919.770 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1919.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1/DUC_DAC_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DUC_DAC_drc_routed.rpt -pb DUC_DAC_drc_routed.pb -rpx DUC_DAC_drc_routed.rpx
Command: report_drc -file DUC_DAC_drc_routed.rpt -pb DUC_DAC_drc_routed.pb -rpx DUC_DAC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1/DUC_DAC_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DUC_DAC_methodology_drc_routed.rpt -pb DUC_DAC_methodology_drc_routed.pb -rpx DUC_DAC_methodology_drc_routed.rpx
Command: report_methodology -file DUC_DAC_methodology_drc_routed.rpt -pb DUC_DAC_methodology_drc_routed.pb -rpx DUC_DAC_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1/DUC_DAC_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1967.156 ; gain = 47.387
INFO: [runtcl-4] Executing : report_power -file DUC_DAC_power_routed.rpt -pb DUC_DAC_power_summary_routed.pb -rpx DUC_DAC_power_routed.rpx
Command: report_power -file DUC_DAC_power_routed.rpt -pb DUC_DAC_power_summary_routed.pb -rpx DUC_DAC_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1967.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file DUC_DAC_route_status.rpt -pb DUC_DAC_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DUC_DAC_timing_summary_routed.rpt -pb DUC_DAC_timing_summary_routed.pb -rpx DUC_DAC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file DUC_DAC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DUC_DAC_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DUC_DAC_bus_skew_routed.rpt -pb DUC_DAC_bus_skew_routed.pb -rpx DUC_DAC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force DUC_DAC.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[7]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[7]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[7]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[8]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[8]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[8]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[9]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[9]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[9]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[13] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[10]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[13] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[10]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[13] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[10]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[14] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[11]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[14] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[11]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[14] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[11]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[8] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[8] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[5]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay1_out1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[6]) which is driven by a register (ram_reg_0_i_26) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ADDRARDADDR[6]) which is driven by a register (ram_reg_0_i_27) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[10] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[6]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[7]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[11] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[7]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[8]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[12] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[8]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[13] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg has an input control pin OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg/ADDRARDADDR[9] (net: OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Preamble_Indices_LUT_k[5]) which is driven by a register (OFDM_Transmitter1/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/HDL_Counter_out1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DUC_DAC.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/NU/OFDM_FINAL/OFDM_Final/OFDM_Final.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May 25 21:17:52 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xiliinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.480 ; gain = 403.324
INFO: [Common 17-206] Exiting Vivado at Thu May 25 21:17:52 2023...
