MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
BEGINPROGRESS Compiling...
UPDATEPROGRESS 17
MESSAGE_SP VCP2876 "Implicit net declaration, symbol CLK74 has not been declared in module card_driver." "e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v" 57  15
MESSAGE_SP VCP2876 "Implicit net declaration, symbol CLK8 has not been declared in module card_driver." "e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v" 68  14
UPDATEPROGRESS 35
MESSAGE "Pass 2. Processing instantiations."
UPDATEPROGRESS 45
MESSAGE "Pass 3. Processing behavioral statements."
ERROR VCP5103 "Undeclared identifier: temp." "e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v" 60  30
ERROR VCP5103 "Undeclared identifier: period1." "e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v" 62  17
ERROR VCP5103 "Undeclared identifier: temp." "e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v" 63  14
ERROR VCP5103 "Undeclared identifier: period1." "e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v" 66  17
ERROR VCP5103 "Undeclared identifier: period1." "e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v" 66  27
ERROR VCP5103 "Undeclared identifier: period1." "e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v" 68  25
UPDATEPROGRESS 80
ENDPROGRESS Compiling...
FAILURE "Compile failure 6 Errors 0 Warnings  Analysis time: 1[s]."
