// Seed: 2060033668
module module_0 (
    input tri0 module_0,
    input supply0 id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output wand id_6,
    input wire id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wire id_10
);
  always
    if (id_2) begin
      $display;
    end
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output logic id_2,
    input tri0 id_3,
    input supply1 id_4
);
  tri1 id_6 = id_3;
  module_0(
      id_3, id_0, id_0, id_1, id_1, id_1, id_6, id_4, id_3, id_6, id_6
  );
  assign id_2 = 1;
  always @((id_3(1'h0)) or posedge 1) id_2 <= 1;
endmodule
