Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed May  1 22:35:09 2024
| Host         : pc3401h running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demo_timing_summary_routed.rpt -pb demo_timing_summary_routed.pb -rpx demo_timing_summary_routed.rpx -warn_on_violation
| Design       : demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  205         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (205)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (381)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (205)
--------------------------
 There are 205 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (381)
--------------------------------------------------
 There are 381 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  397          inf        0.000                      0                  397           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           397 Endpoints
Min Delay           397 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 1.776ns (31.136%)  route 3.928ns (68.864%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.591     4.442    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  div/s_reg_quotient[9]_i_2/O
                         net (fo=10, routed)          1.014     5.580    div/s_reg_quotient[9]_i_2_n_0
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     5.704 r  div/s_reg_quotient[5]_i_1/O
                         net (fo=1, routed)           0.000     5.704    div/s_reg_quotient[5]_i_1_n_0
    SLICE_X2Y71          FDCE                                         r  div/s_reg_quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 1.776ns (31.204%)  route 3.916ns (68.796%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.608     4.459    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.583 r  div/s_reg_quotient[9]_i_4/O
                         net (fo=10, routed)          0.985     5.568    div/s_reg_quotient[9]_i_4_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.124     5.692 r  div/s_reg_quotient[9]_i_1/O
                         net (fo=1, routed)           0.000     5.692    div/s_reg_quotient[9]_i_1_n_0
    SLICE_X0Y70          FDCE                                         r  div/s_reg_quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.555ns  (logic 1.804ns (32.476%)  route 3.751ns (67.524%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.591     4.442    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  div/s_reg_quotient[9]_i_2/O
                         net (fo=10, routed)          0.837     5.403    div/s_reg_quotient[9]_i_2_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I0_O)        0.152     5.555 r  div/s_reg_quotient[7]_i_1/O
                         net (fo=1, routed)           0.000     5.555    div/s_reg_quotient[7]_i_1_n_0
    SLICE_X0Y70          FDCE                                         r  div/s_reg_quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.540ns  (logic 1.804ns (32.560%)  route 3.736ns (67.440%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.591     4.442    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  div/s_reg_quotient[9]_i_2/O
                         net (fo=10, routed)          0.823     5.388    div/s_reg_quotient[9]_i_2_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.152     5.540 r  div/s_reg_quotient[2]_i_1/O
                         net (fo=1, routed)           0.000     5.540    div/s_reg_quotient[2]_i_1_n_0
    SLICE_X2Y71          FDCE                                         r  div/s_reg_quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.527ns  (logic 1.776ns (32.134%)  route 3.751ns (67.866%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.591     4.442    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  div/s_reg_quotient[9]_i_2/O
                         net (fo=10, routed)          0.837     5.403    div/s_reg_quotient[9]_i_2_n_0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.124     5.527 r  div/s_reg_quotient[6]_i_1/O
                         net (fo=1, routed)           0.000     5.527    div/s_reg_quotient[6]_i_1_n_0
    SLICE_X0Y70          FDCE                                         r  div/s_reg_quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.520ns  (logic 1.776ns (32.176%)  route 3.744ns (67.824%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.591     4.442    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  div/s_reg_quotient[9]_i_2/O
                         net (fo=10, routed)          0.830     5.396    div/s_reg_quotient[9]_i_2_n_0
    SLICE_X0Y70          LUT6 (Prop_lut6_I5_O)        0.124     5.520 r  div/s_reg_quotient[8]_i_1/O
                         net (fo=1, routed)           0.000     5.520    div/s_reg_quotient[8]_i_1_n_0
    SLICE_X0Y70          FDCE                                         r  div/s_reg_quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.512ns  (logic 1.776ns (32.218%)  route 3.736ns (67.782%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.591     4.442    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  div/s_reg_quotient[9]_i_2/O
                         net (fo=10, routed)          0.823     5.388    div/s_reg_quotient[9]_i_2_n_0
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     5.512 r  div/s_reg_quotient[1]_i_1/O
                         net (fo=1, routed)           0.000     5.512    div/s_reg_quotient[1]_i_1_n_0
    SLICE_X2Y71          FDCE                                         r  div/s_reg_quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.404ns  (logic 1.800ns (33.306%)  route 3.604ns (66.694%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.591     4.442    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  div/s_reg_quotient[9]_i_2/O
                         net (fo=10, routed)          0.691     5.256    div/s_reg_quotient[9]_i_2_n_0
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.148     5.404 r  div/s_reg_quotient[4]_i_1/O
                         net (fo=1, routed)           0.000     5.404    div/s_reg_quotient[4]_i_1_n_0
    SLICE_X2Y71          FDCE                                         r  div/s_reg_quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.404ns  (logic 1.776ns (32.865%)  route 3.628ns (67.135%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.608     4.459    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.583 r  div/s_reg_quotient[9]_i_4/O
                         net (fo=10, routed)          0.697     5.280    div/s_reg_quotient[9]_i_4_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.124     5.404 r  div/s_reg_quotient[3]_i_1/O
                         net (fo=1, routed)           0.000     5.404    div/s_reg_quotient[3]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  div/s_reg_quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_remainder_reg[0][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/s_reg_quotient_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.380ns  (logic 1.776ns (33.008%)  route 3.604ns (66.992%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=2 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  div/m_reg_remainder_reg[0][5]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  div/m_reg_remainder_reg[0][5]/Q
                         net (fo=9, routed)           0.917     1.435    div/p_1_in47_in
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.124     1.559 r  div/v_partial_rem_final00_carry_i_1/O
                         net (fo=1, routed)           0.398     1.957    div/v_sum_final1
    SLICE_X3Y69          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     2.541 f  div/v_partial_rem_final00_carry/O[2]
                         net (fo=2, routed)           1.007     3.549    div/sel0[2]
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.302     3.851 r  div/s_reg_quotient[9]_i_6/O
                         net (fo=2, routed)           0.591     4.442    div/s_reg_quotient[9]_i_6_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I4_O)        0.124     4.566 r  div/s_reg_quotient[9]_i_2/O
                         net (fo=10, routed)          0.691     5.256    div/s_reg_quotient[9]_i_2_n_0
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.124     5.380 r  div/s_reg_quotient[0]_i_1/O
                         net (fo=1, routed)           0.000     5.380    div/s_reg_quotient[0]_i_1_n_0
    SLICE_X2Y71          FDCE                                         r  div/s_reg_quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div/m_reg_dvsr_reg[4][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_dvsr_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE                         0.000     0.000 r  div/m_reg_dvsr_reg[4][1]/C
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div/m_reg_dvsr_reg[4][1]/Q
                         net (fo=2, routed)           0.112     0.253    div/m_reg_dvsr_reg_n_0_[4][1]
    SLICE_X5Y64          FDCE                                         r  div/m_reg_dvsr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_quotient_reg[2][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_quotient_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE                         0.000     0.000 r  div/m_reg_quotient_reg[2][2]/C
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div/m_reg_quotient_reg[2][2]/Q
                         net (fo=1, routed)           0.120     0.261    div/m_reg_quotient_reg_n_0_[2][2]
    SLICE_X4Y65          FDCE                                         r  div/m_reg_quotient_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_dvsr_reg[4][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_dvsr_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE                         0.000     0.000 r  div/m_reg_dvsr_reg[4][0]/C
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div/m_reg_dvsr_reg[4][0]/Q
                         net (fo=2, routed)           0.123     0.264    div/m_reg_dvsr_reg_n_0_[4][0]
    SLICE_X7Y65          FDCE                                         r  div/m_reg_dvsr_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_dvsr_reg[6][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_dvsr_reg[5][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE                         0.000     0.000 r  div/m_reg_dvsr_reg[6][4]/C
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div/m_reg_dvsr_reg[6][4]/Q
                         net (fo=2, routed)           0.123     0.264    div/m_reg_dvsr_reg_n_0_[6][4]
    SLICE_X6Y63          FDCE                                         r  div/m_reg_dvsr_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_dvd_reg_c_4/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_dvd_reg_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE                         0.000     0.000 r  div/m_reg_dvd_reg_c_4/C
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  div/m_reg_dvd_reg_c_4/Q
                         net (fo=3, routed)           0.124     0.288    div/m_reg_dvd_reg_c_4_n_0
    SLICE_X3Y64          FDCE                                         r  div/m_reg_dvd_reg_c_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_dvsr_reg[5][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_dvsr_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.708%)  route 0.155ns (52.292%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE                         0.000     0.000 r  div/m_reg_dvsr_reg[5][0]/C
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div/m_reg_dvsr_reg[5][0]/Q
                         net (fo=2, routed)           0.155     0.296    div/m_reg_dvsr_reg_n_0_[5][0]
    SLICE_X7Y64          FDCE                                         r  div/m_reg_dvsr_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_dvd_reg_c_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_dvd_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE                         0.000     0.000 r  div/m_reg_dvd_reg_c_2/C
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  div/m_reg_dvd_reg_c_2/Q
                         net (fo=3, routed)           0.094     0.258    div/m_reg_dvd_reg_c_2_n_0
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.045     0.303 r  div/m_reg_dvd_reg_gate__0/O
                         net (fo=1, routed)           0.000     0.303    div/m_reg_dvd_reg_gate__0_n_0
    SLICE_X3Y63          FDCE                                         r  div/m_reg_dvd_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_dvsr_reg[4][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_dvsr_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE                         0.000     0.000 r  div/m_reg_dvsr_reg[4][2]/C
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div/m_reg_dvsr_reg[4][2]/Q
                         net (fo=2, routed)           0.164     0.305    div/m_reg_dvsr_reg_n_0_[4][2]
    SLICE_X5Y64          FDCE                                         r  div/m_reg_dvsr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_dvd_reg_c_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_quotient_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE                         0.000     0.000 r  div/m_reg_dvd_reg_c_2/C
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  div/m_reg_dvd_reg_c_2/Q
                         net (fo=3, routed)           0.094     0.258    div/m_reg_dvd_reg_c_2_n_0
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.048     0.306 r  div/m_reg_quotient_reg_gate__4/O
                         net (fo=1, routed)           0.000     0.306    div/m_reg_quotient_reg_gate__4_n_0
    SLICE_X3Y63          FDCE                                         r  div/m_reg_quotient_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/m_reg_dvsr_reg[8][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div/m_reg_dvsr_reg[7][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.472%)  route 0.169ns (54.528%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  div/m_reg_dvsr_reg[8][5]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div/m_reg_dvsr_reg[8][5]/Q
                         net (fo=8, routed)           0.169     0.310    div/p_0_in31_in
    SLICE_X4Y60          FDCE                                         r  div/m_reg_dvsr_reg[7][5]/D
  -------------------------------------------------------------------    -------------------





