.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* RD */
.set RD__0__DM__MASK, 0x38
.set RD__0__DM__SHIFT, 3
.set RD__0__DR, CYREG_PRT3_DR
.set RD__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set RD__0__HSIOM_MASK, 0x000000F0
.set RD__0__HSIOM_SHIFT, 4
.set RD__0__INTCFG, CYREG_PRT3_INTCFG
.set RD__0__INTSTAT, CYREG_PRT3_INTSTAT
.set RD__0__MASK, 0x02
.set RD__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set RD__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set RD__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set RD__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set RD__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set RD__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set RD__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set RD__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set RD__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set RD__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set RD__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set RD__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set RD__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set RD__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set RD__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set RD__0__PC, CYREG_PRT3_PC
.set RD__0__PC2, CYREG_PRT3_PC2
.set RD__0__PORT, 3
.set RD__0__PS, CYREG_PRT3_PS
.set RD__0__SHIFT, 1
.set RD__DR, CYREG_PRT3_DR
.set RD__INTCFG, CYREG_PRT3_INTCFG
.set RD__INTSTAT, CYREG_PRT3_INTSTAT
.set RD__MASK, 0x02
.set RD__PA__CFG0, CYREG_UDB_PA3_CFG0
.set RD__PA__CFG1, CYREG_UDB_PA3_CFG1
.set RD__PA__CFG10, CYREG_UDB_PA3_CFG10
.set RD__PA__CFG11, CYREG_UDB_PA3_CFG11
.set RD__PA__CFG12, CYREG_UDB_PA3_CFG12
.set RD__PA__CFG13, CYREG_UDB_PA3_CFG13
.set RD__PA__CFG14, CYREG_UDB_PA3_CFG14
.set RD__PA__CFG2, CYREG_UDB_PA3_CFG2
.set RD__PA__CFG3, CYREG_UDB_PA3_CFG3
.set RD__PA__CFG4, CYREG_UDB_PA3_CFG4
.set RD__PA__CFG5, CYREG_UDB_PA3_CFG5
.set RD__PA__CFG6, CYREG_UDB_PA3_CFG6
.set RD__PA__CFG7, CYREG_UDB_PA3_CFG7
.set RD__PA__CFG8, CYREG_UDB_PA3_CFG8
.set RD__PA__CFG9, CYREG_UDB_PA3_CFG9
.set RD__PC, CYREG_PRT3_PC
.set RD__PC2, CYREG_PRT3_PC2
.set RD__PORT, 3
.set RD__PS, CYREG_PRT3_PS
.set RD__SHIFT, 1

/* WR */
.set WR__0__DM__MASK, 0x38
.set WR__0__DM__SHIFT, 3
.set WR__0__DR, CYREG_PRT1_DR
.set WR__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set WR__0__HSIOM_MASK, 0x000000F0
.set WR__0__HSIOM_SHIFT, 4
.set WR__0__INTCFG, CYREG_PRT1_INTCFG
.set WR__0__INTSTAT, CYREG_PRT1_INTSTAT
.set WR__0__MASK, 0x02
.set WR__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set WR__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set WR__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set WR__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set WR__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set WR__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set WR__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set WR__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set WR__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set WR__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set WR__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set WR__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set WR__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set WR__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set WR__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set WR__0__PC, CYREG_PRT1_PC
.set WR__0__PC2, CYREG_PRT1_PC2
.set WR__0__PORT, 1
.set WR__0__PS, CYREG_PRT1_PS
.set WR__0__SHIFT, 1
.set WR__DR, CYREG_PRT1_DR
.set WR__INTCFG, CYREG_PRT1_INTCFG
.set WR__INTSTAT, CYREG_PRT1_INTSTAT
.set WR__MASK, 0x02
.set WR__PA__CFG0, CYREG_UDB_PA1_CFG0
.set WR__PA__CFG1, CYREG_UDB_PA1_CFG1
.set WR__PA__CFG10, CYREG_UDB_PA1_CFG10
.set WR__PA__CFG11, CYREG_UDB_PA1_CFG11
.set WR__PA__CFG12, CYREG_UDB_PA1_CFG12
.set WR__PA__CFG13, CYREG_UDB_PA1_CFG13
.set WR__PA__CFG14, CYREG_UDB_PA1_CFG14
.set WR__PA__CFG2, CYREG_UDB_PA1_CFG2
.set WR__PA__CFG3, CYREG_UDB_PA1_CFG3
.set WR__PA__CFG4, CYREG_UDB_PA1_CFG4
.set WR__PA__CFG5, CYREG_UDB_PA1_CFG5
.set WR__PA__CFG6, CYREG_UDB_PA1_CFG6
.set WR__PA__CFG7, CYREG_UDB_PA1_CFG7
.set WR__PA__CFG8, CYREG_UDB_PA1_CFG8
.set WR__PA__CFG9, CYREG_UDB_PA1_CFG9
.set WR__PC, CYREG_PRT1_PC
.set WR__PC2, CYREG_PRT1_PC2
.set WR__PORT, 1
.set WR__PS, CYREG_PRT1_PS
.set WR__SHIFT, 1

/* IDX */
.set IDX__0__DM__MASK, 0x1C0
.set IDX__0__DM__SHIFT, 6
.set IDX__0__DR, CYREG_PRT1_DR
.set IDX__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set IDX__0__HSIOM_MASK, 0x00000F00
.set IDX__0__HSIOM_SHIFT, 8
.set IDX__0__INTCFG, CYREG_PRT1_INTCFG
.set IDX__0__INTSTAT, CYREG_PRT1_INTSTAT
.set IDX__0__MASK, 0x04
.set IDX__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IDX__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IDX__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IDX__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IDX__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IDX__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IDX__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IDX__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IDX__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IDX__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IDX__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IDX__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IDX__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IDX__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IDX__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IDX__0__PC, CYREG_PRT1_PC
.set IDX__0__PC2, CYREG_PRT1_PC2
.set IDX__0__PORT, 1
.set IDX__0__PS, CYREG_PRT1_PS
.set IDX__0__SHIFT, 2
.set IDX__DR, CYREG_PRT1_DR
.set IDX__INTCFG, CYREG_PRT1_INTCFG
.set IDX__INTSTAT, CYREG_PRT1_INTSTAT
.set IDX__MASK, 0x04
.set IDX__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IDX__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IDX__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IDX__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IDX__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IDX__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IDX__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IDX__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IDX__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IDX__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IDX__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IDX__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IDX__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IDX__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IDX__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IDX__PC, CYREG_PRT1_PC
.set IDX__PC2, CYREG_PRT1_PC2
.set IDX__PORT, 1
.set IDX__PS, CYREG_PRT1_PS
.set IDX__SHIFT, 2

/* SE0 */
.set SE0__0__DM__MASK, 0x07
.set SE0__0__DM__SHIFT, 0
.set SE0__0__DR, CYREG_PRT1_DR
.set SE0__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SE0__0__HSIOM_MASK, 0x0000000F
.set SE0__0__HSIOM_SHIFT, 0
.set SE0__0__INTCFG, CYREG_PRT1_INTCFG
.set SE0__0__INTSTAT, CYREG_PRT1_INTSTAT
.set SE0__0__MASK, 0x01
.set SE0__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SE0__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SE0__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SE0__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SE0__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SE0__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SE0__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SE0__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SE0__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SE0__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SE0__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SE0__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SE0__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SE0__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SE0__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SE0__0__PC, CYREG_PRT1_PC
.set SE0__0__PC2, CYREG_PRT1_PC2
.set SE0__0__PORT, 1
.set SE0__0__PS, CYREG_PRT1_PS
.set SE0__0__SHIFT, 0
.set SE0__DR, CYREG_PRT1_DR
.set SE0__INTCFG, CYREG_PRT1_INTCFG
.set SE0__INTSTAT, CYREG_PRT1_INTSTAT
.set SE0__MASK, 0x01
.set SE0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SE0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SE0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SE0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SE0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SE0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SE0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SE0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SE0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SE0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SE0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SE0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SE0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SE0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SE0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SE0__PC, CYREG_PRT1_PC
.set SE0__PC2, CYREG_PRT1_PC2
.set SE0__PORT, 1
.set SE0__PS, CYREG_PRT1_PS
.set SE0__SHIFT, 0

/* SE1 */
.set SE1__0__DM__MASK, 0x07
.set SE1__0__DM__SHIFT, 0
.set SE1__0__DR, CYREG_PRT3_DR
.set SE1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SE1__0__HSIOM_MASK, 0x0000000F
.set SE1__0__HSIOM_SHIFT, 0
.set SE1__0__INTCFG, CYREG_PRT3_INTCFG
.set SE1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SE1__0__MASK, 0x01
.set SE1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SE1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SE1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SE1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SE1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SE1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SE1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SE1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SE1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SE1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SE1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SE1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SE1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SE1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SE1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SE1__0__PC, CYREG_PRT3_PC
.set SE1__0__PC2, CYREG_PRT3_PC2
.set SE1__0__PORT, 3
.set SE1__0__PS, CYREG_PRT3_PS
.set SE1__0__SHIFT, 0
.set SE1__DR, CYREG_PRT3_DR
.set SE1__INTCFG, CYREG_PRT3_INTCFG
.set SE1__INTSTAT, CYREG_PRT3_INTSTAT
.set SE1__MASK, 0x01
.set SE1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SE1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SE1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SE1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SE1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SE1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SE1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SE1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SE1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SE1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SE1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SE1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SE1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SE1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SE1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SE1__PC, CYREG_PRT3_PC
.set SE1__PC2, CYREG_PRT3_PC2
.set SE1__PORT, 3
.set SE1__PS, CYREG_PRT3_PS
.set SE1__SHIFT, 0

/* SE2 */
.set SE2__0__DM__MASK, 0x1C0000
.set SE2__0__DM__SHIFT, 18
.set SE2__0__DR, CYREG_PRT3_DR
.set SE2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SE2__0__HSIOM_MASK, 0x0F000000
.set SE2__0__HSIOM_SHIFT, 24
.set SE2__0__INTCFG, CYREG_PRT3_INTCFG
.set SE2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SE2__0__MASK, 0x40
.set SE2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SE2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SE2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SE2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SE2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SE2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SE2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SE2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SE2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SE2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SE2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SE2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SE2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SE2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SE2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SE2__0__PC, CYREG_PRT3_PC
.set SE2__0__PC2, CYREG_PRT3_PC2
.set SE2__0__PORT, 3
.set SE2__0__PS, CYREG_PRT3_PS
.set SE2__0__SHIFT, 6
.set SE2__DR, CYREG_PRT3_DR
.set SE2__INTCFG, CYREG_PRT3_INTCFG
.set SE2__INTSTAT, CYREG_PRT3_INTSTAT
.set SE2__MASK, 0x40
.set SE2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SE2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SE2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SE2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SE2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SE2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SE2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SE2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SE2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SE2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SE2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SE2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SE2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SE2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SE2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SE2__PC, CYREG_PRT3_PC
.set SE2__PC2, CYREG_PRT3_PC2
.set SE2__PORT, 3
.set SE2__PS, CYREG_PRT3_PS
.set SE2__SHIFT, 6

/* SE3 */
.set SE3__0__DM__MASK, 0xE00000
.set SE3__0__DM__SHIFT, 21
.set SE3__0__DR, CYREG_PRT3_DR
.set SE3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SE3__0__HSIOM_MASK, 0xF0000000
.set SE3__0__HSIOM_SHIFT, 28
.set SE3__0__INTCFG, CYREG_PRT3_INTCFG
.set SE3__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SE3__0__MASK, 0x80
.set SE3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SE3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SE3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SE3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SE3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SE3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SE3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SE3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SE3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SE3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SE3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SE3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SE3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SE3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SE3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SE3__0__PC, CYREG_PRT3_PC
.set SE3__0__PC2, CYREG_PRT3_PC2
.set SE3__0__PORT, 3
.set SE3__0__PS, CYREG_PRT3_PS
.set SE3__0__SHIFT, 7
.set SE3__DR, CYREG_PRT3_DR
.set SE3__INTCFG, CYREG_PRT3_INTCFG
.set SE3__INTSTAT, CYREG_PRT3_INTSTAT
.set SE3__MASK, 0x80
.set SE3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SE3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SE3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SE3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SE3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SE3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SE3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SE3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SE3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SE3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SE3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SE3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SE3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SE3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SE3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SE3__PC, CYREG_PRT3_PC
.set SE3__PC2, CYREG_PRT3_PC2
.set SE3__PORT, 3
.set SE3__PS, CYREG_PRT3_PS
.set SE3__SHIFT, 7

/* SIA */
.set SIA__0__DM__MASK, 0x7000
.set SIA__0__DM__SHIFT, 12
.set SIA__0__DR, CYREG_PRT3_DR
.set SIA__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SIA__0__HSIOM_MASK, 0x000F0000
.set SIA__0__HSIOM_SHIFT, 16
.set SIA__0__INTCFG, CYREG_PRT3_INTCFG
.set SIA__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SIA__0__MASK, 0x10
.set SIA__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SIA__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SIA__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SIA__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SIA__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SIA__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SIA__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SIA__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SIA__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SIA__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SIA__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SIA__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SIA__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SIA__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SIA__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SIA__0__PC, CYREG_PRT3_PC
.set SIA__0__PC2, CYREG_PRT3_PC2
.set SIA__0__PORT, 3
.set SIA__0__PS, CYREG_PRT3_PS
.set SIA__0__SHIFT, 4
.set SIA__DR, CYREG_PRT3_DR
.set SIA__INTCFG, CYREG_PRT3_INTCFG
.set SIA__INTSTAT, CYREG_PRT3_INTSTAT
.set SIA__MASK, 0x10
.set SIA__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SIA__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SIA__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SIA__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SIA__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SIA__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SIA__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SIA__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SIA__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SIA__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SIA__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SIA__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SIA__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SIA__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SIA__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SIA__PC, CYREG_PRT3_PC
.set SIA__PC2, CYREG_PRT3_PC2
.set SIA__PORT, 3
.set SIA__PS, CYREG_PRT3_PS
.set SIA__SHIFT, 4

/* SIP */
.set SIP__0__DM__MASK, 0x38000
.set SIP__0__DM__SHIFT, 15
.set SIP__0__DR, CYREG_PRT3_DR
.set SIP__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SIP__0__HSIOM_MASK, 0x00F00000
.set SIP__0__HSIOM_SHIFT, 20
.set SIP__0__INTCFG, CYREG_PRT3_INTCFG
.set SIP__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SIP__0__MASK, 0x20
.set SIP__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SIP__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SIP__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SIP__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SIP__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SIP__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SIP__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SIP__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SIP__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SIP__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SIP__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SIP__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SIP__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SIP__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SIP__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SIP__0__PC, CYREG_PRT3_PC
.set SIP__0__PC2, CYREG_PRT3_PC2
.set SIP__0__PORT, 3
.set SIP__0__PS, CYREG_PRT3_PS
.set SIP__0__SHIFT, 5
.set SIP__DR, CYREG_PRT3_DR
.set SIP__INTCFG, CYREG_PRT3_INTCFG
.set SIP__INTSTAT, CYREG_PRT3_INTSTAT
.set SIP__MASK, 0x20
.set SIP__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SIP__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SIP__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SIP__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SIP__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SIP__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SIP__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SIP__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SIP__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SIP__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SIP__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SIP__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SIP__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SIP__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SIP__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SIP__PC, CYREG_PRT3_PC
.set SIP__PC2, CYREG_PRT3_PC2
.set SIP__PORT, 3
.set SIP__PS, CYREG_PRT3_PS
.set SIP__SHIFT, 5

/* AD_H */
.set AD_H__0__DM__MASK, 0x07
.set AD_H__0__DM__SHIFT, 0
.set AD_H__0__DR, CYREG_PRT0_DR
.set AD_H__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set AD_H__0__HSIOM_MASK, 0x0000000F
.set AD_H__0__HSIOM_SHIFT, 0
.set AD_H__0__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__0__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__0__MASK, 0x01
.set AD_H__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__0__PC, CYREG_PRT0_PC
.set AD_H__0__PC2, CYREG_PRT0_PC2
.set AD_H__0__PORT, 0
.set AD_H__0__PS, CYREG_PRT0_PS
.set AD_H__0__SHIFT, 0
.set AD_H__1__DM__MASK, 0x38
.set AD_H__1__DM__SHIFT, 3
.set AD_H__1__DR, CYREG_PRT0_DR
.set AD_H__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set AD_H__1__HSIOM_MASK, 0x000000F0
.set AD_H__1__HSIOM_SHIFT, 4
.set AD_H__1__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__1__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__1__MASK, 0x02
.set AD_H__1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__1__PC, CYREG_PRT0_PC
.set AD_H__1__PC2, CYREG_PRT0_PC2
.set AD_H__1__PORT, 0
.set AD_H__1__PS, CYREG_PRT0_PS
.set AD_H__1__SHIFT, 1
.set AD_H__2__DM__MASK, 0x1C0
.set AD_H__2__DM__SHIFT, 6
.set AD_H__2__DR, CYREG_PRT0_DR
.set AD_H__2__HSIOM, CYREG_HSIOM_PORT_SEL0
.set AD_H__2__HSIOM_MASK, 0x00000F00
.set AD_H__2__HSIOM_SHIFT, 8
.set AD_H__2__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__2__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__2__MASK, 0x04
.set AD_H__2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__2__PC, CYREG_PRT0_PC
.set AD_H__2__PC2, CYREG_PRT0_PC2
.set AD_H__2__PORT, 0
.set AD_H__2__PS, CYREG_PRT0_PS
.set AD_H__2__SHIFT, 2
.set AD_H__3__DM__MASK, 0xE00
.set AD_H__3__DM__SHIFT, 9
.set AD_H__3__DR, CYREG_PRT0_DR
.set AD_H__3__HSIOM, CYREG_HSIOM_PORT_SEL0
.set AD_H__3__HSIOM_MASK, 0x0000F000
.set AD_H__3__HSIOM_SHIFT, 12
.set AD_H__3__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__3__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__3__MASK, 0x08
.set AD_H__3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__3__PC, CYREG_PRT0_PC
.set AD_H__3__PC2, CYREG_PRT0_PC2
.set AD_H__3__PORT, 0
.set AD_H__3__PS, CYREG_PRT0_PS
.set AD_H__3__SHIFT, 3
.set AD_H__4__DM__MASK, 0x7000
.set AD_H__4__DM__SHIFT, 12
.set AD_H__4__DR, CYREG_PRT0_DR
.set AD_H__4__HSIOM, CYREG_HSIOM_PORT_SEL0
.set AD_H__4__HSIOM_MASK, 0x000F0000
.set AD_H__4__HSIOM_SHIFT, 16
.set AD_H__4__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__4__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__4__MASK, 0x10
.set AD_H__4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__4__PC, CYREG_PRT0_PC
.set AD_H__4__PC2, CYREG_PRT0_PC2
.set AD_H__4__PORT, 0
.set AD_H__4__PS, CYREG_PRT0_PS
.set AD_H__4__SHIFT, 4
.set AD_H__5__DM__MASK, 0x38000
.set AD_H__5__DM__SHIFT, 15
.set AD_H__5__DR, CYREG_PRT0_DR
.set AD_H__5__HSIOM, CYREG_HSIOM_PORT_SEL0
.set AD_H__5__HSIOM_MASK, 0x00F00000
.set AD_H__5__HSIOM_SHIFT, 20
.set AD_H__5__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__5__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__5__MASK, 0x20
.set AD_H__5__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__5__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__5__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__5__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__5__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__5__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__5__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__5__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__5__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__5__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__5__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__5__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__5__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__5__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__5__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__5__PC, CYREG_PRT0_PC
.set AD_H__5__PC2, CYREG_PRT0_PC2
.set AD_H__5__PORT, 0
.set AD_H__5__PS, CYREG_PRT0_PS
.set AD_H__5__SHIFT, 5
.set AD_H__6__DM__MASK, 0x1C0000
.set AD_H__6__DM__SHIFT, 18
.set AD_H__6__DR, CYREG_PRT0_DR
.set AD_H__6__HSIOM, CYREG_HSIOM_PORT_SEL0
.set AD_H__6__HSIOM_MASK, 0x0F000000
.set AD_H__6__HSIOM_SHIFT, 24
.set AD_H__6__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__6__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__6__MASK, 0x40
.set AD_H__6__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__6__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__6__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__6__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__6__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__6__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__6__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__6__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__6__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__6__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__6__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__6__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__6__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__6__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__6__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__6__PC, CYREG_PRT0_PC
.set AD_H__6__PC2, CYREG_PRT0_PC2
.set AD_H__6__PORT, 0
.set AD_H__6__PS, CYREG_PRT0_PS
.set AD_H__6__SHIFT, 6
.set AD_H__7__DM__MASK, 0xE00000
.set AD_H__7__DM__SHIFT, 21
.set AD_H__7__DR, CYREG_PRT0_DR
.set AD_H__7__HSIOM, CYREG_HSIOM_PORT_SEL0
.set AD_H__7__HSIOM_MASK, 0xF0000000
.set AD_H__7__HSIOM_SHIFT, 28
.set AD_H__7__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__7__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__7__MASK, 0x80
.set AD_H__7__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__7__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__7__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__7__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__7__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__7__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__7__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__7__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__7__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__7__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__7__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__7__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__7__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__7__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__7__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__7__PC, CYREG_PRT0_PC
.set AD_H__7__PC2, CYREG_PRT0_PC2
.set AD_H__7__PORT, 0
.set AD_H__7__PS, CYREG_PRT0_PS
.set AD_H__7__SHIFT, 7
.set AD_H__DR, CYREG_PRT0_DR
.set AD_H__INTCFG, CYREG_PRT0_INTCFG
.set AD_H__INTSTAT, CYREG_PRT0_INTSTAT
.set AD_H__MASK, 0xFF
.set AD_H__PA__CFG0, CYREG_UDB_PA0_CFG0
.set AD_H__PA__CFG1, CYREG_UDB_PA0_CFG1
.set AD_H__PA__CFG10, CYREG_UDB_PA0_CFG10
.set AD_H__PA__CFG11, CYREG_UDB_PA0_CFG11
.set AD_H__PA__CFG12, CYREG_UDB_PA0_CFG12
.set AD_H__PA__CFG13, CYREG_UDB_PA0_CFG13
.set AD_H__PA__CFG14, CYREG_UDB_PA0_CFG14
.set AD_H__PA__CFG2, CYREG_UDB_PA0_CFG2
.set AD_H__PA__CFG3, CYREG_UDB_PA0_CFG3
.set AD_H__PA__CFG4, CYREG_UDB_PA0_CFG4
.set AD_H__PA__CFG5, CYREG_UDB_PA0_CFG5
.set AD_H__PA__CFG6, CYREG_UDB_PA0_CFG6
.set AD_H__PA__CFG7, CYREG_UDB_PA0_CFG7
.set AD_H__PA__CFG8, CYREG_UDB_PA0_CFG8
.set AD_H__PA__CFG9, CYREG_UDB_PA0_CFG9
.set AD_H__PC, CYREG_PRT0_PC
.set AD_H__PC2, CYREG_PRT0_PC2
.set AD_H__PORT, 0
.set AD_H__PS, CYREG_PRT0_PS
.set AD_H__SHIFT, 0

/* AD_L */
.set AD_L__0__DM__MASK, 0x07
.set AD_L__0__DM__SHIFT, 0
.set AD_L__0__DR, CYREG_PRT2_DR
.set AD_L__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AD_L__0__HSIOM_MASK, 0x0000000F
.set AD_L__0__HSIOM_SHIFT, 0
.set AD_L__0__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__0__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__0__MASK, 0x01
.set AD_L__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__0__PC, CYREG_PRT2_PC
.set AD_L__0__PC2, CYREG_PRT2_PC2
.set AD_L__0__PORT, 2
.set AD_L__0__PS, CYREG_PRT2_PS
.set AD_L__0__SHIFT, 0
.set AD_L__1__DM__MASK, 0x38
.set AD_L__1__DM__SHIFT, 3
.set AD_L__1__DR, CYREG_PRT2_DR
.set AD_L__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AD_L__1__HSIOM_MASK, 0x000000F0
.set AD_L__1__HSIOM_SHIFT, 4
.set AD_L__1__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__1__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__1__MASK, 0x02
.set AD_L__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__1__PC, CYREG_PRT2_PC
.set AD_L__1__PC2, CYREG_PRT2_PC2
.set AD_L__1__PORT, 2
.set AD_L__1__PS, CYREG_PRT2_PS
.set AD_L__1__SHIFT, 1
.set AD_L__2__DM__MASK, 0x1C0
.set AD_L__2__DM__SHIFT, 6
.set AD_L__2__DR, CYREG_PRT2_DR
.set AD_L__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AD_L__2__HSIOM_MASK, 0x00000F00
.set AD_L__2__HSIOM_SHIFT, 8
.set AD_L__2__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__2__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__2__MASK, 0x04
.set AD_L__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__2__PC, CYREG_PRT2_PC
.set AD_L__2__PC2, CYREG_PRT2_PC2
.set AD_L__2__PORT, 2
.set AD_L__2__PS, CYREG_PRT2_PS
.set AD_L__2__SHIFT, 2
.set AD_L__3__DM__MASK, 0xE00
.set AD_L__3__DM__SHIFT, 9
.set AD_L__3__DR, CYREG_PRT2_DR
.set AD_L__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AD_L__3__HSIOM_MASK, 0x0000F000
.set AD_L__3__HSIOM_SHIFT, 12
.set AD_L__3__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__3__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__3__MASK, 0x08
.set AD_L__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__3__PC, CYREG_PRT2_PC
.set AD_L__3__PC2, CYREG_PRT2_PC2
.set AD_L__3__PORT, 2
.set AD_L__3__PS, CYREG_PRT2_PS
.set AD_L__3__SHIFT, 3
.set AD_L__4__DM__MASK, 0x7000
.set AD_L__4__DM__SHIFT, 12
.set AD_L__4__DR, CYREG_PRT2_DR
.set AD_L__4__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AD_L__4__HSIOM_MASK, 0x000F0000
.set AD_L__4__HSIOM_SHIFT, 16
.set AD_L__4__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__4__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__4__MASK, 0x10
.set AD_L__4__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__4__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__4__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__4__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__4__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__4__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__4__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__4__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__4__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__4__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__4__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__4__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__4__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__4__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__4__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__4__PC, CYREG_PRT2_PC
.set AD_L__4__PC2, CYREG_PRT2_PC2
.set AD_L__4__PORT, 2
.set AD_L__4__PS, CYREG_PRT2_PS
.set AD_L__4__SHIFT, 4
.set AD_L__5__DM__MASK, 0x38000
.set AD_L__5__DM__SHIFT, 15
.set AD_L__5__DR, CYREG_PRT2_DR
.set AD_L__5__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AD_L__5__HSIOM_MASK, 0x00F00000
.set AD_L__5__HSIOM_SHIFT, 20
.set AD_L__5__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__5__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__5__MASK, 0x20
.set AD_L__5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__5__PC, CYREG_PRT2_PC
.set AD_L__5__PC2, CYREG_PRT2_PC2
.set AD_L__5__PORT, 2
.set AD_L__5__PS, CYREG_PRT2_PS
.set AD_L__5__SHIFT, 5
.set AD_L__6__DM__MASK, 0x1C0000
.set AD_L__6__DM__SHIFT, 18
.set AD_L__6__DR, CYREG_PRT2_DR
.set AD_L__6__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AD_L__6__HSIOM_MASK, 0x0F000000
.set AD_L__6__HSIOM_SHIFT, 24
.set AD_L__6__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__6__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__6__MASK, 0x40
.set AD_L__6__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__6__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__6__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__6__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__6__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__6__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__6__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__6__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__6__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__6__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__6__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__6__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__6__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__6__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__6__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__6__PC, CYREG_PRT2_PC
.set AD_L__6__PC2, CYREG_PRT2_PC2
.set AD_L__6__PORT, 2
.set AD_L__6__PS, CYREG_PRT2_PS
.set AD_L__6__SHIFT, 6
.set AD_L__7__DM__MASK, 0xE00000
.set AD_L__7__DM__SHIFT, 21
.set AD_L__7__DR, CYREG_PRT2_DR
.set AD_L__7__HSIOM, CYREG_HSIOM_PORT_SEL2
.set AD_L__7__HSIOM_MASK, 0xF0000000
.set AD_L__7__HSIOM_SHIFT, 28
.set AD_L__7__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__7__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__7__MASK, 0x80
.set AD_L__7__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__7__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__7__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__7__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__7__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__7__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__7__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__7__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__7__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__7__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__7__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__7__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__7__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__7__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__7__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__7__PC, CYREG_PRT2_PC
.set AD_L__7__PC2, CYREG_PRT2_PC2
.set AD_L__7__PORT, 2
.set AD_L__7__PS, CYREG_PRT2_PS
.set AD_L__7__SHIFT, 7
.set AD_L__DR, CYREG_PRT2_DR
.set AD_L__INTCFG, CYREG_PRT2_INTCFG
.set AD_L__INTSTAT, CYREG_PRT2_INTSTAT
.set AD_L__MASK, 0xFF
.set AD_L__PA__CFG0, CYREG_UDB_PA2_CFG0
.set AD_L__PA__CFG1, CYREG_UDB_PA2_CFG1
.set AD_L__PA__CFG10, CYREG_UDB_PA2_CFG10
.set AD_L__PA__CFG11, CYREG_UDB_PA2_CFG11
.set AD_L__PA__CFG12, CYREG_UDB_PA2_CFG12
.set AD_L__PA__CFG13, CYREG_UDB_PA2_CFG13
.set AD_L__PA__CFG14, CYREG_UDB_PA2_CFG14
.set AD_L__PA__CFG2, CYREG_UDB_PA2_CFG2
.set AD_L__PA__CFG3, CYREG_UDB_PA2_CFG3
.set AD_L__PA__CFG4, CYREG_UDB_PA2_CFG4
.set AD_L__PA__CFG5, CYREG_UDB_PA2_CFG5
.set AD_L__PA__CFG6, CYREG_UDB_PA2_CFG6
.set AD_L__PA__CFG7, CYREG_UDB_PA2_CFG7
.set AD_L__PA__CFG8, CYREG_UDB_PA2_CFG8
.set AD_L__PA__CFG9, CYREG_UDB_PA2_CFG9
.set AD_L__PC, CYREG_PRT2_PC
.set AD_L__PC2, CYREG_PRT2_PC2
.set AD_L__PORT, 2
.set AD_L__PS, CYREG_PRT2_PS
.set AD_L__SHIFT, 0

/* BYTE */
.set BYTE__0__DM__MASK, 0x38000
.set BYTE__0__DM__SHIFT, 15
.set BYTE__0__DR, CYREG_PRT1_DR
.set BYTE__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set BYTE__0__HSIOM_MASK, 0x00F00000
.set BYTE__0__HSIOM_SHIFT, 20
.set BYTE__0__INTCFG, CYREG_PRT1_INTCFG
.set BYTE__0__INTSTAT, CYREG_PRT1_INTSTAT
.set BYTE__0__MASK, 0x20
.set BYTE__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BYTE__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BYTE__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BYTE__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BYTE__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BYTE__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BYTE__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BYTE__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BYTE__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BYTE__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BYTE__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BYTE__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BYTE__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BYTE__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BYTE__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BYTE__0__PC, CYREG_PRT1_PC
.set BYTE__0__PC2, CYREG_PRT1_PC2
.set BYTE__0__PORT, 1
.set BYTE__0__PS, CYREG_PRT1_PS
.set BYTE__0__SHIFT, 5
.set BYTE__DR, CYREG_PRT1_DR
.set BYTE__INTCFG, CYREG_PRT1_INTCFG
.set BYTE__INTSTAT, CYREG_PRT1_INTSTAT
.set BYTE__MASK, 0x20
.set BYTE__PA__CFG0, CYREG_UDB_PA1_CFG0
.set BYTE__PA__CFG1, CYREG_UDB_PA1_CFG1
.set BYTE__PA__CFG10, CYREG_UDB_PA1_CFG10
.set BYTE__PA__CFG11, CYREG_UDB_PA1_CFG11
.set BYTE__PA__CFG12, CYREG_UDB_PA1_CFG12
.set BYTE__PA__CFG13, CYREG_UDB_PA1_CFG13
.set BYTE__PA__CFG14, CYREG_UDB_PA1_CFG14
.set BYTE__PA__CFG2, CYREG_UDB_PA1_CFG2
.set BYTE__PA__CFG3, CYREG_UDB_PA1_CFG3
.set BYTE__PA__CFG4, CYREG_UDB_PA1_CFG4
.set BYTE__PA__CFG5, CYREG_UDB_PA1_CFG5
.set BYTE__PA__CFG6, CYREG_UDB_PA1_CFG6
.set BYTE__PA__CFG7, CYREG_UDB_PA1_CFG7
.set BYTE__PA__CFG8, CYREG_UDB_PA1_CFG8
.set BYTE__PA__CFG9, CYREG_UDB_PA1_CFG9
.set BYTE__PC, CYREG_PRT1_PC
.set BYTE__PC2, CYREG_PRT1_PC2
.set BYTE__PORT, 1
.set BYTE__PS, CYREG_PRT1_PS
.set BYTE__SHIFT, 5

/* LED1 */
.set LED1__0__DM__MASK, 0xE00
.set LED1__0__DM__SHIFT, 9
.set LED1__0__DR, CYREG_PRT1_DR
.set LED1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED1__0__HSIOM_MASK, 0x0000F000
.set LED1__0__HSIOM_SHIFT, 12
.set LED1__0__INTCFG, CYREG_PRT1_INTCFG
.set LED1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED1__0__MASK, 0x08
.set LED1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED1__0__PC, CYREG_PRT1_PC
.set LED1__0__PC2, CYREG_PRT1_PC2
.set LED1__0__PORT, 1
.set LED1__0__PS, CYREG_PRT1_PS
.set LED1__0__SHIFT, 3
.set LED1__DR, CYREG_PRT1_DR
.set LED1__INTCFG, CYREG_PRT1_INTCFG
.set LED1__INTSTAT, CYREG_PRT1_INTSTAT
.set LED1__MASK, 0x08
.set LED1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED1__PC, CYREG_PRT1_PC
.set LED1__PC2, CYREG_PRT1_PC2
.set LED1__PORT, 1
.set LED1__PS, CYREG_PRT1_PS
.set LED1__SHIFT, 3

/* SPI_1_miso_m */
.set SPI_1_miso_m__0__DM__MASK, 0x38
.set SPI_1_miso_m__0__DM__SHIFT, 3
.set SPI_1_miso_m__0__DR, CYREG_PRT4_DR
.set SPI_1_miso_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_miso_m__0__HSIOM_MASK, 0x000000F0
.set SPI_1_miso_m__0__HSIOM_SHIFT, 4
.set SPI_1_miso_m__0__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_miso_m__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_miso_m__0__MASK, 0x02
.set SPI_1_miso_m__0__PC, CYREG_PRT4_PC
.set SPI_1_miso_m__0__PC2, CYREG_PRT4_PC2
.set SPI_1_miso_m__0__PORT, 4
.set SPI_1_miso_m__0__PS, CYREG_PRT4_PS
.set SPI_1_miso_m__0__SHIFT, 1
.set SPI_1_miso_m__DR, CYREG_PRT4_DR
.set SPI_1_miso_m__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_miso_m__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_miso_m__MASK, 0x02
.set SPI_1_miso_m__PC, CYREG_PRT4_PC
.set SPI_1_miso_m__PC2, CYREG_PRT4_PC2
.set SPI_1_miso_m__PORT, 4
.set SPI_1_miso_m__PS, CYREG_PRT4_PS
.set SPI_1_miso_m__SHIFT, 1

/* SPI_1_mosi_m */
.set SPI_1_mosi_m__0__DM__MASK, 0x07
.set SPI_1_mosi_m__0__DM__SHIFT, 0
.set SPI_1_mosi_m__0__DR, CYREG_PRT4_DR
.set SPI_1_mosi_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_mosi_m__0__HSIOM_MASK, 0x0000000F
.set SPI_1_mosi_m__0__HSIOM_SHIFT, 0
.set SPI_1_mosi_m__0__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_mosi_m__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_mosi_m__0__MASK, 0x01
.set SPI_1_mosi_m__0__PC, CYREG_PRT4_PC
.set SPI_1_mosi_m__0__PC2, CYREG_PRT4_PC2
.set SPI_1_mosi_m__0__PORT, 4
.set SPI_1_mosi_m__0__PS, CYREG_PRT4_PS
.set SPI_1_mosi_m__0__SHIFT, 0
.set SPI_1_mosi_m__DR, CYREG_PRT4_DR
.set SPI_1_mosi_m__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_mosi_m__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_mosi_m__MASK, 0x01
.set SPI_1_mosi_m__PC, CYREG_PRT4_PC
.set SPI_1_mosi_m__PC2, CYREG_PRT4_PC2
.set SPI_1_mosi_m__PORT, 4
.set SPI_1_mosi_m__PS, CYREG_PRT4_PS
.set SPI_1_mosi_m__SHIFT, 0

/* SPI_1_SCB */
.set SPI_1_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set SPI_1_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set SPI_1_SCB__CTRL, CYREG_SCB0_CTRL
.set SPI_1_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set SPI_1_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set SPI_1_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set SPI_1_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set SPI_1_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set SPI_1_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set SPI_1_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set SPI_1_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set SPI_1_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set SPI_1_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set SPI_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set SPI_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set SPI_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set SPI_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set SPI_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set SPI_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set SPI_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set SPI_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set SPI_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set SPI_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set SPI_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set SPI_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set SPI_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set SPI_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set SPI_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set SPI_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set SPI_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set SPI_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set SPI_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set SPI_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set SPI_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set SPI_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set SPI_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set SPI_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set SPI_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set SPI_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set SPI_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set SPI_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set SPI_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set SPI_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set SPI_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set SPI_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set SPI_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set SPI_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set SPI_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set SPI_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set SPI_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set SPI_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set SPI_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set SPI_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set SPI_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set SPI_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set SPI_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set SPI_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set SPI_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set SPI_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set SPI_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set SPI_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set SPI_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set SPI_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set SPI_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set SPI_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set SPI_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set SPI_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set SPI_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set SPI_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set SPI_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set SPI_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set SPI_1_SCB__SS0_POSISTION, 0
.set SPI_1_SCB__SS1_POSISTION, 1
.set SPI_1_SCB__SS2_POSISTION, 2
.set SPI_1_SCB__SS3_POSISTION, 3
.set SPI_1_SCB__STATUS, CYREG_SCB0_STATUS
.set SPI_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set SPI_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set SPI_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set SPI_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set SPI_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set SPI_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set SPI_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set SPI_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* SPI_1_SCBCLK */
.set SPI_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set SPI_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set SPI_1_SCBCLK__ENABLE_MASK, 0x80000000
.set SPI_1_SCBCLK__MASK, 0x80000000
.set SPI_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* SPI_1_sclk_m */
.set SPI_1_sclk_m__0__DM__MASK, 0x1C0
.set SPI_1_sclk_m__0__DM__SHIFT, 6
.set SPI_1_sclk_m__0__DR, CYREG_PRT4_DR
.set SPI_1_sclk_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_sclk_m__0__HSIOM_MASK, 0x00000F00
.set SPI_1_sclk_m__0__HSIOM_SHIFT, 8
.set SPI_1_sclk_m__0__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_sclk_m__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_sclk_m__0__MASK, 0x04
.set SPI_1_sclk_m__0__PC, CYREG_PRT4_PC
.set SPI_1_sclk_m__0__PC2, CYREG_PRT4_PC2
.set SPI_1_sclk_m__0__PORT, 4
.set SPI_1_sclk_m__0__PS, CYREG_PRT4_PS
.set SPI_1_sclk_m__0__SHIFT, 2
.set SPI_1_sclk_m__DR, CYREG_PRT4_DR
.set SPI_1_sclk_m__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_sclk_m__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_sclk_m__MASK, 0x04
.set SPI_1_sclk_m__PC, CYREG_PRT4_PC
.set SPI_1_sclk_m__PC2, CYREG_PRT4_PC2
.set SPI_1_sclk_m__PORT, 4
.set SPI_1_sclk_m__PS, CYREG_PRT4_PS
.set SPI_1_sclk_m__SHIFT, 2

/* SPI_1_ss0_m */
.set SPI_1_ss0_m__0__DM__MASK, 0xE00
.set SPI_1_ss0_m__0__DM__SHIFT, 9
.set SPI_1_ss0_m__0__DR, CYREG_PRT4_DR
.set SPI_1_ss0_m__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SPI_1_ss0_m__0__HSIOM_MASK, 0x0000F000
.set SPI_1_ss0_m__0__HSIOM_SHIFT, 12
.set SPI_1_ss0_m__0__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_ss0_m__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_ss0_m__0__MASK, 0x08
.set SPI_1_ss0_m__0__PC, CYREG_PRT4_PC
.set SPI_1_ss0_m__0__PC2, CYREG_PRT4_PC2
.set SPI_1_ss0_m__0__PORT, 4
.set SPI_1_ss0_m__0__PS, CYREG_PRT4_PS
.set SPI_1_ss0_m__0__SHIFT, 3
.set SPI_1_ss0_m__DR, CYREG_PRT4_DR
.set SPI_1_ss0_m__INTCFG, CYREG_PRT4_INTCFG
.set SPI_1_ss0_m__INTSTAT, CYREG_PRT4_INTSTAT
.set SPI_1_ss0_m__MASK, 0x08
.set SPI_1_ss0_m__PC, CYREG_PRT4_PC
.set SPI_1_ss0_m__PC2, CYREG_PRT4_PC2
.set SPI_1_ss0_m__PORT, 4
.set SPI_1_ss0_m__PS, CYREG_PRT4_PS
.set SPI_1_ss0_m__SHIFT, 3

/* STATE */
.set STATE_sts_sts_reg__0__MASK, 0x01
.set STATE_sts_sts_reg__0__POS, 0
.set STATE_sts_sts_reg__1__MASK, 0x02
.set STATE_sts_sts_reg__1__POS, 1
.set STATE_sts_sts_reg__2__MASK, 0x04
.set STATE_sts_sts_reg__2__POS, 2
.set STATE_sts_sts_reg__MASK, 0x07
.set STATE_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_03
.set STATE_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set STATE_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_03

/* AH_reg */
.set AH_reg_sts_sts_reg__0__MASK, 0x01
.set AH_reg_sts_sts_reg__0__POS, 0
.set AH_reg_sts_sts_reg__1__MASK, 0x02
.set AH_reg_sts_sts_reg__1__POS, 1
.set AH_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set AH_reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set AH_reg_sts_sts_reg__2__MASK, 0x04
.set AH_reg_sts_sts_reg__2__POS, 2
.set AH_reg_sts_sts_reg__3__MASK, 0x08
.set AH_reg_sts_sts_reg__3__POS, 3
.set AH_reg_sts_sts_reg__4__MASK, 0x10
.set AH_reg_sts_sts_reg__4__POS, 4
.set AH_reg_sts_sts_reg__5__MASK, 0x20
.set AH_reg_sts_sts_reg__5__POS, 5
.set AH_reg_sts_sts_reg__6__MASK, 0x40
.set AH_reg_sts_sts_reg__6__POS, 6
.set AH_reg_sts_sts_reg__7__MASK, 0x80
.set AH_reg_sts_sts_reg__7__POS, 7
.set AH_reg_sts_sts_reg__MASK, 0xFF
.set AH_reg_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_01
.set AH_reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set AH_reg_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_01

/* AL_reg */
.set AL_reg_sts_sts_reg__0__MASK, 0x01
.set AL_reg_sts_sts_reg__0__POS, 0
.set AL_reg_sts_sts_reg__1__MASK, 0x02
.set AL_reg_sts_sts_reg__1__POS, 1
.set AL_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set AL_reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set AL_reg_sts_sts_reg__2__MASK, 0x04
.set AL_reg_sts_sts_reg__2__POS, 2
.set AL_reg_sts_sts_reg__3__MASK, 0x08
.set AL_reg_sts_sts_reg__3__POS, 3
.set AL_reg_sts_sts_reg__4__MASK, 0x10
.set AL_reg_sts_sts_reg__4__POS, 4
.set AL_reg_sts_sts_reg__5__MASK, 0x20
.set AL_reg_sts_sts_reg__5__POS, 5
.set AL_reg_sts_sts_reg__6__MASK, 0x40
.set AL_reg_sts_sts_reg__6__POS, 6
.set AL_reg_sts_sts_reg__7__MASK, 0x80
.set AL_reg_sts_sts_reg__7__POS, 7
.set AL_reg_sts_sts_reg__MASK, 0xFF
.set AL_reg_sts_sts_reg__MASK_REG, CYREG_UDB_W8_MSK_02
.set AL_reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set AL_reg_sts_sts_reg__STATUS_REG, CYREG_UDB_W8_ST_02

/* SPI_CS */
.set SPI_CS__0__DM__MASK, 0x7000
.set SPI_CS__0__DM__SHIFT, 12
.set SPI_CS__0__DR, CYREG_PRT1_DR
.set SPI_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SPI_CS__0__HSIOM_MASK, 0x000F0000
.set SPI_CS__0__HSIOM_SHIFT, 16
.set SPI_CS__0__INTCFG, CYREG_PRT1_INTCFG
.set SPI_CS__0__INTSTAT, CYREG_PRT1_INTSTAT
.set SPI_CS__0__MASK, 0x10
.set SPI_CS__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_CS__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_CS__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_CS__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_CS__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_CS__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_CS__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_CS__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_CS__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_CS__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_CS__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_CS__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_CS__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_CS__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_CS__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_CS__0__PC, CYREG_PRT1_PC
.set SPI_CS__0__PC2, CYREG_PRT1_PC2
.set SPI_CS__0__PORT, 1
.set SPI_CS__0__PS, CYREG_PRT1_PS
.set SPI_CS__0__SHIFT, 4
.set SPI_CS__DR, CYREG_PRT1_DR
.set SPI_CS__INTCFG, CYREG_PRT1_INTCFG
.set SPI_CS__INTSTAT, CYREG_PRT1_INTSTAT
.set SPI_CS__MASK, 0x10
.set SPI_CS__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SPI_CS__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SPI_CS__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SPI_CS__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SPI_CS__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SPI_CS__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SPI_CS__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SPI_CS__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SPI_CS__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SPI_CS__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SPI_CS__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SPI_CS__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SPI_CS__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SPI_CS__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SPI_CS__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SPI_CS__PC, CYREG_PRT1_PC
.set SPI_CS__PC2, CYREG_PRT1_PC2
.set SPI_CS__PORT, 1
.set SPI_CS__PS, CYREG_PRT1_PS
.set SPI_CS__SHIFT, 4

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0000
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0600
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
