

================================================================
== Vivado HLS Report for 'SCIG'
================================================================
* Date:           Mon Jan  6 15:37:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         9|          3|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1222|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|       0|   4168|
|Memory           |       16|      -|      32|     64|
|Multiplexer      |        -|      -|       -|    412|
|Register         |        0|      -|    1053|     96|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      0|    1085|   5962|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      0|       1|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF|  LUT |
    +--------------------------+----------------------+---------+-------+---+------+
    |cifar_10_mul_32s_bkb_U11  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U13  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_bkb_U14  |cifar_10_mul_32s_bkb  |        0|      0|  0|  1042|
    |cifar_10_mul_32s_cud_U12  |cifar_10_mul_32s_cud  |        0|      0|  0|  1042|
    +--------------------------+----------------------+---------+-------+---+------+
    |Total                     |                      |        0|      0|  0|  4168|
    +--------------------------+----------------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-----------------+---------+----+----+-------+-----+------+-------------+
    |    Memory    |      Module     | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+-----------------+---------+----+----+-------+-----+------+-------------+
    |inElem_V_U    |SCIG_inElem_V    |        0|  32|  64|    256|   16|     1|         4096|
    |inputBuf_V_U  |SCIG_inputBuf_V  |       16|   0|   0|  10500|   16|     1|       168000|
    +--------------+-----------------+---------+----+----+-------+-----+------+-------------+
    |Total         |                 |       16|  32|  64|  10756|   32|     2|       172096|
    +--------------+-----------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_7_fu_383_p2                       |     +    |      0|  0|  39|          32|           1|
    |i_8_fu_394_p2                       |     +    |      0|  0|  39|          32|           1|
    |inp_2_fu_465_p2                     |     +    |      0|  0|  39|           1|          32|
    |inp_i_1_fu_649_p2                   |     +    |      0|  0|  39|           1|          32|
    |inp_j_3_fu_637_p2                   |     +    |      0|  0|  39|           1|          32|
    |input_ind_fu_536_p2                 |     +    |      0|  0|  32|          32|          32|
    |kx_3_fu_542_p2                      |     +    |      0|  0|  39|           1|          32|
    |ky_3_fu_559_p2                      |     +    |      0|  0|  39|          32|           1|
    |ox_1_fu_579_p2                      |     +    |      0|  0|  39|          32|           1|
    |oy_1_fu_599_p2                      |     +    |      0|  0|  39|          32|           1|
    |tmp3_fu_524_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_530_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp_164_1_fu_714_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_164_2_fu_704_p2                 |     +    |      0|  0|  39|           2|          32|
    |tmp_173_1_fu_739_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_173_2_fu_759_p2                 |     +    |      0|  0|  39|           2|          32|
    |tmp_fu_506_p2                       |     +    |      0|  0|  39|          32|          32|
    |tmp_89_fu_482_p2                    |     -    |      0|  0|  39|          32|          32|
    |tmp_94_fu_729_p2                    |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp1_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp1_stage2_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state17_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp1_stage2_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_460                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_483                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_807                    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state17_pp1_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state18_pp1_iter1_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state19_pp1_iter1_stage2  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state20_pp1_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state21_pp1_iter2_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state22_pp1_iter2_stage2  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op114_read_state15     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op189_store_state17    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state18    |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_378_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_389_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_238_fu_453_p2                   |   icmp   |      0|  0|  18|          27|           1|
    |tmp_84_fu_407_p2                    |   icmp   |      0|  0|  18|          32|          11|
    |tmp_91_fu_643_p2                    |   icmp   |      0|  0|  18|          32|           6|
    |tmp_92_fu_655_p2                    |   icmp   |      0|  0|  18|          32|           6|
    |tmp_93_fu_488_p2                    |   icmp   |      0|  0|  18|          32|           8|
    |tmp_96_fu_548_p2                    |   icmp   |      0|  0|  18|          32|           3|
    |tmp_97_fu_565_p2                    |   icmp   |      0|  0|  18|          32|           3|
    |tmp_98_fu_585_p2                    |   icmp   |      0|  0|  18|          32|           6|
    |tmp_99_fu_605_p2                    |   icmp   |      0|  0|  18|          32|           6|
    |tmp_s_fu_335_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp1                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   2|           1|           1|
    |or_cond1_fu_459_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_237_fu_447_p2                   |    or    |      0|  0|  27|          27|          27|
    |tmp_85_fu_413_p2                    |    or    |      0|  0|  32|          32|          32|
    |inp_i_2_fu_669_p3                   |  select  |      0|  0|  32|           1|          32|
    |inp_j_1_fu_677_p3                   |  select  |      0|  0|  32|           1|           3|
    |p_1_fu_619_p3                       |  select  |      0|  0|  32|           1|           1|
    |p_inp_1_fu_611_p3                   |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_661_p3                       |  select  |      0|  0|  32|           1|           3|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1222|         836|         699|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  85|         17|    1|         17|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_262_p4               |   9|          2|   32|         64|
    |ap_phi_mux_inp_phi_fu_250_p4             |   9|          2|   32|         64|
    |ap_phi_mux_storemerge_phi_fu_305_p4      |   9|          2|   16|         32|
    |ap_phi_reg_pp1_iter0_inp_1_reg_269       |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter0_inp_6_reg_280       |   9|          2|   32|         64|
    |ap_phi_reg_pp1_iter1_storemerge_reg_301  |   9|          2|   16|         32|
    |i6_reg_235                               |   9|          2|   32|         64|
    |i_reg_258                                |   9|          2|   32|         64|
    |inElem_V_address0                        |  15|          3|    8|         24|
    |inElem_V_address1                        |  21|          4|    8|         32|
    |inElem_V_d1                              |  27|          5|   16|         80|
    |in_V_V_blk_n                             |   9|          2|    1|          2|
    |inp_i_fu_130                             |   9|          2|   32|         64|
    |inp_j_fu_126                             |   9|          2|   32|         64|
    |inp_reg_246                              |   9|          2|   32|         64|
    |inputBuf_V_address0                      |  21|          4|   14|         56|
    |inputBuf_V_address1                      |  21|          4|   14|         56|
    |kx_fu_134                                |   9|          2|   32|         64|
    |ky_fu_122                                |   9|          2|   32|         64|
    |out_V_V_blk_n                            |   9|          2|    1|          2|
    |out_V_V_din                              |  27|          5|   32|        160|
    |ox_fu_118                                |   9|          2|   32|         64|
    |oy_fu_114                                |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 412|         85|  547|       1334|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |KER_bound_reg_881                        |  32|   0|   32|          0|
    |KER_size_0_reg_805                       |  32|   0|   32|          0|
    |KER_size_1_reg_876                       |  32|   0|   32|          0|
    |ap_CS_fsm                                |  16|   0|   16|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                  |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter0_inp_1_reg_269       |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter0_inp_6_reg_280       |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_storemerge_reg_301  |  16|   0|   16|          0|
    |baseIterBound_reg_854                    |  32|   0|   32|          0|
    |exitcond2_reg_886                        |   1|   0|    1|          0|
    |exitcond_reg_895                         |   1|   0|    1|          0|
    |i6_reg_235                               |  32|   0|   32|          0|
    |i_8_reg_899                              |  32|   0|   32|          0|
    |i_reg_258                                |  32|   0|   32|          0|
    |inp_6_reg_280                            |  32|   0|   32|          0|
    |inp_i_fu_130                             |  32|   0|   32|          0|
    |inp_j_fu_126                             |  32|   0|   32|          0|
    |inp_reg_246                              |  32|   0|   32|          0|
    |inputBuf_V_load_1_reg_966                |  16|   0|   16|          0|
    |input_ind_reg_928                        |  32|   0|   32|          0|
    |input_ind_reg_928_pp1_iter1_reg          |  32|   0|   32|          0|
    |kx_fu_134                                |  32|   0|   32|          0|
    |ky_fu_122                                |  32|   0|   32|          0|
    |or_cond1_reg_908                         |   1|   0|    1|          0|
    |ox_fu_118                                |  32|   0|   32|          0|
    |oy_fu_114                                |  32|   0|   32|          0|
    |start_once_reg                           |   1|   0|    1|          0|
    |tmp_84_reg_904                           |   1|   0|    1|          0|
    |tmp_89_reg_917                           |  32|   0|   32|          0|
    |tmp_93_reg_924                           |   1|   0|    1|          0|
    |tmp_94_reg_951                           |  32|   0|   32|          0|
    |tmp_V_283_reg_784                        |  32|   0|   32|          0|
    |tmp_V_285_reg_789                        |  32|   0|   32|          0|
    |tmp_V_287_reg_795                        |  32|   0|   32|          0|
    |tmp_V_291_reg_800                        |  32|   0|   32|          0|
    |tmp_s_reg_780                            |   1|   0|    1|          0|
    |exitcond_reg_895                         |  64|  32|    1|          0|
    |tmp_84_reg_904                           |  64|  32|    1|          0|
    |tmp_93_reg_924                           |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1053|  96|  864|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     SCIG     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     SCIG     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     SCIG     | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |     SCIG     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     SCIG     | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |     SCIG     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     SCIG     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     SCIG     | return value |
|start_out       | out |    1| ap_ctrl_hs |     SCIG     | return value |
|start_write     | out |    1| ap_ctrl_hs |     SCIG     | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 11 12 }
  Pipeline-1 : II = 3, D = 9, States = { 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	14  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond2)
	12  / (!exitcond2)
12 --> 
	11  / true
13 --> 
14 --> 
	23  / (exitcond)
	15  / (!exitcond)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	14  / true
23 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%IFMPadDimSqrt = alloca i12, align 2" [./../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 24 'alloca' 'IFMPadDimSqrt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%inputBuf_V = alloca [10500 x i16], align 2" [./../hw_library/stream_convolution_slideWindow.h:107]   --->   Operation 25 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_1 : Operation 26 [1/1] (2.26ns)   --->   "%inElem_V = alloca [256 x i16], align 2" [./../hw_library/stream_convolution_slideWindow.h:127]   --->   Operation 26 'alloca' 'inElem_V' <Predicate = true> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:68]   --->   Operation 27 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [./../hw_library/stream_convolution_slideWindow.h:70]   --->   Operation 28 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 0" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 29 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V_283 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 30 'read' 'tmp_V_283' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_283)" [./../hw_library/stream_convolution_slideWindow.h:74]   --->   Operation 31 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "%tmp_V_285 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:76]   --->   Operation 32 'read' 'tmp_V_285' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_285)" [./../hw_library/stream_convolution_slideWindow.h:78]   --->   Operation 33 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_V_287 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:80]   --->   Operation 34 'read' 'tmp_V_287' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 35 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_287)" [./../hw_library/stream_convolution_slideWindow.h:82]   --->   Operation 35 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V_289 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:84]   --->   Operation 36 'read' 'tmp_V_289' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 37 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_289)" [./../hw_library/stream_convolution_slideWindow.h:86]   --->   Operation 37 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_V_291 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:88]   --->   Operation 38 'read' 'tmp_V_291' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 39 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_291)" [./../hw_library/stream_convolution_slideWindow.h:90]   --->   Operation 39 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_V_293 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:92]   --->   Operation 40 'read' 'tmp_V_293' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 41 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_293)" [./../hw_library/stream_convolution_slideWindow.h:94]   --->   Operation 41 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str145, [1 x i8]* @p_str146)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str134, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str136, [1 x i8]* @p_str137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str138, [1 x i8]* @p_str139)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (3.63ns)   --->   "%tmp_V_295 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:96]   --->   Operation 44 'read' 'tmp_V_295' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 45 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_295)" [./../hw_library/stream_convolution_slideWindow.h:98]   --->   Operation 45 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %10" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_291, %tmp_V_285" [./../hw_library/stream_convolution_slideWindow.h:183]   --->   Operation 47 'mul' 'KER_size_0' <Predicate = (!tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%oy = alloca i32"   --->   Operation 48 'alloca' 'oy' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%ox = alloca i32"   --->   Operation 49 'alloca' 'ox' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%ky = alloca i32"   --->   Operation 50 'alloca' 'ky' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%inp_j = alloca i32"   --->   Operation 51 'alloca' 'inp_j' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%inp_i = alloca i32"   --->   Operation 52 'alloca' 'inp_i' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%kx = alloca i32"   --->   Operation 53 'alloca' 'kx' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str72)" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 54 'specregionbegin' 'tmp_60' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "store i12 1296, i12* %IFMPadDimSqrt, align 2" [./../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 55 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i12* %IFMPadDimSqrt, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:105]   --->   Operation 56 'specfucore' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (12.5ns)   --->   "%baseIterBound = mul i32 %tmp_V_283, 25816" [./../hw_library/stream_convolution_slideWindow.h:121]   --->   Operation 57 'mul' 'baseIterBound' <Predicate = (tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %baseIterBound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:122]   --->   Operation 58 'specfucore' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%inElem_V_addr = getelementptr [256 x i16]* %inElem_V, i64 0, i64 0" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 59 'getelementptr' 'inElem_V_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%inElem_V_addr_1 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 1" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 60 'getelementptr' 'inElem_V_addr_1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%inElem_V_addr_2 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 61 'getelementptr' 'inElem_V_addr_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 62 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 63 [1/1] (1.76ns)   --->   "store i32 -2, i32* %inp_i"   --->   Operation 63 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 64 [1/1] (1.76ns)   --->   "store i32 -2, i32* %inp_j"   --->   Operation 64 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 65 [1/1] (1.76ns)   --->   "store i32 0, i32* %ky"   --->   Operation 65 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 66 [1/1] (1.76ns)   --->   "store i32 0, i32* %ox"   --->   Operation 66 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 67 [1/1] (1.76ns)   --->   "store i32 0, i32* %oy"   --->   Operation 67 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 68 [1/1] (1.76ns)   --->   "br label %2" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 68 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 69 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_285, %KER_size_0" [./../hw_library/stream_convolution_slideWindow.h:184]   --->   Operation 69 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:186]   --->   Operation 70 'specfucore' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str75)" [./../hw_library/stream_convolution_slideWindow.h:182]   --->   Operation 71 'specregionbegin' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_287, %KER_size_1" [./../hw_library/stream_convolution_slideWindow.h:185]   --->   Operation 72 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:187]   --->   Operation 73 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:188]   --->   Operation 74 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (1.76ns)   --->   "br label %11" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%i6 = phi i32 [ 0, %10 ], [ %i_7, %12 ]"   --->   Operation 76 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %i6, %KER_bound" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 77 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (2.55ns)   --->   "%i_7 = add i32 %i6, 1" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 78 'add' 'i_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %13, label %12" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.26>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str76)" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 80 'specregionbegin' 'tmp_63' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/stream_convolution_slideWindow.h:190]   --->   Operation 81 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_V_297 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:191]   --->   Operation 82 'read' 'tmp_V_297' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 83 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_297)" [./../hw_library/stream_convolution_slideWindow.h:192]   --->   Operation 83 'write' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str76, i32 %tmp_63)" [./../hw_library/stream_convolution_slideWindow.h:193]   --->   Operation 84 'specregionend' 'empty_144' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 85 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str75, i32 %tmp_61)" [./../hw_library/stream_convolution_slideWindow.h:194]   --->   Operation 86 'specregionend' 'empty_145' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 87 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/stream_convolution_slideWindow.h:195]   --->   Operation 88 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 4.45>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%inp = phi i32 [ 0, %1 ], [ %inp_6, %._crit_edge225 ]" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 89 'phi' 'inp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %1 ], [ %i_8, %._crit_edge225 ]"   --->   Operation 90 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i, %baseIterBound" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 91 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (2.55ns)   --->   "%i_8 = add i32 %i, 1" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 92 'add' 'i_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %3" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str73)" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 94 'specregionbegin' 'tmp_62' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/stream_convolution_slideWindow.h:124]   --->   Operation 95 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%IFMPadDimSqrt_load = load i12* %IFMPadDimSqrt, align 2"   --->   Operation 96 'load' 'IFMPadDimSqrt_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%extLd = sext i12 %IFMPadDimSqrt_load to i32"   --->   Operation 97 'sext' 'extLd' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_84 = icmp ult i32 %inp, %extLd" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 98 'icmp' 'tmp_84' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (1.76ns)   --->   "br i1 %tmp_84, label %4, label %._crit_edge" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 99 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%inp_j_load_3 = load i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 100 'load' 'inp_j_load_3' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%inp_i_load_3 = load i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 101 'load' 'inp_i_load_3' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str74)" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 102 'specregionbegin' 'tmp_64' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i16]* %inElem_V, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:128]   --->   Operation 103 'specmemcore' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp_85 = or i32 %inp_j_load_3, %inp_i_load_3" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 104 'or' 'tmp_85' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_85, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 105 'bitselect' 'tmp_234' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_238)   --->   "%tmp_235 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %inp_i_load_3, i32 5, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 106 'partselect' 'tmp_235' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_238)   --->   "%tmp_236 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %inp_j_load_3, i32 5, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 107 'partselect' 'tmp_236' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_238)   --->   "%tmp_237 = or i27 %tmp_235, %tmp_236" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 108 'or' 'tmp_237' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_238 = icmp ne i27 %tmp_237, 0" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 109 'icmp' 'tmp_238' <Predicate = (!exitcond & tmp_84)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond1 = or i1 %tmp_238, %tmp_234" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 110 'or' 'or_cond1' <Predicate = (!exitcond & tmp_84)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %.preheader218.0, label %.preheader.0" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 111 'br' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (2.55ns)   --->   "%inp_2 = add i32 1, %inp" [./../hw_library/stream_convolution_slideWindow.h:143]   --->   Operation 112 'add' 'inp_2' <Predicate = (!exitcond & tmp_84)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 113 'br' <Predicate = (!exitcond & tmp_84)> <Delay = 1.76>

State 15 <SV = 9> <Delay = 7.49>
ST_15 : Operation 114 [1/1] (3.63ns)   --->   "%tmp_V_298 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 114 'read' 'tmp_V_298' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_239 = trunc i32 %tmp_V_298 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 115 'trunc' 'tmp_239' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (2.26ns)   --->   "store i16 %tmp_239, i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 116 'store' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 117 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 117 'store' <Predicate = (!exitcond & tmp_84 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_89)   --->   "%tmp_242 = shl i32 %inp, 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 118 'shl' 'tmp_242' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_89 = sub i32 %tmp_242, %inp" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 119 'sub' 'tmp_89' <Predicate = (!exitcond & tmp_84)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%inp_1 = phi i32 [ %inp_2, %.loopexit_ifconv ], [ %inp, %3 ]"   --->   Operation 120 'phi' 'inp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (2.47ns)   --->   "%tmp_93 = icmp ugt i32 %inp_1, 216" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 121 'icmp' 'tmp_93' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (1.76ns)   --->   "br i1 %tmp_93, label %5, label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 122 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%oy_load_3 = load i32* %oy"   --->   Operation 123 'load' 'oy_load_3' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%ox_load62 = load i32* %ox" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 124 'load' 'ox_load62' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%ky_load = load i32* %ky"   --->   Operation 125 'load' 'ky_load' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%kx_load = load i32* %kx" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 126 'load' 'kx_load' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (2.55ns)   --->   "%tmp = add i32 %oy_load_3, %ky_load"   --->   Operation 127 'add' 'tmp' <Predicate = (!exitcond & tmp_93)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_243 = shl i32 %tmp, 5"   --->   Operation 128 'shl' 'tmp_243' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_244 = shl i32 %tmp, 2"   --->   Operation 129 'shl' 'tmp_244' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_243, %tmp_244" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 130 'add' 'tmp3' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 131 [1/1] (2.55ns)   --->   "%tmp4 = add i32 %kx_load, %ox_load62" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 131 'add' 'tmp4' <Predicate = (!exitcond & tmp_93)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%input_ind = add i32 %tmp4, %tmp3" [./../hw_library/stream_convolution_slideWindow.h:156]   --->   Operation 132 'add' 'input_ind' <Predicate = (!exitcond & tmp_93)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 133 [1/1] (2.55ns)   --->   "%kx_3 = add i32 1, %kx_load" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 133 'add' 'kx_3' <Predicate = (!exitcond & tmp_93)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (2.47ns)   --->   "%tmp_96 = icmp eq i32 %kx_3, 5" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 134 'icmp' 'tmp_96' <Predicate = (!exitcond & tmp_93)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_96, label %6, label %.._crit_edge225_crit_edge" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 135 'br' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.76ns)   --->   "store i32 %kx_3, i32* %kx" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 136 'store' <Predicate = (!exitcond & tmp_93 & !tmp_96)> <Delay = 1.76>
ST_15 : Operation 137 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 137 'br' <Predicate = (!exitcond & tmp_93 & !tmp_96)> <Delay = 1.76>
ST_15 : Operation 138 [1/1] (2.55ns)   --->   "%ky_3 = add i32 %ky_load, 1" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 138 'add' 'ky_3' <Predicate = (!exitcond & tmp_93 & tmp_96)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (2.47ns)   --->   "%tmp_97 = icmp eq i32 %ky_3, 5" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 139 'icmp' 'tmp_97' <Predicate = (!exitcond & tmp_93 & tmp_96)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_97, label %7, label %.._crit_edge225_crit_edge57" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 140 'br' <Predicate = (!exitcond & tmp_93 & tmp_96)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 141 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & !tmp_97)> <Delay = 1.76>
ST_15 : Operation 142 [1/1] (1.76ns)   --->   "store i32 %ky_3, i32* %ky" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 142 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & !tmp_97)> <Delay = 1.76>
ST_15 : Operation 143 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 143 'br' <Predicate = (!exitcond & tmp_93 & tmp_96 & !tmp_97)> <Delay = 1.76>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%ox_load = load i32* %ox" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 144 'load' 'ox_load' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (2.55ns)   --->   "%ox_1 = add i32 %ox_load, 1" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 145 'add' 'ox_1' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (2.47ns)   --->   "%tmp_98 = icmp eq i32 %ox_1, 32" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 146 'icmp' 'tmp_98' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (1.76ns)   --->   "store i32 0, i32* %ky"   --->   Operation 147 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 1.76>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %tmp_98, label %8, label %.._crit_edge225_crit_edge58" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 148 'br' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 149 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & !tmp_98)> <Delay = 1.76>
ST_15 : Operation 150 [1/1] (1.76ns)   --->   "store i32 %ox_1, i32* %ox" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 150 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & !tmp_98)> <Delay = 1.76>
ST_15 : Operation 151 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 151 'br' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & !tmp_98)> <Delay = 1.76>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%oy_load = load i32* %oy" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 152 'load' 'oy_load' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (2.55ns)   --->   "%oy_1 = add i32 %oy_load, 1" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 153 'add' 'oy_1' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (2.47ns)   --->   "%tmp_99 = icmp eq i32 %oy_1, 32" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 154 'icmp' 'tmp_99' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.69ns)   --->   "%p_inp_1 = select i1 %tmp_99, i32 0, i32 %inp_1" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 155 'select' 'p_inp_1' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.69ns)   --->   "%p_1 = select i1 %tmp_99, i32 0, i32 %oy_1" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 156 'select' 'p_1' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 157 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 1.76>
ST_15 : Operation 158 [1/1] (1.76ns)   --->   "store i32 0, i32* %ox"   --->   Operation 158 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 1.76>
ST_15 : Operation 159 [1/1] (1.76ns)   --->   "store i32 %p_1, i32* %oy" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 159 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 1.76>
ST_15 : Operation 160 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:176]   --->   Operation 160 'br' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 1.76>

State 16 <SV = 10> <Delay = 7.49>
ST_16 : Operation 161 [1/1] (3.63ns)   --->   "%tmp_V_299 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 161 'read' 'tmp_V_299' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_240 = trunc i32 %tmp_V_299 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 162 'trunc' 'tmp_240' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (2.26ns)   --->   "store i16 %tmp_240, i16* %inElem_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 163 'store' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 164 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 164 'store' <Predicate = (!exitcond & tmp_84 & or_cond1)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 165 [1/1] (1.76ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 165 'br' <Predicate = (!exitcond & tmp_84 & or_cond1)> <Delay = 1.76>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%inp_j_load = load i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 166 'load' 'inp_j_load' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%inp_i_load = load i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 167 'load' 'inp_i_load' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_16 : Operation 168 [2/2] (2.26ns)   --->   "%inElem_V_load = load i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 168 'load' 'inElem_V_load' <Predicate = (!exitcond & tmp_84)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 169 [1/1] (2.55ns)   --->   "%inp_j_3 = add nsw i32 1, %inp_j_load" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 169 'add' 'inp_j_3' <Predicate = (!exitcond & tmp_84)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (2.47ns)   --->   "%tmp_91 = icmp eq i32 %inp_j_3, 34" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 170 'icmp' 'tmp_91' <Predicate = (!exitcond & tmp_84)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (2.55ns)   --->   "%inp_i_1 = add nsw i32 1, %inp_i_load" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 171 'add' 'inp_i_1' <Predicate = (!exitcond & tmp_84)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (2.47ns)   --->   "%tmp_92 = icmp eq i32 %inp_i_1, 34" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 172 'icmp' 'tmp_92' <Predicate = (!exitcond & tmp_84)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node inp_i_2)   --->   "%p_s = select i1 %tmp_92, i32 -2, i32 %inp_i_1" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 173 'select' 'p_s' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.69ns) (out node of the LUT)   --->   "%inp_i_2 = select i1 %tmp_91, i32 %p_s, i32 %inp_i_load" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 174 'select' 'inp_i_2' <Predicate = (!exitcond & tmp_84)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.69ns)   --->   "%inp_j_1 = select i1 %tmp_91, i32 -2, i32 %inp_j_3" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 175 'select' 'inp_j_1' <Predicate = (!exitcond & tmp_84)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (1.76ns)   --->   "store i32 %inp_i_2, i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 176 'store' <Predicate = (!exitcond & tmp_84)> <Delay = 1.76>
ST_16 : Operation 177 [1/1] (1.76ns)   --->   "store i32 %inp_j_1, i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 177 'store' <Predicate = (!exitcond & tmp_84)> <Delay = 1.76>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%inp_6 = phi i32 [ %p_inp_1, %8 ], [ %inp_1, %._crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge57 ], [ %inp_1, %.._crit_edge225_crit_edge58 ]" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 178 'phi' 'inp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str73, i32 %tmp_62)" [./../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 179 'specregionend' 'empty_142' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 180 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 8.65>
ST_17 : Operation 181 [1/1] (3.63ns)   --->   "%tmp_V_300 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 181 'read' 'tmp_V_300' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_241 = trunc i32 %tmp_V_300 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 182 'trunc' 'tmp_241' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (1.76ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 183 'br' <Predicate = (!exitcond & tmp_84 & !or_cond1)> <Delay = 1.76>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ %tmp_241, %.preheader.0 ], [ 2, %.preheader218.0 ]" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 184 'phi' 'storemerge' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (2.26ns)   --->   "store i16 %storemerge, i16* %inElem_V_addr_2, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 185 'store' <Predicate = (!exitcond & tmp_84)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_90 = zext i32 %tmp_89 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 186 'zext' 'tmp_90' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_17 : Operation 187 [1/2] (2.26ns)   --->   "%inElem_V_load = load i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 187 'load' 'inElem_V_load' <Predicate = (!exitcond & tmp_84)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_90" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 188 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load, i16* %inputBuf_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 189 'store' <Predicate = (!exitcond & tmp_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_17 : Operation 190 [2/2] (2.26ns)   --->   "%inElem_V_load_1 = load i16* %inElem_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 190 'load' 'inElem_V_load_1' <Predicate = (!exitcond & tmp_84)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 191 [1/1] (2.55ns)   --->   "%tmp_164_2 = add i32 2, %tmp_89" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 191 'add' 'tmp_164_2' <Predicate = (!exitcond & tmp_84)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_165_2 = zext i32 %tmp_164_2 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 192 'zext' 'tmp_165_2' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_2 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_165_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 193 'getelementptr' 'inputBuf_V_addr_2' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (3.25ns)   --->   "store i16 %storemerge, i16* %inputBuf_V_addr_2, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 194 'store' <Predicate = (!exitcond & tmp_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 18 <SV = 12> <Delay = 5.80>
ST_18 : Operation 195 [1/1] (2.55ns)   --->   "%tmp_164_1 = add i32 1, %tmp_89" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 195 'add' 'tmp_164_1' <Predicate = (!exitcond & tmp_84)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_165_1 = zext i32 %tmp_164_1 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 196 'zext' 'tmp_165_1' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_18 : Operation 197 [1/2] (2.26ns)   --->   "%inElem_V_load_1 = load i16* %inElem_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 197 'load' 'inElem_V_load_1' <Predicate = (!exitcond & tmp_84)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_1 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_165_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 198 'getelementptr' 'inputBuf_V_addr_1' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_1, i16* %inputBuf_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 199 'store' <Predicate = (!exitcond & tmp_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str74, i32 %tmp_64)" [./../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 200 'specregionend' 'empty' <Predicate = (!exitcond & tmp_84)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.35>
ST_19 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_94)   --->   "%tmp_245 = shl i32 %input_ind, 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 201 'shl' 'tmp_245' <Predicate = (tmp_93)> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_94 = sub i32 %tmp_245, %input_ind" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 202 'sub' 'tmp_94' <Predicate = (tmp_93)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_95 = zext i32 %tmp_94 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 203 'zext' 'tmp_95' <Predicate = (tmp_93)> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_3 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_95" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 204 'getelementptr' 'inputBuf_V_addr_3' <Predicate = (tmp_93)> <Delay = 0.00>
ST_19 : Operation 205 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i16* %inputBuf_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 205 'load' 'inputBuf_V_load' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_19 : Operation 206 [1/1] (2.55ns)   --->   "%tmp_173_1 = add i32 1, %tmp_94" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 206 'add' 'tmp_173_1' <Predicate = (tmp_93)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_174_1 = zext i32 %tmp_173_1 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 207 'zext' 'tmp_174_1' <Predicate = (tmp_93)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_4 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_174_1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 208 'getelementptr' 'inputBuf_V_addr_4' <Predicate = (tmp_93)> <Delay = 0.00>
ST_19 : Operation 209 [2/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i16* %inputBuf_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 209 'load' 'inputBuf_V_load_1' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 20 <SV = 14> <Delay = 6.88>
ST_20 : Operation 210 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i16* %inputBuf_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 210 'load' 'inputBuf_V_load' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_V_301 = sext i16 %inputBuf_V_load to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 211 'sext' 'tmp_V_301' <Predicate = (tmp_93)> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_301)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 212 'write' <Predicate = (tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 213 [1/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i16* %inputBuf_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 213 'load' 'inputBuf_V_load_1' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 21 <SV = 15> <Delay = 5.80>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_V_302 = sext i16 %inputBuf_V_load_1 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 214 'sext' 'tmp_V_302' <Predicate = (tmp_93)> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_302)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 215 'write' <Predicate = (tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 216 [1/1] (2.55ns)   --->   "%tmp_173_2 = add i32 2, %tmp_94" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 216 'add' 'tmp_173_2' <Predicate = (tmp_93)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_174_2 = zext i32 %tmp_173_2 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 217 'zext' 'tmp_174_2' <Predicate = (tmp_93)> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_5 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_174_2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 218 'getelementptr' 'inputBuf_V_addr_5' <Predicate = (tmp_93)> <Delay = 0.00>
ST_21 : Operation 219 [2/2] (3.25ns)   --->   "%inputBuf_V_load_2 = load i16* %inputBuf_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 219 'load' 'inputBuf_V_load_2' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 22 <SV = 16> <Delay = 6.88>
ST_22 : Operation 220 [1/2] (3.25ns)   --->   "%inputBuf_V_load_2 = load i16* %inputBuf_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 220 'load' 'inputBuf_V_load_2' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_V_303 = sext i16 %inputBuf_V_load_2 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 221 'sext' 'tmp_V_303' <Predicate = (tmp_93)> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_303)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 222 'write' <Predicate = (tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 23 <SV = 9> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str72, i32 %tmp_60)" [./../hw_library/stream_convolution_slideWindow.h:181]   --->   Operation 223 'specregionend' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "br label %14" [./../hw_library/stream_convolution_slideWindow.h:181]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
IFMPadDimSqrt      (alloca         ) [ 001111111000001111111110]
inputBuf_V         (alloca         ) [ 001111111000001111111110]
inElem_V           (alloca         ) [ 001111111000001111111110]
tmp_V              (read           ) [ 000000000000000000000000]
StgValue_28        (write          ) [ 000000000000000000000000]
tmp_s              (icmp           ) [ 001111111111111111111111]
tmp_V_283          (read           ) [ 000111111000000000000000]
StgValue_31        (write          ) [ 000000000000000000000000]
tmp_V_285          (read           ) [ 000011111100000000000000]
StgValue_33        (write          ) [ 000000000000000000000000]
tmp_V_287          (read           ) [ 000001111110000000000000]
StgValue_35        (write          ) [ 000000000000000000000000]
tmp_V_289          (read           ) [ 000000000000000000000000]
StgValue_37        (write          ) [ 000000000000000000000000]
tmp_V_291          (read           ) [ 000000011000000000000000]
StgValue_39        (write          ) [ 000000000000000000000000]
tmp_V_293          (read           ) [ 000000000000000000000000]
StgValue_41        (write          ) [ 000000000000000000000000]
StgValue_42        (specinterface  ) [ 000000000000000000000000]
StgValue_43        (specinterface  ) [ 000000000000000000000000]
tmp_V_295          (read           ) [ 000000000000000000000000]
StgValue_45        (write          ) [ 000000000000000000000000]
StgValue_46        (br             ) [ 000000000000000000000000]
KER_size_0         (mul            ) [ 000000000100000000000000]
oy                 (alloca         ) [ 000000001000001111111110]
ox                 (alloca         ) [ 000000001000001111111110]
ky                 (alloca         ) [ 000000001000001111111110]
inp_j              (alloca         ) [ 000000001000001111111110]
inp_i              (alloca         ) [ 000000001000001111111110]
kx                 (alloca         ) [ 000000001000001111111110]
tmp_60             (specregionbegin) [ 000000000000001111111111]
StgValue_55        (store          ) [ 000000000000000000000000]
StgValue_56        (specfucore     ) [ 000000000000000000000000]
baseIterBound      (mul            ) [ 000000000000001111111110]
StgValue_58        (specfucore     ) [ 000000000000000000000000]
inElem_V_addr      (getelementptr  ) [ 000000000000001111111110]
inElem_V_addr_1    (getelementptr  ) [ 000000000000001111111110]
inElem_V_addr_2    (getelementptr  ) [ 000000000000001111111110]
StgValue_62        (store          ) [ 000000000000000000000000]
StgValue_63        (store          ) [ 000000000000000000000000]
StgValue_64        (store          ) [ 000000000000000000000000]
StgValue_65        (store          ) [ 000000000000000000000000]
StgValue_66        (store          ) [ 000000000000000000000000]
StgValue_67        (store          ) [ 000000000000000000000000]
StgValue_68        (br             ) [ 000000001000001111111110]
KER_size_1         (mul            ) [ 000000000010000000000000]
StgValue_70        (specfucore     ) [ 000000000000000000000000]
tmp_61             (specregionbegin) [ 000000000001110000000000]
KER_bound          (mul            ) [ 000000000001100000000000]
StgValue_73        (specfucore     ) [ 000000000000000000000000]
StgValue_74        (specfucore     ) [ 000000000000000000000000]
StgValue_75        (br             ) [ 000000000011100000000000]
i6                 (phi            ) [ 000000000001000000000000]
exitcond2          (icmp           ) [ 000000000001100000000000]
i_7                (add            ) [ 000000000011100000000000]
StgValue_79        (br             ) [ 000000000000000000000000]
tmp_63             (specregionbegin) [ 000000000000000000000000]
StgValue_81        (specpipeline   ) [ 000000000000000000000000]
tmp_V_297          (read           ) [ 000000000000000000000000]
StgValue_83        (write          ) [ 000000000000000000000000]
empty_144          (specregionend  ) [ 000000000000000000000000]
StgValue_85        (br             ) [ 000000000011100000000000]
empty_145          (specregionend  ) [ 000000000000000000000000]
StgValue_87        (br             ) [ 000000000000000000000000]
StgValue_88        (ret            ) [ 000000000000000000000000]
inp                (phi            ) [ 000000000000001111111110]
i                  (phi            ) [ 000000000000001111111110]
exitcond           (icmp           ) [ 000000000000001111111110]
i_8                (add            ) [ 000000001000001111111110]
StgValue_93        (br             ) [ 000000000000000000000000]
tmp_62             (specregionbegin) [ 000000000000000110000000]
StgValue_95        (specpipeline   ) [ 000000000000000000000000]
IFMPadDimSqrt_load (load           ) [ 000000000000000000000000]
extLd              (sext           ) [ 000000000000000000000000]
tmp_84             (icmp           ) [ 000000000000001111111110]
StgValue_99        (br             ) [ 000000000000001111111110]
inp_j_load_3       (load           ) [ 000000000000000000000000]
inp_i_load_3       (load           ) [ 000000000000000000000000]
tmp_64             (specregionbegin) [ 000000000000001111100000]
StgValue_103       (specmemcore    ) [ 000000000000000000000000]
tmp_85             (or             ) [ 000000000000000000000000]
tmp_234            (bitselect      ) [ 000000000000000000000000]
tmp_235            (partselect     ) [ 000000000000000000000000]
tmp_236            (partselect     ) [ 000000000000000000000000]
tmp_237            (or             ) [ 000000000000000000000000]
tmp_238            (icmp           ) [ 000000000000000000000000]
or_cond1           (or             ) [ 000000000000001111111110]
StgValue_111       (br             ) [ 000000000000000000000000]
inp_2              (add            ) [ 000000000000001111111110]
StgValue_113       (br             ) [ 000000000000001111111110]
tmp_V_298          (read           ) [ 000000000000000000000000]
tmp_239            (trunc          ) [ 000000000000000000000000]
StgValue_116       (store          ) [ 000000000000000000000000]
StgValue_117       (store          ) [ 000000000000000000000000]
tmp_242            (shl            ) [ 000000000000000000000000]
tmp_89             (sub            ) [ 000000000000001111100000]
inp_1              (phi            ) [ 000000000000000110000000]
tmp_93             (icmp           ) [ 000000000000001111111110]
StgValue_122       (br             ) [ 000000000000001111111110]
oy_load_3          (load           ) [ 000000000000000000000000]
ox_load62          (load           ) [ 000000000000000000000000]
ky_load            (load           ) [ 000000000000000000000000]
kx_load            (load           ) [ 000000000000000000000000]
tmp                (add            ) [ 000000000000000000000000]
tmp_243            (shl            ) [ 000000000000000000000000]
tmp_244            (shl            ) [ 000000000000000000000000]
tmp3               (add            ) [ 000000000000000000000000]
tmp4               (add            ) [ 000000000000000000000000]
input_ind          (add            ) [ 000000000000001111110000]
kx_3               (add            ) [ 000000000000000000000000]
tmp_96             (icmp           ) [ 000000000000001111111110]
StgValue_135       (br             ) [ 000000000000000000000000]
StgValue_136       (store          ) [ 000000000000000000000000]
StgValue_137       (br             ) [ 000000000000001111111110]
ky_3               (add            ) [ 000000000000000000000000]
tmp_97             (icmp           ) [ 000000000000001111111110]
StgValue_140       (br             ) [ 000000000000000000000000]
StgValue_141       (store          ) [ 000000000000000000000000]
StgValue_142       (store          ) [ 000000000000000000000000]
StgValue_143       (br             ) [ 000000000000001111111110]
ox_load            (load           ) [ 000000000000000000000000]
ox_1               (add            ) [ 000000000000000000000000]
tmp_98             (icmp           ) [ 000000000000001111111110]
StgValue_147       (store          ) [ 000000000000000000000000]
StgValue_148       (br             ) [ 000000000000000000000000]
StgValue_149       (store          ) [ 000000000000000000000000]
StgValue_150       (store          ) [ 000000000000000000000000]
StgValue_151       (br             ) [ 000000000000001111111110]
oy_load            (load           ) [ 000000000000000000000000]
oy_1               (add            ) [ 000000000000000000000000]
tmp_99             (icmp           ) [ 000000000000000000000000]
p_inp_1            (select         ) [ 000000000000001111111110]
p_1                (select         ) [ 000000000000000000000000]
StgValue_157       (store          ) [ 000000000000000000000000]
StgValue_158       (store          ) [ 000000000000000000000000]
StgValue_159       (store          ) [ 000000000000000000000000]
StgValue_160       (br             ) [ 000000000000001111111110]
tmp_V_299          (read           ) [ 000000000000000000000000]
tmp_240            (trunc          ) [ 000000000000000000000000]
StgValue_163       (store          ) [ 000000000000000000000000]
StgValue_164       (store          ) [ 000000000000000000000000]
StgValue_165       (br             ) [ 000000000000001111111110]
inp_j_load         (load           ) [ 000000000000000000000000]
inp_i_load         (load           ) [ 000000000000000000000000]
inp_j_3            (add            ) [ 000000000000000000000000]
tmp_91             (icmp           ) [ 000000000000000000000000]
inp_i_1            (add            ) [ 000000000000000000000000]
tmp_92             (icmp           ) [ 000000000000000000000000]
p_s                (select         ) [ 000000000000000000000000]
inp_i_2            (select         ) [ 000000000000000000000000]
inp_j_1            (select         ) [ 000000000000000000000000]
StgValue_176       (store          ) [ 000000000000000000000000]
StgValue_177       (store          ) [ 000000000000000000000000]
inp_6              (phi            ) [ 000000001000001111111110]
empty_142          (specregionend  ) [ 000000000000000000000000]
StgValue_180       (br             ) [ 000000001000001111111110]
tmp_V_300          (read           ) [ 000000000000000000000000]
tmp_241            (trunc          ) [ 000000000000000000000000]
StgValue_183       (br             ) [ 000000000000000000000000]
storemerge         (phi            ) [ 000000000000001001000000]
StgValue_185       (store          ) [ 000000000000000000000000]
tmp_90             (zext           ) [ 000000000000000000000000]
inElem_V_load      (load           ) [ 000000000000000000000000]
inputBuf_V_addr    (getelementptr  ) [ 000000000000000000000000]
StgValue_189       (store          ) [ 000000000000000000000000]
tmp_164_2          (add            ) [ 000000000000000000000000]
tmp_165_2          (zext           ) [ 000000000000000000000000]
inputBuf_V_addr_2  (getelementptr  ) [ 000000000000000000000000]
StgValue_194       (store          ) [ 000000000000000000000000]
tmp_164_1          (add            ) [ 000000000000000000000000]
tmp_165_1          (zext           ) [ 000000000000000000000000]
inElem_V_load_1    (load           ) [ 000000000000000000000000]
inputBuf_V_addr_1  (getelementptr  ) [ 000000000000000000000000]
StgValue_199       (store          ) [ 000000000000000000000000]
empty              (specregionend  ) [ 000000000000000000000000]
tmp_245            (shl            ) [ 000000000000000000000000]
tmp_94             (sub            ) [ 000000000000001100001100]
tmp_95             (zext           ) [ 000000000000000000000000]
inputBuf_V_addr_3  (getelementptr  ) [ 000000000000001000001000]
tmp_173_1          (add            ) [ 000000000000000000000000]
tmp_174_1          (zext           ) [ 000000000000000000000000]
inputBuf_V_addr_4  (getelementptr  ) [ 000000000000001000001000]
inputBuf_V_load    (load           ) [ 000000000000000000000000]
tmp_V_301          (sext           ) [ 000000000000000000000000]
StgValue_212       (write          ) [ 000000000000000000000000]
inputBuf_V_load_1  (load           ) [ 000000000000000100000100]
tmp_V_302          (sext           ) [ 000000000000000000000000]
StgValue_215       (write          ) [ 000000000000000000000000]
tmp_173_2          (add            ) [ 000000000000000000000000]
tmp_174_2          (zext           ) [ 000000000000000000000000]
inputBuf_V_addr_5  (getelementptr  ) [ 000000000000000010000010]
inputBuf_V_load_2  (load           ) [ 000000000000000000000000]
tmp_V_303          (sext           ) [ 000000000000000000000000]
StgValue_222       (write          ) [ 000000000000000000000000]
empty_143          (specregionend  ) [ 000000000000000000000000]
StgValue_224       (br             ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="IFMPadDimSqrt_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IFMPadDimSqrt/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="inputBuf_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="inElem_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inElem_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="oy_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oy/8 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ox_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ox/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ky_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ky/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inp_j_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_j/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="inp_i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_i/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kx_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kx/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_283/2 tmp_V_285/3 tmp_V_287/4 tmp_V_289/5 tmp_V_291/6 tmp_V_293/7 tmp_V_295/8 tmp_V_297/12 tmp_V_298/15 tmp_V_299/16 tmp_V_300/17 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/1 StgValue_31/2 StgValue_33/3 StgValue_35/4 StgValue_37/5 StgValue_39/6 StgValue_41/7 StgValue_45/8 StgValue_83/12 StgValue_212/20 StgValue_215/21 StgValue_222/22 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inElem_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inElem_V_addr/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="inElem_V_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inElem_V_addr_1/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="inElem_V_addr_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inElem_V_addr_2/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="3"/>
<pin id="175" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2"/>
<pin id="178" dir="0" index="4" bw="8" slack="0"/>
<pin id="179" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="16" slack="0"/>
<pin id="181" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_116/15 StgValue_117/15 StgValue_163/16 StgValue_164/16 inElem_V_load/16 StgValue_185/17 inElem_V_load_1/17 "/>
</bind>
</comp>

<comp id="183" class="1004" name="inputBuf_V_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr/17 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="14" slack="0"/>
<pin id="203" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="0"/>
<pin id="205" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_189/17 StgValue_194/17 StgValue_199/18 inputBuf_V_load/19 inputBuf_V_load_1/19 inputBuf_V_load_2/21 "/>
</bind>
</comp>

<comp id="196" class="1004" name="inputBuf_V_addr_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_2/17 "/>
</bind>
</comp>

<comp id="207" class="1004" name="inputBuf_V_addr_1_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_1/18 "/>
</bind>
</comp>

<comp id="214" class="1004" name="inputBuf_V_addr_3_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_3/19 "/>
</bind>
</comp>

<comp id="221" class="1004" name="inputBuf_V_addr_4_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_4/19 "/>
</bind>
</comp>

<comp id="228" class="1004" name="inputBuf_V_addr_5_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_5/21 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i6_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i6_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/11 "/>
</bind>
</comp>

<comp id="246" class="1005" name="inp_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="inp_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inp/14 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="269" class="1005" name="inp_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="inp_1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inp_1/15 "/>
</bind>
</comp>

<comp id="280" class="1005" name="inp_6_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_6 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="inp_6_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="32" slack="1"/>
<pin id="290" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="32" slack="1"/>
<pin id="292" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="8" bw="32" slack="1"/>
<pin id="294" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inp_6/16 "/>
</bind>
</comp>

<comp id="301" class="1005" name="storemerge_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="storemerge_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="3" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/8 StgValue_141/15 StgValue_149/15 StgValue_157/15 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/8 StgValue_147/15 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/8 StgValue_158/15 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_j_load_3/14 inp_j_load/16 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_i_load_3/14 inp_i_load/16 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="KER_size_0_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="0" index="1" bw="32" slack="5"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="StgValue_55_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="7"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="baseIterBound_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="6"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="baseIterBound/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="StgValue_63_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="StgValue_64_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="StgValue_67_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="KER_size_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="6"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="KER_bound_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="6"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/10 "/>
</bind>
</comp>

<comp id="378" class="1004" name="exitcond2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="i_7_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="exitcond_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="394" class="1004" name="i_8_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/14 "/>
</bind>
</comp>

<comp id="400" class="1004" name="IFMPadDimSqrt_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="8"/>
<pin id="402" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMPadDimSqrt_load/14 "/>
</bind>
</comp>

<comp id="403" class="1004" name="extLd_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_84_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_84/14 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_85_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_85/14 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_234_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_234/14 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_235_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="27" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_235/14 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_236_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="27" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_236/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_237_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="27" slack="0"/>
<pin id="449" dir="0" index="1" bw="27" slack="0"/>
<pin id="450" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_237/14 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_238_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="27" slack="0"/>
<pin id="455" dir="0" index="1" bw="27" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_238/14 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_cond1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/14 "/>
</bind>
</comp>

<comp id="465" class="1004" name="inp_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_2/14 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_239_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_239/15 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_242_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_242/15 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_89_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="1"/>
<pin id="485" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_89/15 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_93_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_93/15 "/>
</bind>
</comp>

<comp id="494" class="1004" name="oy_load_3_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="2"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oy_load_3/15 "/>
</bind>
</comp>

<comp id="497" class="1004" name="ox_load62_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ox_load62/15 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ky_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ky_load/15 "/>
</bind>
</comp>

<comp id="503" class="1004" name="kx_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="2"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kx_load/15 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_243_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_243/15 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_244_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="3" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_244/15 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/15 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/15 "/>
</bind>
</comp>

<comp id="536" class="1004" name="input_ind_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_ind/15 "/>
</bind>
</comp>

<comp id="542" class="1004" name="kx_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kx_3/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_96_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_96/15 "/>
</bind>
</comp>

<comp id="554" class="1004" name="StgValue_136_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="2"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="ky_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ky_3/15 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_97_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_97/15 "/>
</bind>
</comp>

<comp id="571" class="1004" name="StgValue_142_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="2"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="ox_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ox_load/15 "/>
</bind>
</comp>

<comp id="579" class="1004" name="ox_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ox_1/15 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_98_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_98/15 "/>
</bind>
</comp>

<comp id="591" class="1004" name="StgValue_150_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="2"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/15 "/>
</bind>
</comp>

<comp id="596" class="1004" name="oy_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="2"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oy_load/15 "/>
</bind>
</comp>

<comp id="599" class="1004" name="oy_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="oy_1/15 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_99_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_99/15 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_inp_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_inp_1/15 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="0"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/15 "/>
</bind>
</comp>

<comp id="627" class="1004" name="StgValue_159_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="2"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/15 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_240_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_240/16 "/>
</bind>
</comp>

<comp id="637" class="1004" name="inp_j_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_j_3/16 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_91_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91/16 "/>
</bind>
</comp>

<comp id="649" class="1004" name="inp_i_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_i_1/16 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_92_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_92/16 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_s_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/16 "/>
</bind>
</comp>

<comp id="669" class="1004" name="inp_i_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="32" slack="0"/>
<pin id="673" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inp_i_2/16 "/>
</bind>
</comp>

<comp id="677" class="1004" name="inp_j_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="0" index="2" bw="32" slack="0"/>
<pin id="681" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inp_j_1/16 "/>
</bind>
</comp>

<comp id="685" class="1004" name="StgValue_176_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="3"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/16 "/>
</bind>
</comp>

<comp id="690" class="1004" name="StgValue_177_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="3"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/16 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_241_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_241/17 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_90_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90/17 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_164_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="2"/>
<pin id="707" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_164_2/17 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_165_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165_2/17 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_164_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="3"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_164_1/18 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_165_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165_1/18 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_245_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="4"/>
<pin id="726" dir="0" index="1" bw="3" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_245/19 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_94_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="4"/>
<pin id="732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_94/19 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_95_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95/19 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_173_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_173_1/19 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_174_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_174_1/19 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_V_301_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_301/20 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_V_302_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_302/21 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_173_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="3" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="2"/>
<pin id="762" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_173_2/21 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_174_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_174_2/21 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_V_303_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_303/22 "/>
</bind>
</comp>

<comp id="774" class="1005" name="IFMPadDimSqrt_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="12" slack="7"/>
<pin id="776" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="IFMPadDimSqrt "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_s_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="7"/>
<pin id="782" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_V_283_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="6"/>
<pin id="786" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_283 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_V_285_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="5"/>
<pin id="791" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_285 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_V_287_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="6"/>
<pin id="797" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_287 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_V_291_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="2"/>
<pin id="802" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_291 "/>
</bind>
</comp>

<comp id="805" class="1005" name="KER_size_0_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="810" class="1005" name="oy_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="oy "/>
</bind>
</comp>

<comp id="818" class="1005" name="ox_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ox "/>
</bind>
</comp>

<comp id="826" class="1005" name="ky_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ky "/>
</bind>
</comp>

<comp id="833" class="1005" name="inp_j_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp_j "/>
</bind>
</comp>

<comp id="840" class="1005" name="inp_i_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp_i "/>
</bind>
</comp>

<comp id="847" class="1005" name="kx_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="kx "/>
</bind>
</comp>

<comp id="854" class="1005" name="baseIterBound_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="baseIterBound "/>
</bind>
</comp>

<comp id="859" class="1005" name="inElem_V_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="2"/>
<pin id="861" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inElem_V_addr "/>
</bind>
</comp>

<comp id="865" class="1005" name="inElem_V_addr_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="3"/>
<pin id="867" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inElem_V_addr_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="inElem_V_addr_2_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="4"/>
<pin id="873" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="inElem_V_addr_2 "/>
</bind>
</comp>

<comp id="876" class="1005" name="KER_size_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="KER_bound_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="886" class="1005" name="exitcond2_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="890" class="1005" name="i_7_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="895" class="1005" name="exitcond_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="899" class="1005" name="i_8_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_84_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="908" class="1005" name="or_cond1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="inp_2_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_2 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_89_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="2"/>
<pin id="919" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_93_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="928" class="1005" name="input_ind_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="4"/>
<pin id="930" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="input_ind "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_96_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_97_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_98_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="946" class="1005" name="p_inp_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_inp_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_94_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="2"/>
<pin id="953" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="956" class="1005" name="inputBuf_V_addr_3_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="14" slack="1"/>
<pin id="958" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_addr_3 "/>
</bind>
</comp>

<comp id="961" class="1005" name="inputBuf_V_addr_4_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="14" slack="1"/>
<pin id="963" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_addr_4 "/>
</bind>
</comp>

<comp id="966" class="1005" name="inputBuf_V_load_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="1"/>
<pin id="968" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_load_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="inputBuf_V_addr_5_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="14" slack="1"/>
<pin id="973" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="62" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="182"><net_src comp="94" pin="0"/><net_sink comp="173" pin=4"/></net>

<net id="188"><net_src comp="62" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="173" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="62" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="207" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="278"><net_src comp="246" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="296"><net_src comp="269" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="269" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="298"><net_src comp="269" pin="1"/><net_sink comp="284" pin=6"/></net>

<net id="299"><net_src comp="269" pin="1"/><net_sink comp="284" pin=8"/></net>

<net id="300"><net_src comp="284" pin="10"/><net_sink comp="280" pin=0"/></net>

<net id="304"><net_src comp="94" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="173" pin=4"/></net>

<net id="313"><net_src comp="305" pin="4"/><net_sink comp="189" pin=4"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="10" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="138" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="10" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="10" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="382"><net_src comp="239" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="239" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="44" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="262" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="262" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="44" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="250" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="329" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="332" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="332" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="90" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="86" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="329" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="86" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="451"><net_src comp="427" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="437" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="419" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="250" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="138" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="480"><net_src comp="246" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="24" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="246" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="272" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="96" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="510"><net_src comp="494" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="90" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="506" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="24" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="512" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="503" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="497" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="524" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="44" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="503" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="90" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="542" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="500" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="44" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="90" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="559" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="44" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="98" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="579" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="44" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="98" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="10" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="272" pin="4"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="605" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="10" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="599" pin="2"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="138" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="641"><net_src comp="44" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="329" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="100" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="44" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="332" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="100" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="649" pin="2"/><net_sink comp="661" pin=2"/></net>

<net id="674"><net_src comp="643" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="661" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="332" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="643" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="66" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="637" pin="2"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="669" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="677" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="138" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="703"><net_src comp="700" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="708"><net_src comp="24" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="718"><net_src comp="44" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="728"><net_src comp="24" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="743"><net_src comp="44" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="729" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="753"><net_src comp="189" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="758"><net_src comp="755" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="763"><net_src comp="24" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="772"><net_src comp="189" pin="7"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="777"><net_src comp="102" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="783"><net_src comp="335" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="138" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="792"><net_src comp="138" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="798"><net_src comp="138" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="803"><net_src comp="138" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="808"><net_src comp="341" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="813"><net_src comp="114" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="821"><net_src comp="118" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="825"><net_src comp="818" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="829"><net_src comp="122" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="836"><net_src comp="126" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="843"><net_src comp="130" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="850"><net_src comp="134" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="853"><net_src comp="847" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="857"><net_src comp="350" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="862"><net_src comp="152" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="868"><net_src comp="159" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="874"><net_src comp="166" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="879"><net_src comp="370" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="884"><net_src comp="374" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="889"><net_src comp="378" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="383" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="898"><net_src comp="389" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="394" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="907"><net_src comp="407" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="459" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="465" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="920"><net_src comp="482" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="927"><net_src comp="488" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="536" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="937"><net_src comp="548" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="565" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="585" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="611" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="954"><net_src comp="729" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="959"><net_src comp="214" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="964"><net_src comp="221" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="969"><net_src comp="189" pin="7"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="974"><net_src comp="228" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="189" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {1 2 3 4 5 6 7 8 12 20 21 22 }
 - Input state : 
	Port: SCIG : in_V_V | {1 2 3 4 5 6 7 8 12 15 16 17 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		StgValue_58 : 1
		StgValue_62 : 1
		StgValue_63 : 1
		StgValue_64 : 1
		StgValue_65 : 1
		StgValue_66 : 1
		StgValue_67 : 1
	State 9
	State 10
		StgValue_74 : 1
	State 11
		exitcond2 : 1
		i_7 : 1
		StgValue_79 : 2
	State 12
		empty_144 : 1
	State 13
	State 14
		exitcond : 1
		i_8 : 1
		StgValue_93 : 2
		extLd : 1
		tmp_84 : 2
		StgValue_99 : 3
		tmp_85 : 1
		tmp_234 : 1
		tmp_235 : 1
		tmp_236 : 1
		tmp_237 : 2
		tmp_238 : 2
		or_cond1 : 3
		StgValue_111 : 3
		inp_2 : 1
	State 15
		StgValue_116 : 1
		tmp_93 : 1
		StgValue_122 : 2
		tmp : 1
		tmp_243 : 2
		tmp_244 : 2
		tmp3 : 2
		tmp4 : 1
		input_ind : 3
		kx_3 : 1
		tmp_96 : 2
		StgValue_135 : 3
		StgValue_136 : 2
		ky_3 : 1
		tmp_97 : 2
		StgValue_140 : 3
		StgValue_142 : 2
		ox_1 : 1
		tmp_98 : 2
		StgValue_148 : 3
		StgValue_150 : 2
		oy_1 : 1
		tmp_99 : 2
		p_inp_1 : 3
		p_1 : 3
		StgValue_159 : 4
	State 16
		StgValue_163 : 1
		inp_j_3 : 1
		tmp_91 : 2
		inp_i_1 : 1
		tmp_92 : 2
		p_s : 3
		inp_i_2 : 4
		inp_j_1 : 3
		StgValue_176 : 5
		StgValue_177 : 4
	State 17
		storemerge : 1
		StgValue_185 : 2
		inputBuf_V_addr : 1
		StgValue_189 : 2
		tmp_165_2 : 1
		inputBuf_V_addr_2 : 2
		StgValue_194 : 3
	State 18
		tmp_165_1 : 1
		inputBuf_V_addr_1 : 2
		StgValue_199 : 3
	State 19
		tmp_95 : 1
		inputBuf_V_addr_3 : 2
		inputBuf_V_load : 3
		tmp_173_1 : 1
		tmp_174_1 : 2
		inputBuf_V_addr_4 : 3
		inputBuf_V_load_1 : 4
	State 20
		tmp_V_301 : 1
		StgValue_212 : 2
	State 21
		StgValue_215 : 1
		tmp_174_2 : 1
		inputBuf_V_addr_5 : 2
		inputBuf_V_load_2 : 3
	State 22
		tmp_V_303 : 1
		StgValue_222 : 2
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   KER_size_0_fu_341  |    0    |    0    |   1042  |
|    mul   | baseIterBound_fu_350 |    0    |    0    |   1042  |
|          |   KER_size_1_fu_370  |    0    |    0    |   1042  |
|          |   KER_bound_fu_374   |    0    |    0    |   1042  |
|----------|----------------------|---------|---------|---------|
|          |      i_7_fu_383      |    0    |    0    |    39   |
|          |      i_8_fu_394      |    0    |    0    |    39   |
|          |     inp_2_fu_465     |    0    |    0    |    39   |
|          |      tmp_fu_506      |    0    |    0    |    39   |
|          |      tmp3_fu_524     |    0    |    0    |    32   |
|          |      tmp4_fu_530     |    0    |    0    |    39   |
|          |   input_ind_fu_536   |    0    |    0    |    32   |
|          |      kx_3_fu_542     |    0    |    0    |    39   |
|    add   |      ky_3_fu_559     |    0    |    0    |    39   |
|          |      ox_1_fu_579     |    0    |    0    |    39   |
|          |      oy_1_fu_599     |    0    |    0    |    39   |
|          |    inp_j_3_fu_637    |    0    |    0    |    39   |
|          |    inp_i_1_fu_649    |    0    |    0    |    39   |
|          |   tmp_164_2_fu_704   |    0    |    0    |    39   |
|          |   tmp_164_1_fu_714   |    0    |    0    |    39   |
|          |   tmp_173_1_fu_739   |    0    |    0    |    39   |
|          |   tmp_173_2_fu_759   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_335     |    0    |    0    |    18   |
|          |   exitcond2_fu_378   |    0    |    0    |    18   |
|          |    exitcond_fu_389   |    0    |    0    |    18   |
|          |     tmp_84_fu_407    |    0    |    0    |    18   |
|          |    tmp_238_fu_453    |    0    |    0    |    18   |
|   icmp   |     tmp_93_fu_488    |    0    |    0    |    18   |
|          |     tmp_96_fu_548    |    0    |    0    |    18   |
|          |     tmp_97_fu_565    |    0    |    0    |    18   |
|          |     tmp_98_fu_585    |    0    |    0    |    18   |
|          |     tmp_99_fu_605    |    0    |    0    |    18   |
|          |     tmp_91_fu_643    |    0    |    0    |    18   |
|          |     tmp_92_fu_655    |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    p_inp_1_fu_611    |    0    |    0    |    32   |
|          |      p_1_fu_619      |    0    |    0    |    32   |
|  select  |      p_s_fu_661      |    0    |    0    |    32   |
|          |    inp_i_2_fu_669    |    0    |    0    |    32   |
|          |    inp_j_1_fu_677    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    sub   |     tmp_89_fu_482    |    0    |    0    |    39   |
|          |     tmp_94_fu_729    |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_85_fu_413    |    0    |    0    |    32   |
|    or    |    tmp_237_fu_447    |    0    |    0    |    27   |
|          |    or_cond1_fu_459   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   |    grp_read_fu_138   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_144   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     extLd_fu_403     |    0    |    0    |    0    |
|   sext   |   tmp_V_301_fu_750   |    0    |    0    |    0    |
|          |   tmp_V_302_fu_755   |    0    |    0    |    0    |
|          |   tmp_V_303_fu_769   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|    tmp_234_fu_419    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    tmp_235_fu_427    |    0    |    0    |    0    |
|          |    tmp_236_fu_437    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_239_fu_471    |    0    |    0    |    0    |
|   trunc  |    tmp_240_fu_632    |    0    |    0    |    0    |
|          |    tmp_241_fu_695    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_242_fu_476    |    0    |    0    |    0    |
|    shl   |    tmp_243_fu_512    |    0    |    0    |    0    |
|          |    tmp_244_fu_518    |    0    |    0    |    0    |
|          |    tmp_245_fu_724    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_90_fu_700    |    0    |    0    |    0    |
|          |   tmp_165_2_fu_709   |    0    |    0    |    0    |
|   zext   |   tmp_165_1_fu_719   |    0    |    0    |    0    |
|          |     tmp_95_fu_734    |    0    |    0    |    0    |
|          |   tmp_174_1_fu_745   |    0    |    0    |    0    |
|          |   tmp_174_2_fu_764   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   5332  |
|----------|----------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| inElem_V |    -   |   32   |   64   |
|inputBuf_V|   16   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   16   |   32   |   64   |
+----------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  IFMPadDimSqrt_reg_774  |   12   |
|    KER_bound_reg_881    |   32   |
|    KER_size_0_reg_805   |   32   |
|    KER_size_1_reg_876   |   32   |
|  baseIterBound_reg_854  |   32   |
|    exitcond2_reg_886    |    1   |
|     exitcond_reg_895    |    1   |
|        i6_reg_235       |   32   |
|       i_7_reg_890       |   32   |
|       i_8_reg_899       |   32   |
|        i_reg_258        |   32   |
| inElem_V_addr_1_reg_865 |    8   |
| inElem_V_addr_2_reg_871 |    8   |
|  inElem_V_addr_reg_859  |    8   |
|      inp_1_reg_269      |   32   |
|      inp_2_reg_912      |   32   |
|      inp_6_reg_280      |   32   |
|      inp_i_reg_840      |   32   |
|      inp_j_reg_833      |   32   |
|       inp_reg_246       |   32   |
|inputBuf_V_addr_3_reg_956|   14   |
|inputBuf_V_addr_4_reg_961|   14   |
|inputBuf_V_addr_5_reg_971|   14   |
|inputBuf_V_load_1_reg_966|   16   |
|    input_ind_reg_928    |   32   |
|        kx_reg_847       |   32   |
|        ky_reg_826       |   32   |
|     or_cond1_reg_908    |    1   |
|        ox_reg_818       |   32   |
|        oy_reg_810       |   32   |
|     p_inp_1_reg_946     |   32   |
|    storemerge_reg_301   |   16   |
|      tmp_84_reg_904     |    1   |
|      tmp_89_reg_917     |   32   |
|      tmp_93_reg_924     |    1   |
|      tmp_94_reg_951     |   32   |
|      tmp_96_reg_934     |    1   |
|      tmp_97_reg_938     |    1   |
|      tmp_98_reg_942     |    1   |
|    tmp_V_283_reg_784    |   32   |
|    tmp_V_285_reg_789    |   32   |
|    tmp_V_287_reg_795    |   32   |
|    tmp_V_291_reg_800    |   32   |
|      tmp_s_reg_780      |    1   |
+-------------------------+--------+
|          Total          |   951  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_144 |  p2  |   4  |  32  |   128  ||    21   |
| grp_access_fu_173 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_173 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_173 |  p4  |   4  |   8  |   32   ||    21   |
| grp_access_fu_189 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_189 |  p2  |   5  |   0  |    0   ||    27   |
|    inp_reg_246    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   296  || 12.8405 ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |  5332  |
|   Memory  |   16   |    -   |    -   |   32   |   64   |
|Multiplexer|    -   |    -   |   12   |    -   |   123  |
|  Register |    -   |    -   |    -   |   951  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    0   |   12   |   983  |  5519  |
+-----------+--------+--------+--------+--------+--------+
