Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : s1238
Version: M-2016.12-SP1
Date   : Fri Feb  8 15:59:18 2019
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: G7 (input port clocked by ideal_clock1)
  Endpoint: G532 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  G7 (in)                                  0.00       2.40 r
  U351/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U651/Y (NBUFFX2_RVT)                     0.10       2.59 r
  U444/Y (NAND2X0_RVT)                     0.18       2.77 f
  U338/Y (OR2X1_RVT)                       0.07       2.84 f
  U631/Y (INVX0_RVT)                       0.08       2.92 r
  U561/Y (OR4X2_RVT)                       0.17       3.09 r
  U804/Y (NAND2X0_RVT)                     0.09       3.18 f
  U726/Y (INVX0_RVT)                       0.10       3.27 r
  U709/Y (NAND3X0_RVT)                     0.11       3.39 f
  U732/Y (INVX0_RVT)                       0.10       3.49 r
  U708/Y (INVX0_RVT)                       0.08       3.57 f
  U902/Y (OA22X1_RVT)                      0.13       3.70 f
  U908/Y (NAND4X0_RVT)                     0.05       3.75 r
  G532 (out)                               0.01       3.76 r
  data arrival time                                   3.76

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.41


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: G551 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  G4 (in)                                  0.00       2.40 f
  U406/Y (INVX0_RVT)                       0.07       2.47 r
  U596/Y (NBUFFX2_RVT)                     0.10       2.57 r
  U648/Y (NBUFFX2_RVT)                     0.19       2.76 r
  U470/Y (NBUFFX2_RVT)                     0.19       2.95 r
  U793/Y (NAND3X0_RVT)                     0.18       3.13 f
  U410/Y (AO21X1_RVT)                      0.15       3.28 f
  U820/Y (NAND2X0_RVT)                     0.09       3.37 r
  U821/Y (NAND2X0_RVT)                     0.10       3.46 f
  U662/Y (INVX0_RVT)                       0.09       3.55 r
  U589/Y (AND2X1_RVT)                      0.11       3.66 r
  U588/Y (AO222X1_RVT)                     0.09       3.75 r
  G551 (out)                               0.01       3.75 r
  data arrival time                                   3.75

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.40


  Startpoint: G10 (input port clocked by ideal_clock1)
  Endpoint: G535 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  G10 (in)                                 0.00       2.40 r
  U305/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U502/Y (NBUFFX2_RVT)                     0.10       2.59 r
  U764/Y (NAND2X0_RVT)                     0.29       2.89 f
  U637/Y (INVX0_RVT)                       0.09       2.97 r
  U785/Y (NAND3X0_RVT)                     0.11       3.08 f
  U466/Y (INVX0_RVT)                       0.10       3.18 r
  U459/Y (INVX0_RVT)                       0.09       3.27 f
  U302/Y (NAND2X0_RVT)                     0.09       3.36 r
  U448/Y (NAND2X0_RVT)                     0.09       3.44 f
  U558/Y (NAND3X0_RVT)                     0.05       3.50 r
  U556/Y (NAND2X0_RVT)                     0.09       3.59 f
  U897/Y (OAI221X1_RVT)                    0.16       3.75 r
  G535 (out)                               0.01       3.75 r
  data arrival time                                   3.75

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.40


  Startpoint: G10 (input port clocked by ideal_clock1)
  Endpoint: G539 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  G10 (in)                                 0.00       2.40 r
  U305/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U502/Y (NBUFFX2_RVT)                     0.10       2.59 r
  U764/Y (NAND2X0_RVT)                     0.29       2.89 f
  U637/Y (INVX0_RVT)                       0.09       2.97 r
  U785/Y (NAND3X0_RVT)                     0.11       3.08 f
  U466/Y (INVX0_RVT)                       0.10       3.18 r
  U459/Y (INVX0_RVT)                       0.09       3.27 f
  U302/Y (NAND2X0_RVT)                     0.09       3.36 r
  U401/Y (NAND2X0_RVT)                     0.09       3.45 f
  U872/Y (NAND2X0_RVT)                     0.09       3.54 r
  U873/Y (AO22X1_RVT)                      0.09       3.63 r
  U874/Y (OAI222X1_RVT)                    0.11       3.74 f
  G539 (out)                               0.01       3.75 f
  data arrival time                                   3.75

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.40


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: G549 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  G4 (in)                                  0.00       2.40 f
  U406/Y (INVX0_RVT)                       0.07       2.47 r
  U596/Y (NBUFFX2_RVT)                     0.10       2.57 r
  U648/Y (NBUFFX2_RVT)                     0.19       2.76 r
  U559/Y (NOR2X0_RVT)                      0.22       2.98 f
  U506/Y (INVX0_RVT)                       0.08       3.06 r
  U490/Y (NBUFFX2_RVT)                     0.10       3.16 r
  U505/Y (NBUFFX2_RVT)                     0.10       3.26 r
  U853/Y (OA21X1_RVT)                      0.21       3.47 r
  U854/Y (NAND4X0_RVT)                     0.07       3.54 f
  U622/Y (NAND3X0_RVT)                     0.06       3.60 r
  U855/Y (OA221X1_RVT)                     0.08       3.69 r
  U856/Y (NAND3X0_RVT)                     0.05       3.74 f
  G549 (out)                               0.01       3.74 f
  data arrival time                                   3.74

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.74
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.39


  Startpoint: G9 (input port clocked by ideal_clock1)
  Endpoint: G537 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  G9 (in)                                  0.00       2.40 f
  U419/Y (INVX0_RVT)                       0.08       2.48 r
  U577/Y (INVX0_RVT)                       0.17       2.65 f
  U513/Y (INVX0_RVT)                       0.16       2.81 r
  U298/Y (OR2X2_RVT)                       0.12       2.93 r
  U633/Y (INVX0_RVT)                       0.15       3.08 f
  U778/Y (NAND4X0_RVT)                     0.10       3.18 r
  U593/Y (NAND3X0_RVT)                     0.12       3.29 f
  U784/Y (NAND2X0_RVT)                     0.12       3.41 r
  U737/Y (INVX0_RVT)                       0.09       3.50 f
  U557/Y (NAND2X0_RVT)                     0.09       3.59 r
  U889/Y (OA22X1_RVT)                      0.08       3.67 r
  U890/Y (NAND4X0_RVT)                     0.06       3.73 f
  G537 (out)                               0.01       3.73 f
  data arrival time                                   3.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.38


  Startpoint: G0 (input port clocked by ideal_clock1)
  Endpoint: G530 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  G0 (in)                                  0.00       2.40 r
  U536/Y (NBUFFX2_RVT)                     0.10       2.50 r
  U499/Y (NBUFFX2_RVT)                     0.47       2.97 r
  U911/Y (MUX21X1_RVT)                     0.57       3.54 f
  U504/Y (AND2X1_RVT)                      0.07       3.61 f
  U712/Y (OAI22X1_RVT)                     0.11       3.71 r
  G530 (out)                               0.01       3.72 r
  data arrival time                                   3.72

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.72
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.37


  Startpoint: G9 (input port clocked by ideal_clock1)
  Endpoint: G552 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  G9 (in)                                  0.00       2.40 r
  U419/Y (INVX0_RVT)                       0.08       2.48 f
  U577/Y (INVX0_RVT)                       0.17       2.65 r
  U332/Y (AND2X1_RVT)                      0.19       2.84 r
  U414/Y (NAND2X0_RVT)                     0.05       2.88 f
  U781/Y (NAND2X0_RVT)                     0.10       2.99 r
  U817/Y (NAND2X0_RVT)                     0.09       3.08 f
  U818/Y (NAND2X0_RVT)                     0.10       3.18 r
  U717/Y (INVX0_RVT)                       0.08       3.27 f
  U705/Y (AND2X1_RVT)                      0.12       3.38 f
  U663/Y (INVX0_RVT)                       0.09       3.47 r
  U833/Y (OAI222X1_RVT)                    0.23       3.70 f
  G552 (out)                               0.01       3.71 f
  data arrival time                                   3.71

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.36


  Startpoint: G7 (input port clocked by ideal_clock1)
  Endpoint: G548 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  G7 (in)                                  0.00       2.40 r
  U351/Y (NBUFFX2_RVT)                     0.09       2.49 r
  U651/Y (NBUFFX2_RVT)                     0.10       2.59 r
  U444/Y (NAND2X0_RVT)                     0.18       2.77 f
  U338/Y (OR2X1_RVT)                       0.07       2.84 f
  U631/Y (INVX0_RVT)                       0.08       2.92 r
  U561/Y (OR4X2_RVT)                       0.17       3.09 r
  U804/Y (NAND2X0_RVT)                     0.09       3.18 f
  U726/Y (INVX0_RVT)                       0.10       3.27 r
  U709/Y (NAND3X0_RVT)                     0.11       3.39 f
  U732/Y (INVX0_RVT)                       0.10       3.49 r
  U708/Y (INVX0_RVT)                       0.08       3.57 f
  U860/Y (OAI22X1_RVT)                     0.13       3.70 r
  G548 (out)                               0.01       3.71 r
  data arrival time                                   3.71

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.36


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: G550 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  G4 (in)                                  0.00       2.40 f
  U406/Y (INVX0_RVT)                       0.07       2.47 r
  U596/Y (NBUFFX2_RVT)                     0.10       2.57 r
  U648/Y (NBUFFX2_RVT)                     0.19       2.76 r
  U762/Y (NAND2X0_RVT)                     0.18       2.94 f
  U554/Y (INVX0_RVT)                       0.04       2.98 r
  U677/Y (AO22X1_RVT)                      0.08       3.06 r
  U553/Y (AOI22X1_RVT)                     0.15       3.21 f
  U806/Y (NAND2X0_RVT)                     0.10       3.30 r
  U710/Y (INVX0_RVT)                       0.09       3.39 f
  U846/Y (NAND2X0_RVT)                     0.10       3.49 r
  U849/Y (OA22X1_RVT)                      0.14       3.62 r
  U850/Y (NAND4X0_RVT)                     0.06       3.68 f
  G550 (out)                               0.01       3.69 f
  data arrival time                                   3.69

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  output external delay                   -2.00       0.35
  data required time                                  0.35
  -----------------------------------------------------------
  data required time                                  0.35
  data arrival time                                  -3.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -3.34


1
