--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_clk.ucf -ucf constraint_pushbtn.ucf -ucf constraint_rgbLed.ucf -ucf
constraint_switch.ucf -ucf constraint_led.ucf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: clkgen/DCM_SP_INST/CLKIN
  Logical resource: clkgen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkgen/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from  NET 
"clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 1.56 to 62.500 nS 
and duty cycle corrected to HIGH 31.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 221 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.486ns.
--------------------------------------------------------------------------------

Paths for end point sender/curr_state_FSM_FFd4 (SLICE_X12Y14.F2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd2 (FF)
  Destination:          sender/curr_state_FSM_FFd4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.452ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.201 - 0.235)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd2 to sender/curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.YQ      Tcko                  0.676   sender/curr_state_FSM_FFd2
                                                       sender/curr_state_FSM_FFd2
    SLICE_X12Y15.G2      net (fanout=8)        1.046   sender/curr_state_FSM_FFd2
    SLICE_X12Y15.Y       Tilo                  0.707   sender/curr_state_FSM_FFd4-In23
                                                       sender/curr_state_FSM_FFd4-In211
    SLICE_X12Y15.F1      net (fanout=3)        0.455   N14
    SLICE_X12Y15.X       Tilo                  0.692   sender/curr_state_FSM_FFd4-In23
                                                       sender/curr_state_FSM_FFd4-In23
    SLICE_X12Y14.F2      net (fanout=1)        0.074   sender/curr_state_FSM_FFd4-In23
    SLICE_X12Y14.CLK     Tfck                  0.802   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In49
                                                       sender/curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (2.877ns logic, 1.575ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd1 (FF)
  Destination:          sender/curr_state_FSM_FFd4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (0.201 - 0.235)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd1 to sender/curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y17.XQ      Tcko                  0.631   sender/curr_state_FSM_FFd1
                                                       sender/curr_state_FSM_FFd1
    SLICE_X12Y15.G3      net (fanout=8)        0.598   sender/curr_state_FSM_FFd1
    SLICE_X12Y15.Y       Tilo                  0.707   sender/curr_state_FSM_FFd4-In23
                                                       sender/curr_state_FSM_FFd4-In211
    SLICE_X12Y15.F1      net (fanout=3)        0.455   N14
    SLICE_X12Y15.X       Tilo                  0.692   sender/curr_state_FSM_FFd4-In23
                                                       sender/curr_state_FSM_FFd4-In23
    SLICE_X12Y14.F2      net (fanout=1)        0.074   sender/curr_state_FSM_FFd4-In23
    SLICE_X12Y14.CLK     Tfck                  0.802   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In49
                                                       sender/curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.959ns (2.832ns logic, 1.127ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/curr_state_FSM_FFd3 (FF)
  Destination:          sender/curr_state_FSM_FFd4 (FF)
  Requirement:          62.500ns
  Data Path Delay:      2.825ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.201 - 0.239)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/curr_state_FSM_FFd3 to sender/curr_state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcko                  0.580   sender/curr_state_FSM_FFd3
                                                       sender/curr_state_FSM_FFd3
    SLICE_X12Y15.F3      net (fanout=13)       0.677   sender/curr_state_FSM_FFd3
    SLICE_X12Y15.X       Tilo                  0.692   sender/curr_state_FSM_FFd4-In23
                                                       sender/curr_state_FSM_FFd4-In23
    SLICE_X12Y14.F2      net (fanout=1)        0.074   sender/curr_state_FSM_FFd4-In23
    SLICE_X12Y14.CLK     Tfck                  0.802   sender/curr_state_FSM_FFd4
                                                       sender/curr_state_FSM_FFd4-In49
                                                       sender/curr_state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (2.074ns logic, 0.751ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point sender/clk_counter_15 (SLICE_X15Y17.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/clk_counter_0 (FF)
  Destination:          sender/clk_counter_15 (FF)
  Requirement:          62.500ns
  Data Path Delay:      4.004ns (Levels of Logic = 8)
  Clock Path Skew:      -0.049ns (0.199 - 0.248)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/clk_counter_0 to sender/clk_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.XQ      Tcko                  0.591   sender/clk_counter<0>
                                                       sender/clk_counter_0
    SLICE_X15Y10.F1      net (fanout=1)        0.495   sender/clk_counter<0>
    SLICE_X15Y10.COUT    Topcyf                1.195   sender/clk_counter<0>
                                                       sender/Mcount_clk_counter_lut<0>_INV_0
                                                       sender/Mcount_clk_counter_cy<0>
                                                       sender/Mcount_clk_counter_cy<1>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<1>
    SLICE_X15Y11.COUT    Tbyp                  0.130   sender/clk_counter<2>
                                                       sender/Mcount_clk_counter_cy<2>
                                                       sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.COUT    Tbyp                  0.130   sender/clk_counter<4>
                                                       sender/Mcount_clk_counter_cy<4>
                                                       sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.COUT    Tbyp                  0.130   sender/clk_counter<6>
                                                       sender/Mcount_clk_counter_cy<6>
                                                       sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.COUT    Tbyp                  0.130   sender/clk_counter<8>
                                                       sender/Mcount_clk_counter_cy<8>
                                                       sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.COUT    Tbyp                  0.130   sender/clk_counter<10>
                                                       sender/Mcount_clk_counter_cy<10>
                                                       sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.COUT    Tbyp                  0.130   sender/clk_counter<12>
                                                       sender/Mcount_clk_counter_cy<12>
                                                       sender/Mcount_clk_counter_cy<13>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<13>
    SLICE_X15Y17.CLK     Tcinck                0.943   sender/clk_counter<14>
                                                       sender/Mcount_clk_counter_cy<14>
                                                       sender/Mcount_clk_counter_xor<15>
                                                       sender/clk_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (3.509ns logic, 0.495ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/clk_counter_1 (FF)
  Destination:          sender/clk_counter_15 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.849ns (Levels of Logic = 8)
  Clock Path Skew:      -0.049ns (0.199 - 0.248)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/clk_counter_1 to sender/clk_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.YQ      Tcko                  0.580   sender/clk_counter<0>
                                                       sender/clk_counter_1
    SLICE_X15Y10.G4      net (fanout=1)        0.368   sender/clk_counter<1>
    SLICE_X15Y10.COUT    Topcyg                1.178   sender/clk_counter<0>
                                                       sender/clk_counter<1>_rt
                                                       sender/Mcount_clk_counter_cy<1>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<1>
    SLICE_X15Y11.COUT    Tbyp                  0.130   sender/clk_counter<2>
                                                       sender/Mcount_clk_counter_cy<2>
                                                       sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.COUT    Tbyp                  0.130   sender/clk_counter<4>
                                                       sender/Mcount_clk_counter_cy<4>
                                                       sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.COUT    Tbyp                  0.130   sender/clk_counter<6>
                                                       sender/Mcount_clk_counter_cy<6>
                                                       sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.COUT    Tbyp                  0.130   sender/clk_counter<8>
                                                       sender/Mcount_clk_counter_cy<8>
                                                       sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.COUT    Tbyp                  0.130   sender/clk_counter<10>
                                                       sender/Mcount_clk_counter_cy<10>
                                                       sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.COUT    Tbyp                  0.130   sender/clk_counter<12>
                                                       sender/Mcount_clk_counter_cy<12>
                                                       sender/Mcount_clk_counter_cy<13>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<13>
    SLICE_X15Y17.CLK     Tcinck                0.943   sender/clk_counter<14>
                                                       sender/Mcount_clk_counter_cy<14>
                                                       sender/Mcount_clk_counter_xor<15>
                                                       sender/clk_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (3.481ns logic, 0.368ns route)
                                                       (90.4% logic, 9.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/clk_counter_3 (FF)
  Destination:          sender/clk_counter_15 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.776ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.199 - 0.248)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/clk_counter_3 to sender/clk_counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.YQ      Tcko                  0.580   sender/clk_counter<2>
                                                       sender/clk_counter_3
    SLICE_X15Y11.G2      net (fanout=1)        0.425   sender/clk_counter<3>
    SLICE_X15Y11.COUT    Topcyg                1.178   sender/clk_counter<2>
                                                       sender/clk_counter<3>_rt
                                                       sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.COUT    Tbyp                  0.130   sender/clk_counter<4>
                                                       sender/Mcount_clk_counter_cy<4>
                                                       sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.COUT    Tbyp                  0.130   sender/clk_counter<6>
                                                       sender/Mcount_clk_counter_cy<6>
                                                       sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.COUT    Tbyp                  0.130   sender/clk_counter<8>
                                                       sender/Mcount_clk_counter_cy<8>
                                                       sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.COUT    Tbyp                  0.130   sender/clk_counter<10>
                                                       sender/Mcount_clk_counter_cy<10>
                                                       sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.COUT    Tbyp                  0.130   sender/clk_counter<12>
                                                       sender/Mcount_clk_counter_cy<12>
                                                       sender/Mcount_clk_counter_cy<13>
    SLICE_X15Y17.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<13>
    SLICE_X15Y17.CLK     Tcinck                0.943   sender/clk_counter<14>
                                                       sender/Mcount_clk_counter_cy<14>
                                                       sender/Mcount_clk_counter_xor<15>
                                                       sender/clk_counter_15
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (3.351ns logic, 0.425ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

Paths for end point sender/clk_counter_13 (SLICE_X15Y16.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/clk_counter_0 (FF)
  Destination:          sender/clk_counter_13 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.874ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.199 - 0.248)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/clk_counter_0 to sender/clk_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.XQ      Tcko                  0.591   sender/clk_counter<0>
                                                       sender/clk_counter_0
    SLICE_X15Y10.F1      net (fanout=1)        0.495   sender/clk_counter<0>
    SLICE_X15Y10.COUT    Topcyf                1.195   sender/clk_counter<0>
                                                       sender/Mcount_clk_counter_lut<0>_INV_0
                                                       sender/Mcount_clk_counter_cy<0>
                                                       sender/Mcount_clk_counter_cy<1>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<1>
    SLICE_X15Y11.COUT    Tbyp                  0.130   sender/clk_counter<2>
                                                       sender/Mcount_clk_counter_cy<2>
                                                       sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.COUT    Tbyp                  0.130   sender/clk_counter<4>
                                                       sender/Mcount_clk_counter_cy<4>
                                                       sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.COUT    Tbyp                  0.130   sender/clk_counter<6>
                                                       sender/Mcount_clk_counter_cy<6>
                                                       sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.COUT    Tbyp                  0.130   sender/clk_counter<8>
                                                       sender/Mcount_clk_counter_cy<8>
                                                       sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.COUT    Tbyp                  0.130   sender/clk_counter<10>
                                                       sender/Mcount_clk_counter_cy<10>
                                                       sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CLK     Tcinck                0.943   sender/clk_counter<12>
                                                       sender/Mcount_clk_counter_cy<12>
                                                       sender/Mcount_clk_counter_xor<13>
                                                       sender/clk_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (3.379ns logic, 0.495ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/clk_counter_1 (FF)
  Destination:          sender/clk_counter_13 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.719ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.199 - 0.248)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/clk_counter_1 to sender/clk_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.YQ      Tcko                  0.580   sender/clk_counter<0>
                                                       sender/clk_counter_1
    SLICE_X15Y10.G4      net (fanout=1)        0.368   sender/clk_counter<1>
    SLICE_X15Y10.COUT    Topcyg                1.178   sender/clk_counter<0>
                                                       sender/clk_counter<1>_rt
                                                       sender/Mcount_clk_counter_cy<1>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<1>
    SLICE_X15Y11.COUT    Tbyp                  0.130   sender/clk_counter<2>
                                                       sender/Mcount_clk_counter_cy<2>
                                                       sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.COUT    Tbyp                  0.130   sender/clk_counter<4>
                                                       sender/Mcount_clk_counter_cy<4>
                                                       sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.COUT    Tbyp                  0.130   sender/clk_counter<6>
                                                       sender/Mcount_clk_counter_cy<6>
                                                       sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.COUT    Tbyp                  0.130   sender/clk_counter<8>
                                                       sender/Mcount_clk_counter_cy<8>
                                                       sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.COUT    Tbyp                  0.130   sender/clk_counter<10>
                                                       sender/Mcount_clk_counter_cy<10>
                                                       sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CLK     Tcinck                0.943   sender/clk_counter<12>
                                                       sender/Mcount_clk_counter_cy<12>
                                                       sender/Mcount_clk_counter_xor<13>
                                                       sender/clk_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (3.351ns logic, 0.368ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sender/clk_counter_3 (FF)
  Destination:          sender/clk_counter_13 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.646ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.199 - 0.248)
  Source Clock:         CLK16 rising at 0.000ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sender/clk_counter_3 to sender/clk_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.YQ      Tcko                  0.580   sender/clk_counter<2>
                                                       sender/clk_counter_3
    SLICE_X15Y11.G2      net (fanout=1)        0.425   sender/clk_counter<3>
    SLICE_X15Y11.COUT    Topcyg                1.178   sender/clk_counter<2>
                                                       sender/clk_counter<3>_rt
                                                       sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<3>
    SLICE_X15Y12.COUT    Tbyp                  0.130   sender/clk_counter<4>
                                                       sender/Mcount_clk_counter_cy<4>
                                                       sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<5>
    SLICE_X15Y13.COUT    Tbyp                  0.130   sender/clk_counter<6>
                                                       sender/Mcount_clk_counter_cy<6>
                                                       sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<7>
    SLICE_X15Y14.COUT    Tbyp                  0.130   sender/clk_counter<8>
                                                       sender/Mcount_clk_counter_cy<8>
                                                       sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<9>
    SLICE_X15Y15.COUT    Tbyp                  0.130   sender/clk_counter<10>
                                                       sender/Mcount_clk_counter_cy<10>
                                                       sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   sender/Mcount_clk_counter_cy<11>
    SLICE_X15Y16.CLK     Tcinck                0.943   sender/clk_counter<12>
                                                       sender/Mcount_clk_counter_cy<12>
                                                       sender/Mcount_clk_counter_xor<13>
                                                       sender/clk_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (3.221ns logic, 0.425ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point sender/start_xmit_temp (SLICE_X14Y14.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/clk_counter_15 (FF)
  Destination:          sender/start_xmit_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.237 - 0.199)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/clk_counter_15 to sender/start_xmit_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.YQ      Tcko                  0.464   sender/clk_counter<14>
                                                       sender/clk_counter_15
    SLICE_X14Y14.CE      net (fanout=2)        0.594   sender/clk_counter<15>
    SLICE_X14Y14.CLK     Tckce       (-Th)     0.000   sender/start_xmit_temp
                                                       sender/start_xmit_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.464ns logic, 0.594ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point sender/ps2_clk_sig_q (SLICE_X12Y16.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/clk_counter_10 (FF)
  Destination:          sender/ps2_clk_sig_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.239 - 0.201)
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/clk_counter_10 to sender/ps2_clk_sig_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.XQ      Tcko                  0.473   sender/clk_counter<10>
                                                       sender/clk_counter_10
    SLICE_X12Y16.BY      net (fanout=5)        0.589   sender/clk_counter<10>
    SLICE_X12Y16.CLK     Tckdi       (-Th)    -0.173   sender/ps2_clk_sig_q
                                                       sender/ps2_clk_sig_q
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.646ns logic, 0.589ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point sender/curr_state_FSM_FFd3 (SLICE_X13Y16.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sender/curr_state_FSM_FFd3 (FF)
  Destination:          sender/curr_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK16 rising at 62.500ns
  Destination Clock:    CLK16 rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sender/curr_state_FSM_FFd3 to sender/curr_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.YQ      Tcko                  0.464   sender/curr_state_FSM_FFd3
                                                       sender/curr_state_FSM_FFd3
    SLICE_X13Y16.G2      net (fanout=13)       0.405   sender/curr_state_FSM_FFd3
    SLICE_X13Y16.CLK     Tckg        (-Th)    -0.470   sender/curr_state_FSM_FFd3
                                                       sender/curr_state_FSM_FFd3-In1
                                                       sender/curr_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.934ns logic, 0.405ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen/CLKFX_BUF" derived from
 NET "clkgen/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 1.56 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 59.498ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clkgen/DCM_SP_INST/CLKFX
  Logical resource: clkgen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: clkgen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: sender/curr_state_FSM_FFd1/CLK
  Logical resource: sender/curr_state_FSM_FFd1/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------
Slack: 60.898ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: sender/curr_state_FSM_FFd1/CLK
  Logical resource: sender/curr_state_FSM_FFd1/CK
  Location pin: SLICE_X14Y17.CLK
  Clock network: CLK16
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen/CLKIN_IBUFG             |     40.000ns|     10.000ns|      2.871ns|            0|            0|            0|          221|
| clkgen/CLKFX_BUF              |     62.500ns|      4.486ns|          N/A|            0|            0|          221|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.486|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 221 paths, 0 nets, and 93 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 30 16:23:06 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



