$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Wed Aug  1 13:45:56 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Proc_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 9 " DIN [8:0] $end
$var reg 1 # Resetn $end
$var reg 1 $ Run $end
$var wire 1 % BusWires [8] $end
$var wire 1 & BusWires [7] $end
$var wire 1 ' BusWires [6] $end
$var wire 1 ( BusWires [5] $end
$var wire 1 ) BusWires [4] $end
$var wire 1 * BusWires [3] $end
$var wire 1 + BusWires [2] $end
$var wire 1 , BusWires [1] $end
$var wire 1 - BusWires [0] $end
$var wire 1 . Done $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 Done~output_o $end
$var wire 1 6 BusWires[0]~output_o $end
$var wire 1 7 BusWires[1]~output_o $end
$var wire 1 8 BusWires[2]~output_o $end
$var wire 1 9 BusWires[3]~output_o $end
$var wire 1 : BusWires[4]~output_o $end
$var wire 1 ; BusWires[5]~output_o $end
$var wire 1 < BusWires[6]~output_o $end
$var wire 1 = BusWires[7]~output_o $end
$var wire 1 > BusWires[8]~output_o $end
$var wire 1 ? Run~input_o $end
$var wire 1 @ Clock~input_o $end
$var wire 1 A DIN[6]~input_o $end
$var wire 1 B Resetn~input_o $end
$var wire 1 C DIN[7]~input_o $end
$var wire 1 D DIN[8]~input_o $end
$var wire 1 E Tstep_Q~13_combout $end
$var wire 1 F Tstep_Q~18_combout $end
$var wire 1 G Tstep_Q.T1_3~q $end
$var wire 1 H Tstep_Q~17_combout $end
$var wire 1 I Tstep_Q.T2~q $end
$var wire 1 J Tstep_Q~16_combout $end
$var wire 1 K Tstep_Q.T3~q $end
$var wire 1 L enableIR~0_combout $end
$var wire 1 M Tstep_Q~14_combout $end
$var wire 1 N Tstep_Q.T1_1~q $end
$var wire 1 O Tstep_Q~15_combout $end
$var wire 1 P Tstep_Q.T1_2~q $end
$var wire 1 Q multiplexer|Mux8~0_combout $end
$var wire 1 R Tstep_Q~11_combout $end
$var wire 1 S Tstep_Q~12_combout $end
$var wire 1 T Tstep_Q.T0~q $end
$var wire 1 U Done~0_combout $end
$var wire 1 V DIN[3]~input_o $end
$var wire 1 W Selector3~2_combout $end
$var wire 1 X DIN[4]~input_o $end
$var wire 1 Y DIN[5]~input_o $end
$var wire 1 Z enableR[1]~0_combout $end
$var wire 1 [ enableR[0]~1_combout $end
$var wire 1 \ enableR[1]~2_combout $end
$var wire 1 ] enableR[3]~3_combout $end
$var wire 1 ^ enableR[2]~4_combout $end
$var wire 1 _ enableR[3]~5_combout $end
$var wire 1 ` DIN[0]~input_o $end
$var wire 1 a Selector3~0_combout $end
$var wire 1 b ctrlMux[0]~1_combout $end
$var wire 1 c ctrlMux[1]~2_combout $end
$var wire 1 d DIN[1]~input_o $end
$var wire 1 e ctrlMux[1]~3_combout $end
$var wire 1 f ctrlMux[1]~4_combout $end
$var wire 1 g multiplexer|Mux8~1_combout $end
$var wire 1 h DIN[2]~input_o $end
$var wire 1 i ctrlMux[2]~5_combout $end
$var wire 1 j ctrlMux[2]~6_combout $end
$var wire 1 k multiplexer|Mux8~2_combout $end
$var wire 1 l alu|Equal0~0_combout $end
$var wire 1 m alu|Add0~38_cout $end
$var wire 1 n alu|Add0~1_sumout $end
$var wire 1 o alu|WideNor0~0_combout $end
$var wire 1 p multiplexer|Mux0~0_combout $end
$var wire 1 q Selector3~1_combout $end
$var wire 1 r multiplexer|Mux8~9_combout $end
$var wire 1 s multiplexer|Mux8~3_combout $end
$var wire 1 t multiplexer|Mux8~4_combout $end
$var wire 1 u enableR[5]~6_combout $end
$var wire 1 v enableR[4]~7_combout $end
$var wire 1 w enableR[5]~8_combout $end
$var wire 1 x enableR[7]~9_combout $end
$var wire 1 y enableR[6]~10_combout $end
$var wire 1 z enableR[7]~11_combout $end
$var wire 1 { multiplexer|Mux8~5_combout $end
$var wire 1 | multiplexer|Mux8~6_combout $end
$var wire 1 } multiplexer|Mux8~7_combout $end
$var wire 1 ~ multiplexer|Mux8~8_combout $end
$var wire 1 !! multiplexer|Mux7~0_combout $end
$var wire 1 "! alu|Add0~2 $end
$var wire 1 #! alu|Add0~5_sumout $end
$var wire 1 $! multiplexer|Mux7~1_combout $end
$var wire 1 %! multiplexer|Mux7~2_combout $end
$var wire 1 &! multiplexer|Mux7~3_combout $end
$var wire 1 '! multiplexer|Mux6~0_combout $end
$var wire 1 (! alu|Add0~6 $end
$var wire 1 )! alu|Add0~9_sumout $end
$var wire 1 *! multiplexer|Mux6~1_combout $end
$var wire 1 +! multiplexer|Mux6~2_combout $end
$var wire 1 ,! multiplexer|Mux6~3_combout $end
$var wire 1 -! multiplexer|Mux5~0_combout $end
$var wire 1 .! alu|Add0~10 $end
$var wire 1 /! alu|Add0~13_sumout $end
$var wire 1 0! multiplexer|Mux5~1_combout $end
$var wire 1 1! multiplexer|Mux5~2_combout $end
$var wire 1 2! multiplexer|Mux5~3_combout $end
$var wire 1 3! multiplexer|Mux4~0_combout $end
$var wire 1 4! alu|Add0~14 $end
$var wire 1 5! alu|Add0~17_sumout $end
$var wire 1 6! multiplexer|Mux4~1_combout $end
$var wire 1 7! multiplexer|Mux4~2_combout $end
$var wire 1 8! multiplexer|Mux4~3_combout $end
$var wire 1 9! multiplexer|Mux3~0_combout $end
$var wire 1 :! alu|Add0~18 $end
$var wire 1 ;! alu|Add0~21_sumout $end
$var wire 1 <! multiplexer|Mux3~1_combout $end
$var wire 1 =! multiplexer|Mux3~2_combout $end
$var wire 1 >! multiplexer|Mux3~3_combout $end
$var wire 1 ?! multiplexer|Mux2~0_combout $end
$var wire 1 @! alu|Add0~22 $end
$var wire 1 A! alu|Add0~25_sumout $end
$var wire 1 B! multiplexer|Mux2~1_combout $end
$var wire 1 C! multiplexer|Mux2~2_combout $end
$var wire 1 D! multiplexer|Mux2~3_combout $end
$var wire 1 E! multiplexer|Mux1~0_combout $end
$var wire 1 F! alu|Add0~26 $end
$var wire 1 G! alu|Add0~29_sumout $end
$var wire 1 H! multiplexer|Mux1~1_combout $end
$var wire 1 I! multiplexer|Mux1~2_combout $end
$var wire 1 J! multiplexer|Mux1~3_combout $end
$var wire 1 K! alu|Add0~30 $end
$var wire 1 L! alu|Add0~33_sumout $end
$var wire 1 M! multiplexer|Mux0~1_combout $end
$var wire 1 N! G|Out [8] $end
$var wire 1 O! G|Out [7] $end
$var wire 1 P! G|Out [6] $end
$var wire 1 Q! G|Out [5] $end
$var wire 1 R! G|Out [4] $end
$var wire 1 S! G|Out [3] $end
$var wire 1 T! G|Out [2] $end
$var wire 1 U! G|Out [1] $end
$var wire 1 V! G|Out [0] $end
$var wire 1 W! reg_0|Out [8] $end
$var wire 1 X! reg_0|Out [7] $end
$var wire 1 Y! reg_0|Out [6] $end
$var wire 1 Z! reg_0|Out [5] $end
$var wire 1 [! reg_0|Out [4] $end
$var wire 1 \! reg_0|Out [3] $end
$var wire 1 ]! reg_0|Out [2] $end
$var wire 1 ^! reg_0|Out [1] $end
$var wire 1 _! reg_0|Out [0] $end
$var wire 1 `! reg_1|Out [8] $end
$var wire 1 a! reg_1|Out [7] $end
$var wire 1 b! reg_1|Out [6] $end
$var wire 1 c! reg_1|Out [5] $end
$var wire 1 d! reg_1|Out [4] $end
$var wire 1 e! reg_1|Out [3] $end
$var wire 1 f! reg_1|Out [2] $end
$var wire 1 g! reg_1|Out [1] $end
$var wire 1 h! reg_1|Out [0] $end
$var wire 1 i! reg_2|Out [8] $end
$var wire 1 j! reg_2|Out [7] $end
$var wire 1 k! reg_2|Out [6] $end
$var wire 1 l! reg_2|Out [5] $end
$var wire 1 m! reg_2|Out [4] $end
$var wire 1 n! reg_2|Out [3] $end
$var wire 1 o! reg_2|Out [2] $end
$var wire 1 p! reg_2|Out [1] $end
$var wire 1 q! reg_2|Out [0] $end
$var wire 1 r! IR|Out [8] $end
$var wire 1 s! IR|Out [7] $end
$var wire 1 t! IR|Out [6] $end
$var wire 1 u! IR|Out [5] $end
$var wire 1 v! IR|Out [4] $end
$var wire 1 w! IR|Out [3] $end
$var wire 1 x! IR|Out [2] $end
$var wire 1 y! IR|Out [1] $end
$var wire 1 z! IR|Out [0] $end
$var wire 1 {! A|Out [8] $end
$var wire 1 |! A|Out [7] $end
$var wire 1 }! A|Out [6] $end
$var wire 1 ~! A|Out [5] $end
$var wire 1 !" A|Out [4] $end
$var wire 1 "" A|Out [3] $end
$var wire 1 #" A|Out [2] $end
$var wire 1 $" A|Out [1] $end
$var wire 1 %" A|Out [0] $end
$var wire 1 &" reg_3|Out [8] $end
$var wire 1 '" reg_3|Out [7] $end
$var wire 1 (" reg_3|Out [6] $end
$var wire 1 )" reg_3|Out [5] $end
$var wire 1 *" reg_3|Out [4] $end
$var wire 1 +" reg_3|Out [3] $end
$var wire 1 ," reg_3|Out [2] $end
$var wire 1 -" reg_3|Out [1] $end
$var wire 1 ." reg_3|Out [0] $end
$var wire 1 /" reg_4|Out [8] $end
$var wire 1 0" reg_4|Out [7] $end
$var wire 1 1" reg_4|Out [6] $end
$var wire 1 2" reg_4|Out [5] $end
$var wire 1 3" reg_4|Out [4] $end
$var wire 1 4" reg_4|Out [3] $end
$var wire 1 5" reg_4|Out [2] $end
$var wire 1 6" reg_4|Out [1] $end
$var wire 1 7" reg_4|Out [0] $end
$var wire 1 8" reg_5|Out [8] $end
$var wire 1 9" reg_5|Out [7] $end
$var wire 1 :" reg_5|Out [6] $end
$var wire 1 ;" reg_5|Out [5] $end
$var wire 1 <" reg_5|Out [4] $end
$var wire 1 =" reg_5|Out [3] $end
$var wire 1 >" reg_5|Out [2] $end
$var wire 1 ?" reg_5|Out [1] $end
$var wire 1 @" reg_5|Out [0] $end
$var wire 1 A" reg_6|Out [8] $end
$var wire 1 B" reg_6|Out [7] $end
$var wire 1 C" reg_6|Out [6] $end
$var wire 1 D" reg_6|Out [5] $end
$var wire 1 E" reg_6|Out [4] $end
$var wire 1 F" reg_6|Out [3] $end
$var wire 1 G" reg_6|Out [2] $end
$var wire 1 H" reg_6|Out [1] $end
$var wire 1 I" reg_6|Out [0] $end
$var wire 1 J" reg_7|Out [8] $end
$var wire 1 K" reg_7|Out [7] $end
$var wire 1 L" reg_7|Out [6] $end
$var wire 1 M" reg_7|Out [5] $end
$var wire 1 N" reg_7|Out [4] $end
$var wire 1 O" reg_7|Out [3] $end
$var wire 1 P" reg_7|Out [2] $end
$var wire 1 Q" reg_7|Out [1] $end
$var wire 1 R" reg_7|Out [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
1#
0$
0-
0,
0+
0*
0)
0(
0'
0&
0%
1.
0/
10
x1
12
13
14
15
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
0A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
1L
0M
0N
0O
0P
1Q
1R
0S
0T
1U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
1e
0f
0g
0h
0i
1j
0k
0l
1m
0n
1o
0p
0q
0r
0s
1t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
1"!
0#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
1K!
0L!
0M!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
zW!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
z`!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
zi!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
z&"
07"
06"
05"
04"
03"
02"
01"
00"
z/"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
z8"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
zA"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
zJ"
$end
#10000
0#
0!
0B
0@
0R
0L
#20000
1!
1@
#30000
1$
b1000000 "
1#
0!
1?
1B
1A
0@
1R
1E
1M
0U
1S
05
0.
#40000
1!
1@
1T
1N
0j
0e
0R
1|
1s
1a
1W
0E
1[
1q
1b
0t
1C!
1p
1f
1k
0M
1U
0S
15
0|
0C!
1.
1D!
1<
0F!
1'
0D!
1A!
0<
0K!
1F!
0'
1G!
0A!
1K!
1L!
0G!
0L!
#50000
b1000100 "
b1000101 "
0$
b101 "
0!
0?
1`
1h
0A
0@
#60000
1!
1@
0T
0N
1j
1e
1R
0s
0k
0a
0W
1L
0[
0q
0b
1|
1t
0p
0f
0|
1+!
1}
0+!
0}
1~
1,!
18
16
0.!
0"!
1-
1+
0~
0,!
1)!
1n
08
06
04!
0(!
1.!
1"!
0-
0+
1/!
1#!
0)!
0n
0:!
0.!
14!
1(!
15!
1)!
0/!
0#!
0@!
04!
1:!
1.!
1;!
1/!
05!
0)!
0F!
0:!
1@!
14!
1A!
15!
0;!
0/!
0K!
0@!
1F!
1:!
1G!
1;!
0A!
05!
0F!
1K!
1@!
1L!
1A!
0G!
0;!
0K!
1F!
1G!
0L!
0A!
1K!
1L!
0G!
0L!
#70000
b1 "
b0 "
0!
0`
0h
0@
#80000
1!
1@
#90000
0!
0@
#100000
1!
1@
#110000
0!
0@
#120000
1!
1@
#130000
0!
0@
#140000
1!
1@
#150000
0!
0@
#160000
1!
1@
#170000
0!
0@
#180000
1!
1@
#190000
0!
0@
#200000
1!
1@
#210000
0!
0@
#220000
1!
1@
#230000
0!
0@
#240000
1!
1@
#250000
