Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 26 21:23:05 2023
| Host         : soulblast running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_keyboard_timing_summary_routed.rpt -pb top_keyboard_timing_summary_routed.pb -rpx top_keyboard_timing_summary_routed.rpx -warn_on_violation
| Design       : top_keyboard
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.532        0.000                      0                  138        0.191        0.000                      0                  138        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.532        0.000                      0                  138        0.191        0.000                      0                  138        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.598ns (37.724%)  route 2.638ns (62.276%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.639     9.563    uut_n_16
    SLICE_X6Y113         FDRE                                         r  keycodev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.677    15.018    CLOCK_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  keycodev_reg[1]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y113         FDRE (Setup_fdre_C_CE)      -0.169    15.095    keycodev_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.598ns (38.402%)  route 2.563ns (61.598%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.564     9.489    uut_n_16
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.678    15.019    CLOCK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[13]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.060    keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.598ns (38.402%)  route 2.563ns (61.598%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.564     9.489    uut_n_16
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.678    15.019    CLOCK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[14]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.060    keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.598ns (38.402%)  route 2.563ns (61.598%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.564     9.489    uut_n_16
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.678    15.019    CLOCK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[15]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.060    keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.598ns (39.023%)  route 2.497ns (60.977%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.498     9.422    uut_n_16
    SLICE_X6Y110         FDRE                                         r  keycodev_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.680    15.021    CLOCK_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  keycodev_reg[9]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y110         FDRE (Setup_fdre_C_CE)      -0.169    15.098    keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.598ns (38.852%)  route 2.515ns (61.148%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.516     9.440    uut_n_16
    SLICE_X5Y114         FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.677    15.018    CLOCK_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  start_reg/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y114         FDRE (Setup_fdre_C_D)       -0.067    15.197    start_reg
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.598ns (40.242%)  route 2.373ns (59.758%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.374     9.298    uut_n_16
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.680    15.021    CLOCK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[10]/C
                         clock pessimism              0.284    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X5Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.065    keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.598ns (40.242%)  route 2.373ns (59.758%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.374     9.298    uut_n_16
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.680    15.021    CLOCK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[11]/C
                         clock pessimism              0.284    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X5Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.065    keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.598ns (40.242%)  route 2.373ns (59.758%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.374     9.298    uut_n_16
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.680    15.021    CLOCK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[12]/C
                         clock pessimism              0.284    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X5Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.065    keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.598ns (40.242%)  route 2.373ns (59.758%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.806     5.327    CLOCK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           1.447     7.230    uut/Q[2]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     7.354 r  uut/keycodev[15]_i_15/O
                         net (fo=1, routed)           0.000     7.354    uut/keycodev[15]_i_15_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.886 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.886    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  uut/keycodev_reg[15]_i_4/CO[1]
                         net (fo=1, routed)           0.552     8.595    uut/data0
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.329     8.924 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.374     9.298    uut_n_16
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.680    15.021    CLOCK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[5]/C
                         clock pessimism              0.284    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X5Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.065    keycodev_reg[5]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 keycodev_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.192ns (61.682%)  route 0.119ns (38.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.671     1.555    CLOCK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  keycodev_reg[15]/Q
                         net (fo=8, routed)           0.119     1.815    tx_con/Q[15]
    SLICE_X5Y112         LUT3 (Prop_lut3_I0_O)        0.051     1.866 r  tx_con/pbuf[30]_i_2/O
                         net (fo=1, routed)           0.000     1.866    tx_con/O[30]
    SLICE_X5Y112         FDRE                                         r  tx_con/pbuf_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.944     2.072    tx_con/CLOCK_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  tx_con/pbuf_reg[30]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.107     1.675    tx_con/pbuf_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.670     1.554    get_tx/CLOCK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  get_tx/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.128     1.682 r  get_tx/shift_reg[8]/Q
                         net (fo=1, routed)           0.062     1.743    tx_con/shift_reg[8][5]
    SLICE_X4Y114         LUT5 (Prop_lut5_I0_O)        0.099     1.842 r  tx_con/shift[7]_i_1/O
                         net (fo=1, routed)           0.000     1.842    get_tx/D[5]
    SLICE_X4Y114         FDRE                                         r  get_tx/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.943     2.071    get_tx/CLOCK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  get_tx/shift_reg[7]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.091     1.645    get_tx/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 keycodev_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.929%)  route 0.119ns (39.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.671     1.555    CLOCK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  keycodev_reg[15]/Q
                         net (fo=8, routed)           0.119     1.815    tx_con/Q[15]
    SLICE_X5Y112         LUT3 (Prop_lut3_I2_O)        0.045     1.860 r  tx_con/pbuf[27]_i_1/O
                         net (fo=1, routed)           0.000     1.860    tx_con/pbuf[27]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  tx_con/pbuf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.944     2.072    tx_con/CLOCK_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  tx_con/pbuf_reg[27]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.092     1.660    tx_con/pbuf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.299%)  route 0.166ns (46.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.672     1.556    CLOCK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  keycodev_reg[5]/Q
                         net (fo=8, routed)           0.166     1.862    tx_con/Q[5]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.048     1.910 r  tx_con/pbuf[11]_i_1/O
                         net (fo=1, routed)           0.000     1.910    tx_con/O[11]
    SLICE_X3Y111         FDRE                                         r  tx_con/pbuf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.948     2.076    tx_con/CLOCK_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  tx_con/pbuf_reg[11]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.107     1.701    tx_con/pbuf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 keycodev_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.256%)  route 0.166ns (46.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.672     1.556    CLOCK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  keycodev_reg[11]/Q
                         net (fo=8, routed)           0.166     1.863    tx_con/Q[11]
    SLICE_X3Y110         LUT4 (Prop_lut4_I3_O)        0.048     1.911 r  tx_con/pbuf[17]_i_1/O
                         net (fo=1, routed)           0.000     1.911    tx_con/O[17]
    SLICE_X3Y110         FDRE                                         r  tx_con/pbuf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.948     2.076    tx_con/CLOCK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  tx_con/pbuf_reg[17]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.107     1.701    tx_con/pbuf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tx_con/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.670     1.554    tx_con/CLOCK_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  tx_con/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.128     1.682 r  tx_con/running_reg/Q
                         net (fo=8, routed)           0.086     1.768    tx_con/running
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.099     1.867 r  tx_con/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    tx_con/sel[1]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  tx_con/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.943     2.071    tx_con/CLOCK_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  tx_con/sel_reg[1]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.091     1.645    tx_con/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.901%)  route 0.166ns (47.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.672     1.556    CLOCK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  keycodev_reg[5]/Q
                         net (fo=8, routed)           0.166     1.862    tx_con/Q[5]
    SLICE_X3Y111         LUT4 (Prop_lut4_I3_O)        0.045     1.907 r  tx_con/pbuf[10]_i_1/O
                         net (fo=1, routed)           0.000     1.907    tx_con/O[10]
    SLICE_X3Y111         FDRE                                         r  tx_con/pbuf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.948     2.076    tx_con/CLOCK_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  tx_con/pbuf_reg[10]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.091     1.685    tx_con/pbuf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 keycodev_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.858%)  route 0.166ns (47.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.672     1.556    CLOCK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  keycodev_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  keycodev_reg[11]/Q
                         net (fo=8, routed)           0.166     1.863    tx_con/Q[11]
    SLICE_X3Y110         LUT4 (Prop_lut4_I1_O)        0.045     1.908 r  tx_con/pbuf[16]_i_1/O
                         net (fo=1, routed)           0.000     1.908    tx_con/O[16]
    SLICE_X3Y110         FDRE                                         r  tx_con/pbuf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.948     2.076    tx_con/CLOCK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  tx_con/pbuf_reg[16]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.091     1.685    tx_con/pbuf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 keycodev_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.187ns (53.695%)  route 0.161ns (46.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.671     1.555    CLOCK_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  keycodev_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  keycodev_reg[13]/Q
                         net (fo=8, routed)           0.161     1.857    tx_con/Q[13]
    SLICE_X5Y112         LUT4 (Prop_lut4_I3_O)        0.046     1.903 r  tx_con/pbuf[25]_i_1/O
                         net (fo=1, routed)           0.000     1.903    tx_con/O[25]
    SLICE_X5Y112         FDRE                                         r  tx_con/pbuf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.944     2.072    tx_con/CLOCK_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  tx_con/pbuf_reg[25]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.107     1.675    tx_con/pbuf_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.671     1.555    tx_con/CLOCK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  tx_con/pbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  tx_con/pbuf_reg[0]/Q
                         net (fo=1, routed)           0.186     1.882    tx_con/pbuf_reg_n_0_[0]
    SLICE_X2Y113         LUT6 (Prop_lut6_I4_O)        0.045     1.927 r  tx_con/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     1.927    get_tx/D[0]
    SLICE_X2Y113         FDRE                                         r  get_tx/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.945     2.073    get_tx/CLOCK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  get_tx/shift_reg[1]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.120     1.690    get_tx/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y111   get_tx/cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y113   get_tx/cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y113   get_tx/cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114   get_tx/cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114   get_tx/cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114   get_tx/cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114   get_tx/cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y111   get_tx/cd_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   keycodev_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   keycodev_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   keycodev_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   keycodev_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   keycodev_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   keycodev_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   keycodev_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   keycodev_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   keycodev_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   keycodev_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   tx_con/pbuf_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   tx_con/pbuf_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   tx_con/pbuf_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   tx_con/pbuf_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110   tx_con/pbuf_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110   tx_con/pbuf_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110   tx_con/pbuf_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   tx_con/pbuf_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y110   tx_con/pbuf_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   tx_con/pbuf_reg[22]/C



