<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">llvm::AArch64InstrInfo Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(const AArch64Subtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">analyzeBranchPredicate</a>(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ad11fff0bd7672635d1cabedca7be31c6">analyzeCompare</a>(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab359f8ff91954b23a1e8366666e59cbb">analyzeLoopForPipelining</a>(MachineBasicBlock *LoopBB) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a>(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa9430ae4ad548095743aa0a26b235d82">canFoldIntoAddrMode</a>(const MachineInstr &amp;MemI, Register Reg, const MachineInstr &amp;AddrI, ExtAddrMode &amp;AM) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a>(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2aa16f9d03ff7a4744cc7b83b4c39ec4">convertToFlagSettingOpc</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a10b62cdcfa9a6e59de1c621f7aae8747">emitLdStWithAddr</a>(MachineInstr &amp;MemI, const ExtAddrMode &amp;AM) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af4f87b0480bb0e4d689f7b3cf2aa88a1">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals *LIS=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a4d52ee98b63ac121fc09f1a5b04358ed">getAddrModeFromMemoryOp</a>(const MachineInstr &amp;MemI, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ad35ff7ef57d009f7562e0b34d2148fc3">getCombinerObjective</a>(unsigned Pattern) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">getLdStBaseOp</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">getLdStOffsetOp</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(MachineInstr &amp;LdSt) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a512855a97cf9032c007ca232000a81ba">getMemOperandsWithOffsetWidth</a>(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, LocationSize &amp;Width, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7b433600072030cfe435557b2bd5f0ec">getMemOperandWithOffsetWidth</a>(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, bool &amp;OffsetIsScalable, TypeSize &amp;Width, const TargetRegisterInfo *TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a08a16d97f309936fcfd4c2dbb74b5050">getMemOpInfo</a>(unsigned Opcode, TypeSize &amp;Scale, TypeSize &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af373607877e9c76b500c1942c86e8da2">getNop</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a616fc69908b11c1c62addae537191ad4">getRegisterInfo</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3ed4919d637d0c25ecee9f7bd16f11b2">getUnscaledLdSt</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0629dcc604a715cec2e2eb41896df3e1">hasBTISemantics</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a43d75eef1ce19e91ce70d4b964b1bf42">hasUnscaledLdStOffset</a>(MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">insertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a538e94fb7d7a71910f3cbb5cd97aae0c">insertIndirectBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a67adde1f2510be0a20eaf7ecce8954fa">insertNoop</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">insertSelect</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a>(unsigned BranchOpc, int64_t BrOffset) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a117c27122f686eca6691089a9aecbc21">isCopyInstrImpl</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae11df74792f268ce5e8df534c5d2c024">isCopyLikeInstrImpl</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ad3c70c6e436af031d1d0f1e4ecfe6cc5">isFpOrNEON</a>(Register Reg)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a918c01f70ad534a740d3dc2ad3af1a3f">isFpOrNEON</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a020578d7732a8ec4ec8baf887d95c502">isHForm</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7cc5396346a84254535290f2ed779d05">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a6ba8f62a5514943195111193dfd7ae08">isPairedLdSt</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aea1877f1ea9ff547ae50f179902e2961">isPreLd</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a482f66b2913dcfcc84a4cfeafc83e304">isPreLdSt</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a61af0a6c92c6e41f81dcead5ef46a4a7">isPreSt</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0650a7436e6924414e9d28b7b7cbfd66">isQForm</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a>(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae4068c8158f6254ad197ed84cf1dca1c">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">isSubregFoldable</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0b4cc9aee6e5aaf329ecd8e3856833e8">isTailCallReturnInst</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9577627f0d3eeb6d270df2f88781e460">isThroughputPattern</a>(unsigned Pattern) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7663d9ec7fc1457a7d7f3eeaeb3b356a">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abc0f8152bb9c4cdd79a31196933bb5df">optimizeCompareInstr</a>(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab9deb47df6ac29c81422ae6b4bfd924d">probedStackAlloc</a>(MachineBasicBlock::iterator MBBI, Register TargetReg, bool FrameSetup) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a>(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a802e14b5716a86fc1f69d39fd1e2a5a2">shouldClusterMemOps</a>(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, int64_t Offset1, bool OffsetIsScalable1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, int64_t Offset2, bool OffsetIsScalable2, unsigned ClusterSize, unsigned NumBytes) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9443e11ff036b633e23f360416d529e8">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a>(MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:47:08 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
