# rotary-encoder-FPGA
Verilog rotary encoder interface

## RTL view
<img src="img/rtl.png" width="50%">

## Simulation
<img src="img/sim.png" width="50%">

## Pin planner
<img src="img/pinout.png" width="50%">

## Test
<img src="img/pulseView.png" width="50%">
