|my_package
jump_dec <= control:u4.jump_dec
regdst <= control:u4.regdst
regwrite <= control:u4.regwrite
memtoreg <= control:u4.memtoreg
alusrc <= control:u4.alusrc
beq_control <= control:u4.beq_control
jumpaddr[0] <= lab9:u2.jump_addr[0]
jumpaddr[1] <= lab9:u2.jump_addr[1]
jumpaddr[2] <= lab9:u2.jump_addr[2]
jumpaddr[3] <= lab9:u2.jump_addr[3]
jumpaddr[4] <= lab9:u2.jump_addr[4]
jumpaddr[5] <= lab9:u2.jump_addr[5]
jumpaddr[6] <= lab9:u2.jump_addr[6]
jumpaddr[7] <= lab9:u2.jump_addr[7]
jumpaddr[8] <= lab9:u2.jump_addr[8]
jumpaddr[9] <= lab9:u2.jump_addr[9]
jumpaddr[10] <= lab9:u2.jump_addr[10]
jumpaddr[11] <= lab9:u2.jump_addr[11]
jumpaddr[12] <= lab9:u2.jump_addr[12]
jumpaddr[13] <= lab9:u2.jump_addr[13]
jumpaddr[14] <= lab9:u2.jump_addr[14]
jumpaddr[15] <= lab9:u2.jump_addr[15]
jumpaddr[16] <= lab9:u2.jump_addr[16]
jumpaddr[17] <= lab9:u2.jump_addr[17]
jumpaddr[18] <= lab9:u2.jump_addr[18]
jumpaddr[19] <= lab9:u2.jump_addr[19]
jumpaddr[20] <= lab9:u2.jump_addr[20]
jumpaddr[21] <= lab9:u2.jump_addr[21]
jumpaddr[22] <= lab9:u2.jump_addr[22]
jumpaddr[23] <= lab9:u2.jump_addr[23]
jumpaddr[24] <= lab9:u2.jump_addr[24]
jumpaddr[25] <= lab9:u2.jump_addr[25]
jumpaddr[26] <= lab9:u2.jump_addr[26]
jumpaddr[27] <= lab9:u2.jump_addr[27]
jumpaddr[28] <= lab9:u2.jump_addr[28]
jumpaddr[29] <= lab9:u2.jump_addr[29]
jumpaddr[30] <= lab9:u2.jump_addr[30]
jumpaddr[31] <= lab9:u2.jump_addr[31]
branch_Dec <= execute:u3.branch_decision
aluop[0] <= control:u4.aluop[0]
aluop[1] <= control:u4.aluop[1]
clk => fetch:u1.clk
clk => lab9:u2.clk
clk => execute:u3.clk
reset => fetch:u1.reset
reset => control:u4.reset
reset => lab9:u2.reset
instruction[0] <= fetch:u1.instruction[0]
instruction[1] <= fetch:u1.instruction[1]
instruction[2] <= fetch:u1.instruction[2]
instruction[3] <= fetch:u1.instruction[3]
instruction[4] <= fetch:u1.instruction[4]
instruction[5] <= fetch:u1.instruction[5]
instruction[6] <= fetch:u1.instruction[6]
instruction[7] <= fetch:u1.instruction[7]
instruction[8] <= fetch:u1.instruction[8]
instruction[9] <= fetch:u1.instruction[9]
instruction[10] <= fetch:u1.instruction[10]
instruction[11] <= fetch:u1.instruction[11]
instruction[12] <= fetch:u1.instruction[12]
instruction[13] <= fetch:u1.instruction[13]
instruction[14] <= fetch:u1.instruction[14]
instruction[15] <= fetch:u1.instruction[15]
instruction[16] <= fetch:u1.instruction[16]
instruction[17] <= fetch:u1.instruction[17]
instruction[18] <= fetch:u1.instruction[18]
instruction[19] <= fetch:u1.instruction[19]
instruction[20] <= fetch:u1.instruction[20]
instruction[21] <= fetch:u1.instruction[21]
instruction[22] <= fetch:u1.instruction[22]
instruction[23] <= fetch:u1.instruction[23]
instruction[24] <= fetch:u1.instruction[24]
instruction[25] <= fetch:u1.instruction[25]
instruction[26] <= fetch:u1.instruction[26]
instruction[27] <= fetch:u1.instruction[27]
instruction[28] <= fetch:u1.instruction[28]
instruction[29] <= fetch:u1.instruction[29]
instruction[30] <= fetch:u1.instruction[30]
instruction[31] <= fetch:u1.instruction[31]
rs[0] <= lab9:u2.register_rs[0]
rs[1] <= lab9:u2.register_rs[1]
rs[2] <= lab9:u2.register_rs[2]
rs[3] <= lab9:u2.register_rs[3]
rs[4] <= lab9:u2.register_rs[4]
rs[5] <= lab9:u2.register_rs[5]
rs[6] <= lab9:u2.register_rs[6]
rs[7] <= lab9:u2.register_rs[7]
rs[8] <= lab9:u2.register_rs[8]
rs[9] <= lab9:u2.register_rs[9]
rs[10] <= lab9:u2.register_rs[10]
rs[11] <= lab9:u2.register_rs[11]
rs[12] <= lab9:u2.register_rs[12]
rs[13] <= lab9:u2.register_rs[13]
rs[14] <= lab9:u2.register_rs[14]
rs[15] <= lab9:u2.register_rs[15]
rs[16] <= lab9:u2.register_rs[16]
rs[17] <= lab9:u2.register_rs[17]
rs[18] <= lab9:u2.register_rs[18]
rs[19] <= lab9:u2.register_rs[19]
rs[20] <= lab9:u2.register_rs[20]
rs[21] <= lab9:u2.register_rs[21]
rs[22] <= lab9:u2.register_rs[22]
rs[23] <= lab9:u2.register_rs[23]
rs[24] <= lab9:u2.register_rs[24]
rs[25] <= lab9:u2.register_rs[25]
rs[26] <= lab9:u2.register_rs[26]
rs[27] <= lab9:u2.register_rs[27]
rs[28] <= lab9:u2.register_rs[28]
rs[29] <= lab9:u2.register_rs[29]
rs[30] <= lab9:u2.register_rs[30]
rs[31] <= lab9:u2.register_rs[31]
rt[0] <= lab9:u2.register_rt[0]
rt[1] <= lab9:u2.register_rt[1]
rt[2] <= lab9:u2.register_rt[2]
rt[3] <= lab9:u2.register_rt[3]
rt[4] <= lab9:u2.register_rt[4]
rt[5] <= lab9:u2.register_rt[5]
rt[6] <= lab9:u2.register_rt[6]
rt[7] <= lab9:u2.register_rt[7]
rt[8] <= lab9:u2.register_rt[8]
rt[9] <= lab9:u2.register_rt[9]
rt[10] <= lab9:u2.register_rt[10]
rt[11] <= lab9:u2.register_rt[11]
rt[12] <= lab9:u2.register_rt[12]
rt[13] <= lab9:u2.register_rt[13]
rt[14] <= lab9:u2.register_rt[14]
rt[15] <= lab9:u2.register_rt[15]
rt[16] <= lab9:u2.register_rt[16]
rt[17] <= lab9:u2.register_rt[17]
rt[18] <= lab9:u2.register_rt[18]
rt[19] <= lab9:u2.register_rt[19]
rt[20] <= lab9:u2.register_rt[20]
rt[21] <= lab9:u2.register_rt[21]
rt[22] <= lab9:u2.register_rt[22]
rt[23] <= lab9:u2.register_rt[23]
rt[24] <= lab9:u2.register_rt[24]
rt[25] <= lab9:u2.register_rt[25]
rt[26] <= lab9:u2.register_rt[26]
rt[27] <= lab9:u2.register_rt[27]
rt[28] <= lab9:u2.register_rt[28]
rt[29] <= lab9:u2.register_rt[29]
rt[30] <= lab9:u2.register_rt[30]
rt[31] <= lab9:u2.register_rt[31]
rd[0] <= lab9:u2.register_rd[0]
rd[1] <= lab9:u2.register_rd[1]
rd[2] <= lab9:u2.register_rd[2]
rd[3] <= lab9:u2.register_rd[3]
rd[4] <= lab9:u2.register_rd[4]
rd[5] <= lab9:u2.register_rd[5]
rd[6] <= lab9:u2.register_rd[6]
rd[7] <= lab9:u2.register_rd[7]
rd[8] <= lab9:u2.register_rd[8]
rd[9] <= lab9:u2.register_rd[9]
rd[10] <= lab9:u2.register_rd[10]
rd[11] <= lab9:u2.register_rd[11]
rd[12] <= lab9:u2.register_rd[12]
rd[13] <= lab9:u2.register_rd[13]
rd[14] <= lab9:u2.register_rd[14]
rd[15] <= lab9:u2.register_rd[15]
rd[16] <= lab9:u2.register_rd[16]
rd[17] <= lab9:u2.register_rd[17]
rd[18] <= lab9:u2.register_rd[18]
rd[19] <= lab9:u2.register_rd[19]
rd[20] <= lab9:u2.register_rd[20]
rd[21] <= lab9:u2.register_rd[21]
rd[22] <= lab9:u2.register_rd[22]
rd[23] <= lab9:u2.register_rd[23]
rd[24] <= lab9:u2.register_rd[24]
rd[25] <= lab9:u2.register_rd[25]
rd[26] <= lab9:u2.register_rd[26]
rd[27] <= lab9:u2.register_rd[27]
rd[28] <= lab9:u2.register_rd[28]
rd[29] <= lab9:u2.register_rd[29]
rd[30] <= lab9:u2.register_rd[30]
rd[31] <= lab9:u2.register_rd[31]
branch_addr[0] <= execute:u3.branch_addr[0]
branch_addr[1] <= execute:u3.branch_addr[1]
branch_addr[2] <= execute:u3.branch_addr[2]
branch_addr[3] <= execute:u3.branch_addr[3]
branch_addr[4] <= execute:u3.branch_addr[4]
branch_addr[5] <= execute:u3.branch_addr[5]
branch_addr[6] <= execute:u3.branch_addr[6]
branch_addr[7] <= execute:u3.branch_addr[7]
branch_addr[8] <= execute:u3.branch_addr[8]
branch_addr[9] <= execute:u3.branch_addr[9]
branch_addr[10] <= execute:u3.branch_addr[10]
branch_addr[11] <= execute:u3.branch_addr[11]
branch_addr[12] <= execute:u3.branch_addr[12]
branch_addr[13] <= execute:u3.branch_addr[13]
branch_addr[14] <= execute:u3.branch_addr[14]
branch_addr[15] <= execute:u3.branch_addr[15]
branch_addr[16] <= execute:u3.branch_addr[16]
branch_addr[17] <= execute:u3.branch_addr[17]
branch_addr[18] <= execute:u3.branch_addr[18]
branch_addr[19] <= execute:u3.branch_addr[19]
branch_addr[20] <= execute:u3.branch_addr[20]
branch_addr[21] <= execute:u3.branch_addr[21]
branch_addr[22] <= execute:u3.branch_addr[22]
branch_addr[23] <= execute:u3.branch_addr[23]
branch_addr[24] <= execute:u3.branch_addr[24]
branch_addr[25] <= execute:u3.branch_addr[25]
branch_addr[26] <= execute:u3.branch_addr[26]
branch_addr[27] <= execute:u3.branch_addr[27]
branch_addr[28] <= execute:u3.branch_addr[28]
branch_addr[29] <= execute:u3.branch_addr[29]
branch_addr[30] <= execute:u3.branch_addr[30]
branch_addr[31] <= execute:u3.branch_addr[31]
immediate[0] <= lab9:u2.immediate[0]
immediate[1] <= lab9:u2.immediate[1]
immediate[2] <= lab9:u2.immediate[2]
immediate[3] <= lab9:u2.immediate[3]
immediate[4] <= lab9:u2.immediate[4]
immediate[5] <= lab9:u2.immediate[5]
immediate[6] <= lab9:u2.immediate[6]
immediate[7] <= lab9:u2.immediate[7]
immediate[8] <= lab9:u2.immediate[8]
immediate[9] <= lab9:u2.immediate[9]
immediate[10] <= lab9:u2.immediate[10]
immediate[11] <= lab9:u2.immediate[11]
immediate[12] <= lab9:u2.immediate[12]
immediate[13] <= lab9:u2.immediate[13]
immediate[14] <= lab9:u2.immediate[14]
immediate[15] <= lab9:u2.immediate[15]
immediate[16] <= lab9:u2.immediate[16]
immediate[17] <= lab9:u2.immediate[17]
immediate[18] <= lab9:u2.immediate[18]
immediate[19] <= lab9:u2.immediate[19]
immediate[20] <= lab9:u2.immediate[20]
immediate[21] <= lab9:u2.immediate[21]
immediate[22] <= lab9:u2.immediate[22]
immediate[23] <= lab9:u2.immediate[23]
immediate[24] <= lab9:u2.immediate[24]
immediate[25] <= lab9:u2.immediate[25]
immediate[26] <= lab9:u2.immediate[26]
immediate[27] <= lab9:u2.immediate[27]
immediate[28] <= lab9:u2.immediate[28]
immediate[29] <= lab9:u2.immediate[29]
immediate[30] <= lab9:u2.immediate[30]
immediate[31] <= lab9:u2.immediate[31]
alu_Result[0] <= execute:u3.alu_result[0]
alu_Result[1] <= execute:u3.alu_result[1]
alu_Result[2] <= execute:u3.alu_result[2]
alu_Result[3] <= execute:u3.alu_result[3]
alu_Result[4] <= execute:u3.alu_result[4]
alu_Result[5] <= execute:u3.alu_result[5]
alu_Result[6] <= execute:u3.alu_result[6]
alu_Result[7] <= execute:u3.alu_result[7]
alu_Result[8] <= execute:u3.alu_result[8]
alu_Result[9] <= execute:u3.alu_result[9]
alu_Result[10] <= execute:u3.alu_result[10]
alu_Result[11] <= execute:u3.alu_result[11]
alu_Result[12] <= execute:u3.alu_result[12]
alu_Result[13] <= execute:u3.alu_result[13]
alu_Result[14] <= execute:u3.alu_result[14]
alu_Result[15] <= execute:u3.alu_result[15]
alu_Result[16] <= execute:u3.alu_result[16]
alu_Result[17] <= execute:u3.alu_result[17]
alu_Result[18] <= execute:u3.alu_result[18]
alu_Result[19] <= execute:u3.alu_result[19]
alu_Result[20] <= execute:u3.alu_result[20]
alu_Result[21] <= execute:u3.alu_result[21]
alu_Result[22] <= execute:u3.alu_result[22]
alu_Result[23] <= execute:u3.alu_result[23]
alu_Result[24] <= execute:u3.alu_result[24]
alu_Result[25] <= execute:u3.alu_result[25]
alu_Result[26] <= execute:u3.alu_result[26]
alu_Result[27] <= execute:u3.alu_result[27]
alu_Result[28] <= execute:u3.alu_result[28]
alu_Result[29] <= execute:u3.alu_result[29]
alu_Result[30] <= execute:u3.alu_result[30]
alu_Result[31] <= execute:u3.alu_result[31]
pc_out[0] <= fetch:u1.pc_out[0]
pc_out[1] <= fetch:u1.pc_out[1]
pc_out[2] <= fetch:u1.pc_out[2]
pc_out[3] <= fetch:u1.pc_out[3]
pc_out[4] <= fetch:u1.pc_out[4]
pc_out[5] <= fetch:u1.pc_out[5]
pc_out[6] <= fetch:u1.pc_out[6]
pc_out[7] <= fetch:u1.pc_out[7]
pc_out[8] <= fetch:u1.pc_out[8]
pc_out[9] <= fetch:u1.pc_out[9]
pc_out[10] <= fetch:u1.pc_out[10]
pc_out[11] <= fetch:u1.pc_out[11]
pc_out[12] <= fetch:u1.pc_out[12]
pc_out[13] <= fetch:u1.pc_out[13]
pc_out[14] <= fetch:u1.pc_out[14]
pc_out[15] <= fetch:u1.pc_out[15]
pc_out[16] <= fetch:u1.pc_out[16]
pc_out[17] <= fetch:u1.pc_out[17]
pc_out[18] <= fetch:u1.pc_out[18]
pc_out[19] <= fetch:u1.pc_out[19]
pc_out[20] <= fetch:u1.pc_out[20]
pc_out[21] <= fetch:u1.pc_out[21]
pc_out[22] <= fetch:u1.pc_out[22]
pc_out[23] <= fetch:u1.pc_out[23]
pc_out[24] <= fetch:u1.pc_out[24]
pc_out[25] <= fetch:u1.pc_out[25]
pc_out[26] <= fetch:u1.pc_out[26]
pc_out[27] <= fetch:u1.pc_out[27]
pc_out[28] <= fetch:u1.pc_out[28]
pc_out[29] <= fetch:u1.pc_out[29]
pc_out[30] <= fetch:u1.pc_out[30]
pc_out[31] <= fetch:u1.pc_out[31]
memory_data[0] <= datamem:u6.read_data[0]
memory_data[1] <= datamem:u6.read_data[1]
memory_data[2] <= datamem:u6.read_data[2]
memory_data[3] <= datamem:u6.read_data[3]
memory_data[4] <= datamem:u6.read_data[4]
memory_data[5] <= datamem:u6.read_data[5]
memory_data[6] <= datamem:u6.read_data[6]
memory_data[7] <= datamem:u6.read_data[7]
memory_data[8] <= datamem:u6.read_data[8]
memory_data[9] <= datamem:u6.read_data[9]
memory_data[10] <= datamem:u6.read_data[10]
memory_data[11] <= datamem:u6.read_data[11]
memory_data[12] <= datamem:u6.read_data[12]
memory_data[13] <= datamem:u6.read_data[13]
memory_data[14] <= datamem:u6.read_data[14]
memory_data[15] <= datamem:u6.read_data[15]
memory_data[16] <= datamem:u6.read_data[16]
memory_data[17] <= datamem:u6.read_data[17]
memory_data[18] <= datamem:u6.read_data[18]
memory_data[19] <= datamem:u6.read_data[19]
memory_data[20] <= datamem:u6.read_data[20]
memory_data[21] <= datamem:u6.read_data[21]
memory_data[22] <= datamem:u6.read_data[22]
memory_data[23] <= datamem:u6.read_data[23]
memory_data[24] <= datamem:u6.read_data[24]
memory_data[25] <= datamem:u6.read_data[25]
memory_data[26] <= datamem:u6.read_data[26]
memory_data[27] <= datamem:u6.read_data[27]
memory_data[28] <= datamem:u6.read_data[28]
memory_data[29] <= datamem:u6.read_data[29]
memory_data[30] <= datamem:u6.read_data[30]
memory_data[31] <= datamem:u6.read_data[31]


|my_package|fetch:u1
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[0] => pc.DATAB
branch_addr[1] => pc.DATAB
branch_addr[2] => pc.DATAB
branch_addr[3] => pc.DATAB
branch_addr[4] => pc.DATAB
branch_addr[5] => pc.DATAB
branch_addr[6] => pc.DATAB
branch_addr[7] => pc.DATAB
branch_addr[8] => pc.DATAB
branch_addr[9] => pc.DATAB
branch_addr[10] => pc.DATAB
branch_addr[11] => pc.DATAB
branch_addr[12] => pc.DATAB
branch_addr[13] => pc.DATAB
branch_addr[14] => pc.DATAB
branch_addr[15] => pc.DATAB
branch_addr[16] => pc.DATAB
branch_addr[17] => pc.DATAB
branch_addr[18] => pc.DATAB
branch_addr[19] => pc.DATAB
branch_addr[20] => pc.DATAB
branch_addr[21] => pc.DATAB
branch_addr[22] => pc.DATAB
branch_addr[23] => pc.DATAB
branch_addr[24] => pc.DATAB
branch_addr[25] => pc.DATAB
branch_addr[26] => pc.DATAB
branch_addr[27] => pc.DATAB
branch_addr[28] => pc.DATAB
branch_addr[29] => pc.DATAB
branch_addr[30] => pc.DATAB
branch_addr[31] => pc.DATAB
jump_addr[0] => pc.DATAB
jump_addr[1] => pc.DATAB
jump_addr[2] => pc.DATAB
jump_addr[3] => pc.DATAB
jump_addr[4] => pc.DATAB
jump_addr[5] => pc.DATAB
jump_addr[6] => pc.DATAB
jump_addr[7] => pc.DATAB
jump_addr[8] => pc.DATAB
jump_addr[9] => pc.DATAB
jump_addr[10] => pc.DATAB
jump_addr[11] => pc.DATAB
jump_addr[12] => pc.DATAB
jump_addr[13] => pc.DATAB
jump_addr[14] => pc.DATAB
jump_addr[15] => pc.DATAB
jump_addr[16] => pc.DATAB
jump_addr[17] => pc.DATAB
jump_addr[18] => pc.DATAB
jump_addr[19] => pc.DATAB
jump_addr[20] => pc.DATAB
jump_addr[21] => pc.DATAB
jump_addr[22] => pc.DATAB
jump_addr[23] => pc.DATAB
jump_addr[24] => pc.DATAB
jump_addr[25] => pc.DATAB
jump_addr[26] => pc.DATAB
jump_addr[27] => pc.DATAB
jump_addr[28] => pc.DATAB
jump_addr[29] => pc.DATAB
jump_addr[30] => pc.DATAB
jump_addr[31] => pc.DATAB
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
branch_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
jump_dec => pc.OUTPUTSELECT
clk => tempclk[0].CLK
clk => tempclk[1].CLK
clk => tempclk[2].CLK
clk => tempclk[3].CLK
clk => tempclk[4].CLK
clk => tempclk[5].CLK
clk => tempclk[6].CLK
clk => tempclk[7].CLK
clk => tempclk[8].CLK
clk => tempclk[9].CLK
clk => tempclk[10].CLK
clk => tempclk[11].CLK
clk => tempclk[12].CLK
clk => tempclk[13].CLK
clk => tempclk[14].CLK
clk => tempclk[15].CLK
clk => tempclk[16].CLK
clk => tempclk[17].CLK
clk => tempclk[18].CLK
clk => tempclk[19].CLK
clk => tempclk[20].CLK
clk => tempclk[21].CLK
clk => tempclk[22].CLK
clk => tempclk[23].CLK
clk => tempclk[24].CLK
clk => tempclk[25].CLK
clk => tempclk[26].CLK
clk => tempclk[27].CLK
clk => tempclk[28].CLK
clk => tempclk[29].CLK
clk => tempclk[30].CLK
clk => tempclk[31].CLK
reset => mem.raddr_a[3].OUTPUTSELECT
reset => mem.raddr_a[2].OUTPUTSELECT
reset => mem.raddr_a[1].OUTPUTSELECT
reset => mem.raddr_a[0].OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT
reset => pc.OUTPUTSELECT


|my_package|control:u4
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => ~NO_FANOUT~
instruction[26] => Equal0.IN5
instruction[26] => Equal1.IN5
instruction[26] => Equal2.IN5
instruction[26] => Equal3.IN4
instruction[26] => Equal4.IN4
instruction[26] => Equal5.IN4
instruction[27] => Equal0.IN4
instruction[27] => Equal1.IN4
instruction[27] => Equal2.IN4
instruction[27] => Equal3.IN3
instruction[27] => Equal4.IN5
instruction[27] => Equal5.IN3
instruction[28] => Equal0.IN3
instruction[28] => Equal1.IN2
instruction[28] => Equal2.IN1
instruction[28] => Equal3.IN5
instruction[28] => Equal4.IN3
instruction[28] => Equal5.IN2
instruction[29] => Equal0.IN2
instruction[29] => Equal1.IN1
instruction[29] => Equal2.IN3
instruction[29] => Equal3.IN2
instruction[29] => Equal4.IN2
instruction[29] => Equal5.IN5
instruction[30] => Equal0.IN1
instruction[30] => Equal1.IN0
instruction[30] => Equal2.IN0
instruction[30] => Equal3.IN1
instruction[30] => Equal4.IN1
instruction[30] => Equal5.IN1
instruction[31] => Equal0.IN0
instruction[31] => Equal1.IN3
instruction[31] => Equal2.IN2
instruction[31] => Equal3.IN0
instruction[31] => Equal4.IN0
instruction[31] => Equal5.IN0
reset => regdst.OUTPUTSELECT
reset => regwrite.OUTPUTSELECT
reset => memtoreg.OUTPUTSELECT
reset => aluop.OUTPUTSELECT
reset => aluop.OUTPUTSELECT
reset => memwrite.OUTPUTSELECT
reset => memread.OUTPUTSELECT
reset => jump_dec.OUTPUTSELECT
reset => beq_control.OUTPUTSELECT
reset => alusrc.IN1
reset => alusrc.OUTPUTSELECT
aluop[0] <= aluop.DB_MAX_OUTPUT_PORT_TYPE
aluop[1] <= aluop.DB_MAX_OUTPUT_PORT_TYPE
jump_dec <= jump_dec.DB_MAX_OUTPUT_PORT_TYPE
regdst <= regdst.DB_MAX_OUTPUT_PORT_TYPE
regwrite <= regwrite.DB_MAX_OUTPUT_PORT_TYPE
memtoreg <= memtoreg.DB_MAX_OUTPUT_PORT_TYPE
alusrc <= alusrc$latch.DB_MAX_OUTPUT_PORT_TYPE
beq_control <= beq_control.DB_MAX_OUTPUT_PORT_TYPE
memread <= memread.DB_MAX_OUTPUT_PORT_TYPE
memwrite <= memwrite.DB_MAX_OUTPUT_PORT_TYPE


|my_package|lab9:u2
instruction[0] => immediate[0]~reg0.DATAIN
instruction[0] => jump_addr[0]~reg0.DATAIN
instruction[1] => immediate[1]~reg0.DATAIN
instruction[1] => jump_addr[1]~reg0.DATAIN
instruction[2] => immediate[2]~reg0.DATAIN
instruction[2] => jump_addr[2]~reg0.DATAIN
instruction[3] => immediate[3]~reg0.DATAIN
instruction[3] => jump_addr[3]~reg0.DATAIN
instruction[4] => immediate[4]~reg0.DATAIN
instruction[4] => jump_addr[4]~reg0.DATAIN
instruction[5] => immediate[5]~reg0.DATAIN
instruction[5] => jump_addr[5]~reg0.DATAIN
instruction[6] => immediate[6]~reg0.DATAIN
instruction[6] => jump_addr[6]~reg0.DATAIN
instruction[7] => immediate[7]~reg0.DATAIN
instruction[7] => jump_addr[7]~reg0.DATAIN
instruction[8] => immediate[8]~reg0.DATAIN
instruction[8] => jump_addr[8]~reg0.DATAIN
instruction[9] => immediate[9]~reg0.DATAIN
instruction[9] => jump_addr[9]~reg0.DATAIN
instruction[10] => immediate[10]~reg0.DATAIN
instruction[10] => jump_addr[10]~reg0.DATAIN
instruction[11] => reg_write.DATAA
instruction[11] => Mux64.IN10
instruction[11] => Mux65.IN10
instruction[11] => Mux66.IN10
instruction[11] => Mux67.IN10
instruction[11] => Mux68.IN10
instruction[11] => Mux69.IN10
instruction[11] => Mux70.IN10
instruction[11] => Mux71.IN10
instruction[11] => Mux72.IN10
instruction[11] => Mux73.IN10
instruction[11] => Mux74.IN10
instruction[11] => Mux75.IN10
instruction[11] => Mux76.IN10
instruction[11] => Mux77.IN10
instruction[11] => Mux78.IN10
instruction[11] => Mux79.IN10
instruction[11] => Mux80.IN10
instruction[11] => Mux81.IN10
instruction[11] => Mux82.IN10
instruction[11] => Mux83.IN10
instruction[11] => Mux84.IN10
instruction[11] => Mux85.IN10
instruction[11] => Mux86.IN10
instruction[11] => Mux87.IN10
instruction[11] => Mux88.IN10
instruction[11] => Mux89.IN10
instruction[11] => Mux90.IN10
instruction[11] => Mux91.IN10
instruction[11] => Mux92.IN10
instruction[11] => Mux93.IN10
instruction[11] => Mux94.IN10
instruction[11] => Mux95.IN10
instruction[11] => immediate[11]~reg0.DATAIN
instruction[11] => jump_addr[11]~reg0.DATAIN
instruction[12] => reg_write.DATAA
instruction[12] => Mux64.IN9
instruction[12] => Mux65.IN9
instruction[12] => Mux66.IN9
instruction[12] => Mux67.IN9
instruction[12] => Mux68.IN9
instruction[12] => Mux69.IN9
instruction[12] => Mux70.IN9
instruction[12] => Mux71.IN9
instruction[12] => Mux72.IN9
instruction[12] => Mux73.IN9
instruction[12] => Mux74.IN9
instruction[12] => Mux75.IN9
instruction[12] => Mux76.IN9
instruction[12] => Mux77.IN9
instruction[12] => Mux78.IN9
instruction[12] => Mux79.IN9
instruction[12] => Mux80.IN9
instruction[12] => Mux81.IN9
instruction[12] => Mux82.IN9
instruction[12] => Mux83.IN9
instruction[12] => Mux84.IN9
instruction[12] => Mux85.IN9
instruction[12] => Mux86.IN9
instruction[12] => Mux87.IN9
instruction[12] => Mux88.IN9
instruction[12] => Mux89.IN9
instruction[12] => Mux90.IN9
instruction[12] => Mux91.IN9
instruction[12] => Mux92.IN9
instruction[12] => Mux93.IN9
instruction[12] => Mux94.IN9
instruction[12] => Mux95.IN9
instruction[12] => immediate[12]~reg0.DATAIN
instruction[12] => jump_addr[12]~reg0.DATAIN
instruction[13] => reg_write.DATAA
instruction[13] => Mux64.IN8
instruction[13] => Mux65.IN8
instruction[13] => Mux66.IN8
instruction[13] => Mux67.IN8
instruction[13] => Mux68.IN8
instruction[13] => Mux69.IN8
instruction[13] => Mux70.IN8
instruction[13] => Mux71.IN8
instruction[13] => Mux72.IN8
instruction[13] => Mux73.IN8
instruction[13] => Mux74.IN8
instruction[13] => Mux75.IN8
instruction[13] => Mux76.IN8
instruction[13] => Mux77.IN8
instruction[13] => Mux78.IN8
instruction[13] => Mux79.IN8
instruction[13] => Mux80.IN8
instruction[13] => Mux81.IN8
instruction[13] => Mux82.IN8
instruction[13] => Mux83.IN8
instruction[13] => Mux84.IN8
instruction[13] => Mux85.IN8
instruction[13] => Mux86.IN8
instruction[13] => Mux87.IN8
instruction[13] => Mux88.IN8
instruction[13] => Mux89.IN8
instruction[13] => Mux90.IN8
instruction[13] => Mux91.IN8
instruction[13] => Mux92.IN8
instruction[13] => Mux93.IN8
instruction[13] => Mux94.IN8
instruction[13] => Mux95.IN8
instruction[13] => immediate[13]~reg0.DATAIN
instruction[13] => jump_addr[13]~reg0.DATAIN
instruction[14] => reg_write.DATAA
instruction[14] => immediate[14]~reg0.DATAIN
instruction[14] => jump_addr[14]~reg0.DATAIN
instruction[15] => reg_write.DATAA
instruction[15] => immediate[15]~reg0.DATAIN
instruction[15] => immediate[16]~reg0.DATAIN
instruction[15] => immediate[17]~reg0.DATAIN
instruction[15] => immediate[18]~reg0.DATAIN
instruction[15] => immediate[19]~reg0.DATAIN
instruction[15] => immediate[20]~reg0.DATAIN
instruction[15] => immediate[21]~reg0.DATAIN
instruction[15] => immediate[22]~reg0.DATAIN
instruction[15] => immediate[23]~reg0.DATAIN
instruction[15] => immediate[24]~reg0.DATAIN
instruction[15] => immediate[25]~reg0.DATAIN
instruction[15] => immediate[26]~reg0.DATAIN
instruction[15] => immediate[27]~reg0.DATAIN
instruction[15] => immediate[28]~reg0.DATAIN
instruction[15] => immediate[29]~reg0.DATAIN
instruction[15] => immediate[30]~reg0.DATAIN
instruction[15] => immediate[31]~reg0.DATAIN
instruction[15] => jump_addr[15]~reg0.DATAIN
instruction[16] => reg_write.DATAB
instruction[16] => Mux32.IN10
instruction[16] => Mux33.IN10
instruction[16] => Mux34.IN10
instruction[16] => Mux35.IN10
instruction[16] => Mux36.IN10
instruction[16] => Mux37.IN10
instruction[16] => Mux38.IN10
instruction[16] => Mux39.IN10
instruction[16] => Mux40.IN10
instruction[16] => Mux41.IN10
instruction[16] => Mux42.IN10
instruction[16] => Mux43.IN10
instruction[16] => Mux44.IN10
instruction[16] => Mux45.IN10
instruction[16] => Mux46.IN10
instruction[16] => Mux47.IN10
instruction[16] => Mux48.IN10
instruction[16] => Mux49.IN10
instruction[16] => Mux50.IN10
instruction[16] => Mux51.IN10
instruction[16] => Mux52.IN10
instruction[16] => Mux53.IN10
instruction[16] => Mux54.IN10
instruction[16] => Mux55.IN10
instruction[16] => Mux56.IN10
instruction[16] => Mux57.IN10
instruction[16] => Mux58.IN10
instruction[16] => Mux59.IN10
instruction[16] => Mux60.IN10
instruction[16] => Mux61.IN10
instruction[16] => Mux62.IN10
instruction[16] => Mux63.IN10
instruction[16] => jump_addr[16]~reg0.DATAIN
instruction[17] => reg_write.DATAB
instruction[17] => Mux32.IN9
instruction[17] => Mux33.IN9
instruction[17] => Mux34.IN9
instruction[17] => Mux35.IN9
instruction[17] => Mux36.IN9
instruction[17] => Mux37.IN9
instruction[17] => Mux38.IN9
instruction[17] => Mux39.IN9
instruction[17] => Mux40.IN9
instruction[17] => Mux41.IN9
instruction[17] => Mux42.IN9
instruction[17] => Mux43.IN9
instruction[17] => Mux44.IN9
instruction[17] => Mux45.IN9
instruction[17] => Mux46.IN9
instruction[17] => Mux47.IN9
instruction[17] => Mux48.IN9
instruction[17] => Mux49.IN9
instruction[17] => Mux50.IN9
instruction[17] => Mux51.IN9
instruction[17] => Mux52.IN9
instruction[17] => Mux53.IN9
instruction[17] => Mux54.IN9
instruction[17] => Mux55.IN9
instruction[17] => Mux56.IN9
instruction[17] => Mux57.IN9
instruction[17] => Mux58.IN9
instruction[17] => Mux59.IN9
instruction[17] => Mux60.IN9
instruction[17] => Mux61.IN9
instruction[17] => Mux62.IN9
instruction[17] => Mux63.IN9
instruction[17] => jump_addr[17]~reg0.DATAIN
instruction[18] => reg_write.DATAB
instruction[18] => Mux32.IN8
instruction[18] => Mux33.IN8
instruction[18] => Mux34.IN8
instruction[18] => Mux35.IN8
instruction[18] => Mux36.IN8
instruction[18] => Mux37.IN8
instruction[18] => Mux38.IN8
instruction[18] => Mux39.IN8
instruction[18] => Mux40.IN8
instruction[18] => Mux41.IN8
instruction[18] => Mux42.IN8
instruction[18] => Mux43.IN8
instruction[18] => Mux44.IN8
instruction[18] => Mux45.IN8
instruction[18] => Mux46.IN8
instruction[18] => Mux47.IN8
instruction[18] => Mux48.IN8
instruction[18] => Mux49.IN8
instruction[18] => Mux50.IN8
instruction[18] => Mux51.IN8
instruction[18] => Mux52.IN8
instruction[18] => Mux53.IN8
instruction[18] => Mux54.IN8
instruction[18] => Mux55.IN8
instruction[18] => Mux56.IN8
instruction[18] => Mux57.IN8
instruction[18] => Mux58.IN8
instruction[18] => Mux59.IN8
instruction[18] => Mux60.IN8
instruction[18] => Mux61.IN8
instruction[18] => Mux62.IN8
instruction[18] => Mux63.IN8
instruction[18] => jump_addr[18]~reg0.DATAIN
instruction[19] => reg_write.DATAB
instruction[19] => jump_addr[19]~reg0.DATAIN
instruction[20] => reg_write.DATAB
instruction[20] => jump_addr[20]~reg0.DATAIN
instruction[21] => Mux0.IN10
instruction[21] => Mux1.IN10
instruction[21] => Mux2.IN10
instruction[21] => Mux3.IN10
instruction[21] => Mux4.IN10
instruction[21] => Mux5.IN10
instruction[21] => Mux6.IN10
instruction[21] => Mux7.IN10
instruction[21] => Mux8.IN10
instruction[21] => Mux9.IN10
instruction[21] => Mux10.IN10
instruction[21] => Mux11.IN10
instruction[21] => Mux12.IN10
instruction[21] => Mux13.IN10
instruction[21] => Mux14.IN10
instruction[21] => Mux15.IN10
instruction[21] => Mux16.IN10
instruction[21] => Mux17.IN10
instruction[21] => Mux18.IN10
instruction[21] => Mux19.IN10
instruction[21] => Mux20.IN10
instruction[21] => Mux21.IN10
instruction[21] => Mux22.IN10
instruction[21] => Mux23.IN10
instruction[21] => Mux24.IN10
instruction[21] => Mux25.IN10
instruction[21] => Mux26.IN10
instruction[21] => Mux27.IN10
instruction[21] => Mux28.IN10
instruction[21] => Mux29.IN10
instruction[21] => Mux30.IN10
instruction[21] => Mux31.IN10
instruction[21] => jump_addr[21]~reg0.DATAIN
instruction[22] => Mux0.IN9
instruction[22] => Mux1.IN9
instruction[22] => Mux2.IN9
instruction[22] => Mux3.IN9
instruction[22] => Mux4.IN9
instruction[22] => Mux5.IN9
instruction[22] => Mux6.IN9
instruction[22] => Mux7.IN9
instruction[22] => Mux8.IN9
instruction[22] => Mux9.IN9
instruction[22] => Mux10.IN9
instruction[22] => Mux11.IN9
instruction[22] => Mux12.IN9
instruction[22] => Mux13.IN9
instruction[22] => Mux14.IN9
instruction[22] => Mux15.IN9
instruction[22] => Mux16.IN9
instruction[22] => Mux17.IN9
instruction[22] => Mux18.IN9
instruction[22] => Mux19.IN9
instruction[22] => Mux20.IN9
instruction[22] => Mux21.IN9
instruction[22] => Mux22.IN9
instruction[22] => Mux23.IN9
instruction[22] => Mux24.IN9
instruction[22] => Mux25.IN9
instruction[22] => Mux26.IN9
instruction[22] => Mux27.IN9
instruction[22] => Mux28.IN9
instruction[22] => Mux29.IN9
instruction[22] => Mux30.IN9
instruction[22] => Mux31.IN9
instruction[22] => jump_addr[22]~reg0.DATAIN
instruction[23] => Mux0.IN8
instruction[23] => Mux1.IN8
instruction[23] => Mux2.IN8
instruction[23] => Mux3.IN8
instruction[23] => Mux4.IN8
instruction[23] => Mux5.IN8
instruction[23] => Mux6.IN8
instruction[23] => Mux7.IN8
instruction[23] => Mux8.IN8
instruction[23] => Mux9.IN8
instruction[23] => Mux10.IN8
instruction[23] => Mux11.IN8
instruction[23] => Mux12.IN8
instruction[23] => Mux13.IN8
instruction[23] => Mux14.IN8
instruction[23] => Mux15.IN8
instruction[23] => Mux16.IN8
instruction[23] => Mux17.IN8
instruction[23] => Mux18.IN8
instruction[23] => Mux19.IN8
instruction[23] => Mux20.IN8
instruction[23] => Mux21.IN8
instruction[23] => Mux22.IN8
instruction[23] => Mux23.IN8
instruction[23] => Mux24.IN8
instruction[23] => Mux25.IN8
instruction[23] => Mux26.IN8
instruction[23] => Mux27.IN8
instruction[23] => Mux28.IN8
instruction[23] => Mux29.IN8
instruction[23] => Mux30.IN8
instruction[23] => Mux31.IN8
instruction[23] => jump_addr[23]~reg0.DATAIN
instruction[24] => jump_addr[24]~reg0.DATAIN
instruction[25] => jump_addr[25]~reg0.DATAIN
instruction[26] => ~NO_FANOUT~
instruction[27] => ~NO_FANOUT~
instruction[28] => ~NO_FANOUT~
instruction[29] => ~NO_FANOUT~
instruction[30] => ~NO_FANOUT~
instruction[31] => ~NO_FANOUT~
memory_data[0] => write_value.DATAB
memory_data[1] => write_value.DATAB
memory_data[2] => write_value.DATAB
memory_data[3] => write_value.DATAB
memory_data[4] => write_value.DATAB
memory_data[5] => write_value.DATAB
memory_data[6] => write_value.DATAB
memory_data[7] => write_value.DATAB
memory_data[8] => write_value.DATAB
memory_data[9] => write_value.DATAB
memory_data[10] => write_value.DATAB
memory_data[11] => write_value.DATAB
memory_data[12] => write_value.DATAB
memory_data[13] => write_value.DATAB
memory_data[14] => write_value.DATAB
memory_data[15] => write_value.DATAB
memory_data[16] => write_value.DATAB
memory_data[17] => write_value.DATAB
memory_data[18] => write_value.DATAB
memory_data[19] => write_value.DATAB
memory_data[20] => write_value.DATAB
memory_data[21] => write_value.DATAB
memory_data[22] => write_value.DATAB
memory_data[23] => write_value.DATAB
memory_data[24] => write_value.DATAB
memory_data[25] => write_value.DATAB
memory_data[26] => write_value.DATAB
memory_data[27] => write_value.DATAB
memory_data[28] => write_value.DATAB
memory_data[29] => write_value.DATAB
memory_data[30] => write_value.DATAB
memory_data[31] => write_value.DATAB
Alu_result[0] => write_value.DATAA
Alu_result[1] => write_value.DATAA
Alu_result[2] => write_value.DATAA
Alu_result[3] => write_value.DATAA
Alu_result[4] => write_value.DATAA
Alu_result[5] => write_value.DATAA
Alu_result[6] => write_value.DATAA
Alu_result[7] => write_value.DATAA
Alu_result[8] => write_value.DATAA
Alu_result[9] => write_value.DATAA
Alu_result[10] => write_value.DATAA
Alu_result[11] => write_value.DATAA
Alu_result[12] => write_value.DATAA
Alu_result[13] => write_value.DATAA
Alu_result[14] => write_value.DATAA
Alu_result[15] => write_value.DATAA
Alu_result[16] => write_value.DATAA
Alu_result[17] => write_value.DATAA
Alu_result[18] => write_value.DATAA
Alu_result[19] => write_value.DATAA
Alu_result[20] => write_value.DATAA
Alu_result[21] => write_value.DATAA
Alu_result[22] => write_value.DATAA
Alu_result[23] => write_value.DATAA
Alu_result[24] => write_value.DATAA
Alu_result[25] => write_value.DATAA
Alu_result[26] => write_value.DATAA
Alu_result[27] => write_value.DATAA
Alu_result[28] => write_value.DATAA
Alu_result[29] => write_value.DATAA
Alu_result[30] => write_value.DATAA
Alu_result[31] => write_value.DATAA
regdst => reg_write.OUTPUTSELECT
regdst => reg_write.OUTPUTSELECT
regdst => reg_write.OUTPUTSELECT
regdst => reg_write.OUTPUTSELECT
regdst => reg_write.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
regwrite => mem.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
memtoreg => write_value.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
clk => immediate[0]~reg0.CLK
clk => immediate[1]~reg0.CLK
clk => immediate[2]~reg0.CLK
clk => immediate[3]~reg0.CLK
clk => immediate[4]~reg0.CLK
clk => immediate[5]~reg0.CLK
clk => immediate[6]~reg0.CLK
clk => immediate[7]~reg0.CLK
clk => immediate[8]~reg0.CLK
clk => immediate[9]~reg0.CLK
clk => immediate[10]~reg0.CLK
clk => immediate[11]~reg0.CLK
clk => immediate[12]~reg0.CLK
clk => immediate[13]~reg0.CLK
clk => immediate[14]~reg0.CLK
clk => immediate[15]~reg0.CLK
clk => immediate[16]~reg0.CLK
clk => immediate[17]~reg0.CLK
clk => immediate[18]~reg0.CLK
clk => immediate[19]~reg0.CLK
clk => immediate[20]~reg0.CLK
clk => immediate[21]~reg0.CLK
clk => immediate[22]~reg0.CLK
clk => immediate[23]~reg0.CLK
clk => immediate[24]~reg0.CLK
clk => immediate[25]~reg0.CLK
clk => immediate[26]~reg0.CLK
clk => immediate[27]~reg0.CLK
clk => immediate[28]~reg0.CLK
clk => immediate[29]~reg0.CLK
clk => immediate[30]~reg0.CLK
clk => immediate[31]~reg0.CLK
clk => jump_addr[0]~reg0.CLK
clk => jump_addr[1]~reg0.CLK
clk => jump_addr[2]~reg0.CLK
clk => jump_addr[3]~reg0.CLK
clk => jump_addr[4]~reg0.CLK
clk => jump_addr[5]~reg0.CLK
clk => jump_addr[6]~reg0.CLK
clk => jump_addr[7]~reg0.CLK
clk => jump_addr[8]~reg0.CLK
clk => jump_addr[9]~reg0.CLK
clk => jump_addr[10]~reg0.CLK
clk => jump_addr[11]~reg0.CLK
clk => jump_addr[12]~reg0.CLK
clk => jump_addr[13]~reg0.CLK
clk => jump_addr[14]~reg0.CLK
clk => jump_addr[15]~reg0.CLK
clk => jump_addr[16]~reg0.CLK
clk => jump_addr[17]~reg0.CLK
clk => jump_addr[18]~reg0.CLK
clk => jump_addr[19]~reg0.CLK
clk => jump_addr[20]~reg0.CLK
clk => jump_addr[21]~reg0.CLK
clk => jump_addr[22]~reg0.CLK
clk => jump_addr[23]~reg0.CLK
clk => jump_addr[24]~reg0.CLK
clk => jump_addr[25]~reg0.CLK
clk => jump_addr[26]~reg0.CLK
clk => jump_addr[27]~reg0.CLK
clk => jump_addr[28]~reg0.CLK
clk => jump_addr[29]~reg0.CLK
clk => jump_addr[30]~reg0.CLK
clk => jump_addr[31]~reg0.CLK
clk => register_rd[0]~reg0.CLK
clk => register_rd[1]~reg0.CLK
clk => register_rd[2]~reg0.CLK
clk => register_rd[3]~reg0.CLK
clk => register_rd[4]~reg0.CLK
clk => register_rd[5]~reg0.CLK
clk => register_rd[6]~reg0.CLK
clk => register_rd[7]~reg0.CLK
clk => register_rd[8]~reg0.CLK
clk => register_rd[9]~reg0.CLK
clk => register_rd[10]~reg0.CLK
clk => register_rd[11]~reg0.CLK
clk => register_rd[12]~reg0.CLK
clk => register_rd[13]~reg0.CLK
clk => register_rd[14]~reg0.CLK
clk => register_rd[15]~reg0.CLK
clk => register_rd[16]~reg0.CLK
clk => register_rd[17]~reg0.CLK
clk => register_rd[18]~reg0.CLK
clk => register_rd[19]~reg0.CLK
clk => register_rd[20]~reg0.CLK
clk => register_rd[21]~reg0.CLK
clk => register_rd[22]~reg0.CLK
clk => register_rd[23]~reg0.CLK
clk => register_rd[24]~reg0.CLK
clk => register_rd[25]~reg0.CLK
clk => register_rd[26]~reg0.CLK
clk => register_rd[27]~reg0.CLK
clk => register_rd[28]~reg0.CLK
clk => register_rd[29]~reg0.CLK
clk => register_rd[30]~reg0.CLK
clk => register_rd[31]~reg0.CLK
clk => register_rt[0]~reg0.CLK
clk => register_rt[1]~reg0.CLK
clk => register_rt[2]~reg0.CLK
clk => register_rt[3]~reg0.CLK
clk => register_rt[4]~reg0.CLK
clk => register_rt[5]~reg0.CLK
clk => register_rt[6]~reg0.CLK
clk => register_rt[7]~reg0.CLK
clk => register_rt[8]~reg0.CLK
clk => register_rt[9]~reg0.CLK
clk => register_rt[10]~reg0.CLK
clk => register_rt[11]~reg0.CLK
clk => register_rt[12]~reg0.CLK
clk => register_rt[13]~reg0.CLK
clk => register_rt[14]~reg0.CLK
clk => register_rt[15]~reg0.CLK
clk => register_rt[16]~reg0.CLK
clk => register_rt[17]~reg0.CLK
clk => register_rt[18]~reg0.CLK
clk => register_rt[19]~reg0.CLK
clk => register_rt[20]~reg0.CLK
clk => register_rt[21]~reg0.CLK
clk => register_rt[22]~reg0.CLK
clk => register_rt[23]~reg0.CLK
clk => register_rt[24]~reg0.CLK
clk => register_rt[25]~reg0.CLK
clk => register_rt[26]~reg0.CLK
clk => register_rt[27]~reg0.CLK
clk => register_rt[28]~reg0.CLK
clk => register_rt[29]~reg0.CLK
clk => register_rt[30]~reg0.CLK
clk => register_rt[31]~reg0.CLK
clk => register_rs[0]~reg0.CLK
clk => register_rs[1]~reg0.CLK
clk => register_rs[2]~reg0.CLK
clk => register_rs[3]~reg0.CLK
clk => register_rs[4]~reg0.CLK
clk => register_rs[5]~reg0.CLK
clk => register_rs[6]~reg0.CLK
clk => register_rs[7]~reg0.CLK
clk => register_rs[8]~reg0.CLK
clk => register_rs[9]~reg0.CLK
clk => register_rs[10]~reg0.CLK
clk => register_rs[11]~reg0.CLK
clk => register_rs[12]~reg0.CLK
clk => register_rs[13]~reg0.CLK
clk => register_rs[14]~reg0.CLK
clk => register_rs[15]~reg0.CLK
clk => register_rs[16]~reg0.CLK
clk => register_rs[17]~reg0.CLK
clk => register_rs[18]~reg0.CLK
clk => register_rs[19]~reg0.CLK
clk => register_rs[20]~reg0.CLK
clk => register_rs[21]~reg0.CLK
clk => register_rs[22]~reg0.CLK
clk => register_rs[23]~reg0.CLK
clk => register_rs[24]~reg0.CLK
clk => register_rs[25]~reg0.CLK
clk => register_rs[26]~reg0.CLK
clk => register_rs[27]~reg0.CLK
clk => register_rs[28]~reg0.CLK
clk => register_rs[29]~reg0.CLK
clk => register_rs[30]~reg0.CLK
clk => register_rs[31]~reg0.CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[7][16].CLK
clk => mem[7][17].CLK
clk => mem[7][18].CLK
clk => mem[7][19].CLK
clk => mem[7][20].CLK
clk => mem[7][21].CLK
clk => mem[7][22].CLK
clk => mem[7][23].CLK
clk => mem[7][24].CLK
clk => mem[7][25].CLK
clk => mem[7][26].CLK
clk => mem[7][27].CLK
clk => mem[7][28].CLK
clk => mem[7][29].CLK
clk => mem[7][30].CLK
clk => mem[7][31].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
register_rs[0] <= register_rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[1] <= register_rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[2] <= register_rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[3] <= register_rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[4] <= register_rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[5] <= register_rs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[6] <= register_rs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[7] <= register_rs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[8] <= register_rs[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[9] <= register_rs[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[10] <= register_rs[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[11] <= register_rs[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[12] <= register_rs[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[13] <= register_rs[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[14] <= register_rs[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[15] <= register_rs[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[16] <= register_rs[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[17] <= register_rs[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[18] <= register_rs[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[19] <= register_rs[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[20] <= register_rs[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[21] <= register_rs[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[22] <= register_rs[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[23] <= register_rs[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[24] <= register_rs[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[25] <= register_rs[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[26] <= register_rs[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[27] <= register_rs[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[28] <= register_rs[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[29] <= register_rs[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[30] <= register_rs[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rs[31] <= register_rs[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[0] <= register_rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[1] <= register_rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[2] <= register_rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[3] <= register_rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[4] <= register_rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[5] <= register_rt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[6] <= register_rt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[7] <= register_rt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[8] <= register_rt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[9] <= register_rt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[10] <= register_rt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[11] <= register_rt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[12] <= register_rt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[13] <= register_rt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[14] <= register_rt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[15] <= register_rt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[16] <= register_rt[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[17] <= register_rt[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[18] <= register_rt[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[19] <= register_rt[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[20] <= register_rt[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[21] <= register_rt[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[22] <= register_rt[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[23] <= register_rt[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[24] <= register_rt[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[25] <= register_rt[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[26] <= register_rt[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[27] <= register_rt[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[28] <= register_rt[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[29] <= register_rt[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[30] <= register_rt[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[31] <= register_rt[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[0] <= register_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[1] <= register_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[2] <= register_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[3] <= register_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[4] <= register_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[5] <= register_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[6] <= register_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[7] <= register_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[8] <= register_rd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[9] <= register_rd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[10] <= register_rd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[11] <= register_rd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[12] <= register_rd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[13] <= register_rd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[14] <= register_rd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[15] <= register_rd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[16] <= register_rd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[17] <= register_rd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[18] <= register_rd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[19] <= register_rd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[20] <= register_rd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[21] <= register_rd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[22] <= register_rd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[23] <= register_rd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[24] <= register_rd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[25] <= register_rd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[26] <= register_rd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[27] <= register_rd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[28] <= register_rd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[29] <= register_rd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[30] <= register_rd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
register_rd[31] <= register_rd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[0] <= jump_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[1] <= jump_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[2] <= jump_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[3] <= jump_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[4] <= jump_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[5] <= jump_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[6] <= jump_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[7] <= jump_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[8] <= jump_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[9] <= jump_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[10] <= jump_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[11] <= jump_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[12] <= jump_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[13] <= jump_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[14] <= jump_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[15] <= jump_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[16] <= jump_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[17] <= jump_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[18] <= jump_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[19] <= jump_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[20] <= jump_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[21] <= jump_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[22] <= jump_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[23] <= jump_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[24] <= jump_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[25] <= jump_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[26] <= jump_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[27] <= jump_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[28] <= jump_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[29] <= jump_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[30] <= jump_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[31] <= jump_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[0] <= immediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= immediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= immediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= immediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= immediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= immediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= immediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= immediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= immediate[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= immediate[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= immediate[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= immediate[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= immediate[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= immediate[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= immediate[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= immediate[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= immediate[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= immediate[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= immediate[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= immediate[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= immediate[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= immediate[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= immediate[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= immediate[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= immediate[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= immediate[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= immediate[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= immediate[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= immediate[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= immediate[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= immediate[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= immediate[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_package|execute:u3
register_rs[0] => Add0.IN32
register_rs[0] => Add1.IN32
register_rs[0] => Add2.IN64
register_rs[0] => alu_output.IN0
register_rs[0] => alu_output.IN0
register_rs[1] => Add0.IN31
register_rs[1] => Add1.IN31
register_rs[1] => Add2.IN63
register_rs[1] => alu_output.IN0
register_rs[1] => alu_output.IN0
register_rs[2] => Add0.IN30
register_rs[2] => Add1.IN30
register_rs[2] => Add2.IN62
register_rs[2] => alu_output.IN0
register_rs[2] => alu_output.IN0
register_rs[3] => Add0.IN29
register_rs[3] => Add1.IN29
register_rs[3] => Add2.IN61
register_rs[3] => alu_output.IN0
register_rs[3] => alu_output.IN0
register_rs[4] => Add0.IN28
register_rs[4] => Add1.IN28
register_rs[4] => Add2.IN60
register_rs[4] => alu_output.IN0
register_rs[4] => alu_output.IN0
register_rs[5] => Add0.IN27
register_rs[5] => Add1.IN27
register_rs[5] => Add2.IN59
register_rs[5] => alu_output.IN0
register_rs[5] => alu_output.IN0
register_rs[6] => Add0.IN26
register_rs[6] => Add1.IN26
register_rs[6] => Add2.IN58
register_rs[6] => alu_output.IN0
register_rs[6] => alu_output.IN0
register_rs[7] => Add0.IN25
register_rs[7] => Add1.IN25
register_rs[7] => Add2.IN57
register_rs[7] => alu_output.IN0
register_rs[7] => alu_output.IN0
register_rs[8] => Add0.IN24
register_rs[8] => Add1.IN24
register_rs[8] => Add2.IN56
register_rs[8] => alu_output.IN0
register_rs[8] => alu_output.IN0
register_rs[9] => Add0.IN23
register_rs[9] => Add1.IN23
register_rs[9] => Add2.IN55
register_rs[9] => alu_output.IN0
register_rs[9] => alu_output.IN0
register_rs[10] => Add0.IN22
register_rs[10] => Add1.IN22
register_rs[10] => Add2.IN54
register_rs[10] => alu_output.IN0
register_rs[10] => alu_output.IN0
register_rs[11] => Add0.IN21
register_rs[11] => Add1.IN21
register_rs[11] => Add2.IN53
register_rs[11] => alu_output.IN0
register_rs[11] => alu_output.IN0
register_rs[12] => Add0.IN20
register_rs[12] => Add1.IN20
register_rs[12] => Add2.IN52
register_rs[12] => alu_output.IN0
register_rs[12] => alu_output.IN0
register_rs[13] => Add0.IN19
register_rs[13] => Add1.IN19
register_rs[13] => Add2.IN51
register_rs[13] => alu_output.IN0
register_rs[13] => alu_output.IN0
register_rs[14] => Add0.IN18
register_rs[14] => Add1.IN18
register_rs[14] => Add2.IN50
register_rs[14] => alu_output.IN0
register_rs[14] => alu_output.IN0
register_rs[15] => Add0.IN17
register_rs[15] => Add1.IN17
register_rs[15] => Add2.IN49
register_rs[15] => alu_output.IN0
register_rs[15] => alu_output.IN0
register_rs[16] => Add0.IN16
register_rs[16] => Add1.IN16
register_rs[16] => Add2.IN48
register_rs[16] => alu_output.IN0
register_rs[16] => alu_output.IN0
register_rs[17] => Add0.IN15
register_rs[17] => Add1.IN15
register_rs[17] => Add2.IN47
register_rs[17] => alu_output.IN0
register_rs[17] => alu_output.IN0
register_rs[18] => Add0.IN14
register_rs[18] => Add1.IN14
register_rs[18] => Add2.IN46
register_rs[18] => alu_output.IN0
register_rs[18] => alu_output.IN0
register_rs[19] => Add0.IN13
register_rs[19] => Add1.IN13
register_rs[19] => Add2.IN45
register_rs[19] => alu_output.IN0
register_rs[19] => alu_output.IN0
register_rs[20] => Add0.IN12
register_rs[20] => Add1.IN12
register_rs[20] => Add2.IN44
register_rs[20] => alu_output.IN0
register_rs[20] => alu_output.IN0
register_rs[21] => Add0.IN11
register_rs[21] => Add1.IN11
register_rs[21] => Add2.IN43
register_rs[21] => alu_output.IN0
register_rs[21] => alu_output.IN0
register_rs[22] => Add0.IN10
register_rs[22] => Add1.IN10
register_rs[22] => Add2.IN42
register_rs[22] => alu_output.IN0
register_rs[22] => alu_output.IN0
register_rs[23] => Add0.IN9
register_rs[23] => Add1.IN9
register_rs[23] => Add2.IN41
register_rs[23] => alu_output.IN0
register_rs[23] => alu_output.IN0
register_rs[24] => Add0.IN8
register_rs[24] => Add1.IN8
register_rs[24] => Add2.IN40
register_rs[24] => alu_output.IN0
register_rs[24] => alu_output.IN0
register_rs[25] => Add0.IN7
register_rs[25] => Add1.IN7
register_rs[25] => Add2.IN39
register_rs[25] => alu_output.IN0
register_rs[25] => alu_output.IN0
register_rs[26] => Add0.IN6
register_rs[26] => Add1.IN6
register_rs[26] => Add2.IN38
register_rs[26] => alu_output.IN0
register_rs[26] => alu_output.IN0
register_rs[27] => Add0.IN5
register_rs[27] => Add1.IN5
register_rs[27] => Add2.IN37
register_rs[27] => alu_output.IN0
register_rs[27] => alu_output.IN0
register_rs[28] => Add0.IN4
register_rs[28] => Add1.IN4
register_rs[28] => Add2.IN36
register_rs[28] => alu_output.IN0
register_rs[28] => alu_output.IN0
register_rs[29] => Add0.IN3
register_rs[29] => Add1.IN3
register_rs[29] => Add2.IN35
register_rs[29] => alu_output.IN0
register_rs[29] => alu_output.IN0
register_rs[30] => Add0.IN2
register_rs[30] => Add1.IN2
register_rs[30] => Add2.IN34
register_rs[30] => alu_output.IN0
register_rs[30] => alu_output.IN0
register_rs[31] => Add0.IN1
register_rs[31] => Add1.IN1
register_rs[31] => Add2.IN33
register_rs[31] => alu_output.IN0
register_rs[31] => alu_output.IN0
register_rt[0] => Add1.IN64
register_rt[0] => alu_output.IN1
register_rt[0] => alu_output.IN1
register_rt[0] => Add2.IN32
register_rt[1] => Add1.IN63
register_rt[1] => alu_output.IN1
register_rt[1] => alu_output.IN1
register_rt[1] => Add2.IN31
register_rt[2] => Add1.IN62
register_rt[2] => alu_output.IN1
register_rt[2] => alu_output.IN1
register_rt[2] => Add2.IN30
register_rt[3] => Add1.IN61
register_rt[3] => alu_output.IN1
register_rt[3] => alu_output.IN1
register_rt[3] => Add2.IN29
register_rt[4] => Add1.IN60
register_rt[4] => alu_output.IN1
register_rt[4] => alu_output.IN1
register_rt[4] => Add2.IN28
register_rt[5] => Add1.IN59
register_rt[5] => alu_output.IN1
register_rt[5] => alu_output.IN1
register_rt[5] => Add2.IN27
register_rt[6] => Add1.IN58
register_rt[6] => alu_output.IN1
register_rt[6] => alu_output.IN1
register_rt[6] => Add2.IN26
register_rt[7] => Add1.IN57
register_rt[7] => alu_output.IN1
register_rt[7] => alu_output.IN1
register_rt[7] => Add2.IN25
register_rt[8] => Add1.IN56
register_rt[8] => alu_output.IN1
register_rt[8] => alu_output.IN1
register_rt[8] => Add2.IN24
register_rt[9] => Add1.IN55
register_rt[9] => alu_output.IN1
register_rt[9] => alu_output.IN1
register_rt[9] => Add2.IN23
register_rt[10] => Add1.IN54
register_rt[10] => alu_output.IN1
register_rt[10] => alu_output.IN1
register_rt[10] => Add2.IN22
register_rt[11] => Add1.IN53
register_rt[11] => alu_output.IN1
register_rt[11] => alu_output.IN1
register_rt[11] => Add2.IN21
register_rt[12] => Add1.IN52
register_rt[12] => alu_output.IN1
register_rt[12] => alu_output.IN1
register_rt[12] => Add2.IN20
register_rt[13] => Add1.IN51
register_rt[13] => alu_output.IN1
register_rt[13] => alu_output.IN1
register_rt[13] => Add2.IN19
register_rt[14] => Add1.IN50
register_rt[14] => alu_output.IN1
register_rt[14] => alu_output.IN1
register_rt[14] => Add2.IN18
register_rt[15] => Add1.IN49
register_rt[15] => alu_output.IN1
register_rt[15] => alu_output.IN1
register_rt[15] => Add2.IN17
register_rt[16] => Add1.IN48
register_rt[16] => alu_output.IN1
register_rt[16] => alu_output.IN1
register_rt[16] => Add2.IN16
register_rt[17] => Add1.IN47
register_rt[17] => alu_output.IN1
register_rt[17] => alu_output.IN1
register_rt[17] => Add2.IN15
register_rt[18] => Add1.IN46
register_rt[18] => alu_output.IN1
register_rt[18] => alu_output.IN1
register_rt[18] => Add2.IN14
register_rt[19] => Add1.IN45
register_rt[19] => alu_output.IN1
register_rt[19] => alu_output.IN1
register_rt[19] => Add2.IN13
register_rt[20] => Add1.IN44
register_rt[20] => alu_output.IN1
register_rt[20] => alu_output.IN1
register_rt[20] => Add2.IN12
register_rt[21] => Add1.IN43
register_rt[21] => alu_output.IN1
register_rt[21] => alu_output.IN1
register_rt[21] => Add2.IN11
register_rt[22] => Add1.IN42
register_rt[22] => alu_output.IN1
register_rt[22] => alu_output.IN1
register_rt[22] => Add2.IN10
register_rt[23] => Add1.IN41
register_rt[23] => alu_output.IN1
register_rt[23] => alu_output.IN1
register_rt[23] => Add2.IN9
register_rt[24] => Add1.IN40
register_rt[24] => alu_output.IN1
register_rt[24] => alu_output.IN1
register_rt[24] => Add2.IN8
register_rt[25] => Add1.IN39
register_rt[25] => alu_output.IN1
register_rt[25] => alu_output.IN1
register_rt[25] => Add2.IN7
register_rt[26] => Add1.IN38
register_rt[26] => alu_output.IN1
register_rt[26] => alu_output.IN1
register_rt[26] => Add2.IN6
register_rt[27] => Add1.IN37
register_rt[27] => alu_output.IN1
register_rt[27] => alu_output.IN1
register_rt[27] => Add2.IN5
register_rt[28] => Add1.IN36
register_rt[28] => alu_output.IN1
register_rt[28] => alu_output.IN1
register_rt[28] => Add2.IN4
register_rt[29] => Add1.IN35
register_rt[29] => alu_output.IN1
register_rt[29] => alu_output.IN1
register_rt[29] => Add2.IN3
register_rt[30] => Add1.IN34
register_rt[30] => alu_output.IN1
register_rt[30] => alu_output.IN1
register_rt[30] => Add2.IN2
register_rt[31] => Add1.IN33
register_rt[31] => alu_output.IN1
register_rt[31] => alu_output.IN1
register_rt[31] => Add2.IN1
PC4[0] => Add3.IN32
PC4[1] => Add3.IN31
PC4[2] => Add3.IN30
PC4[3] => Add3.IN29
PC4[4] => Add3.IN28
PC4[5] => Add3.IN27
PC4[6] => Add3.IN26
PC4[7] => Add3.IN25
PC4[8] => Add3.IN24
PC4[9] => Add3.IN23
PC4[10] => Add3.IN22
PC4[11] => Add3.IN21
PC4[12] => Add3.IN20
PC4[13] => Add3.IN19
PC4[14] => Add3.IN18
PC4[15] => Add3.IN17
PC4[16] => Add3.IN16
PC4[17] => Add3.IN15
PC4[18] => Add3.IN14
PC4[19] => Add3.IN13
PC4[20] => Add3.IN12
PC4[21] => Add3.IN11
PC4[22] => Add3.IN10
PC4[23] => Add3.IN9
PC4[24] => Add3.IN8
PC4[25] => Add3.IN7
PC4[26] => Add3.IN6
PC4[27] => Add3.IN5
PC4[28] => Add3.IN4
PC4[29] => Add3.IN3
PC4[30] => Add3.IN2
PC4[31] => Add3.IN1
immediate[0] => Add0.IN64
immediate[0] => Mux0.IN69
immediate[0] => Mux1.IN69
immediate[0] => Mux2.IN69
immediate[0] => Mux3.IN69
immediate[0] => Mux4.IN69
immediate[0] => Mux5.IN69
immediate[0] => Mux6.IN69
immediate[0] => Mux7.IN69
immediate[0] => Mux8.IN69
immediate[0] => Mux9.IN69
immediate[0] => Mux10.IN69
immediate[0] => Mux11.IN69
immediate[0] => Mux12.IN69
immediate[0] => Mux13.IN69
immediate[0] => Mux14.IN69
immediate[0] => Mux15.IN69
immediate[0] => Mux16.IN69
immediate[0] => Mux17.IN69
immediate[0] => Mux18.IN69
immediate[0] => Mux19.IN69
immediate[0] => Mux20.IN69
immediate[0] => Mux21.IN69
immediate[0] => Mux22.IN69
immediate[0] => Mux23.IN69
immediate[0] => Mux24.IN69
immediate[0] => Mux25.IN69
immediate[0] => Mux26.IN69
immediate[0] => Mux27.IN69
immediate[0] => Mux28.IN69
immediate[0] => Mux29.IN69
immediate[0] => Mux30.IN69
immediate[0] => Mux31.IN69
immediate[0] => Add3.IN64
immediate[1] => Add0.IN63
immediate[1] => Mux0.IN68
immediate[1] => Mux1.IN68
immediate[1] => Mux2.IN68
immediate[1] => Mux3.IN68
immediate[1] => Mux4.IN68
immediate[1] => Mux5.IN68
immediate[1] => Mux6.IN68
immediate[1] => Mux7.IN68
immediate[1] => Mux8.IN68
immediate[1] => Mux9.IN68
immediate[1] => Mux10.IN68
immediate[1] => Mux11.IN68
immediate[1] => Mux12.IN68
immediate[1] => Mux13.IN68
immediate[1] => Mux14.IN68
immediate[1] => Mux15.IN68
immediate[1] => Mux16.IN68
immediate[1] => Mux17.IN68
immediate[1] => Mux18.IN68
immediate[1] => Mux19.IN68
immediate[1] => Mux20.IN68
immediate[1] => Mux21.IN68
immediate[1] => Mux22.IN68
immediate[1] => Mux23.IN68
immediate[1] => Mux24.IN68
immediate[1] => Mux25.IN68
immediate[1] => Mux26.IN68
immediate[1] => Mux27.IN68
immediate[1] => Mux28.IN68
immediate[1] => Mux29.IN68
immediate[1] => Mux30.IN68
immediate[1] => Mux31.IN68
immediate[1] => Add3.IN63
immediate[2] => Add0.IN62
immediate[2] => Mux0.IN67
immediate[2] => Mux1.IN67
immediate[2] => Mux2.IN67
immediate[2] => Mux3.IN67
immediate[2] => Mux4.IN67
immediate[2] => Mux5.IN67
immediate[2] => Mux6.IN67
immediate[2] => Mux7.IN67
immediate[2] => Mux8.IN67
immediate[2] => Mux9.IN67
immediate[2] => Mux10.IN67
immediate[2] => Mux11.IN67
immediate[2] => Mux12.IN67
immediate[2] => Mux13.IN67
immediate[2] => Mux14.IN67
immediate[2] => Mux15.IN67
immediate[2] => Mux16.IN67
immediate[2] => Mux17.IN67
immediate[2] => Mux18.IN67
immediate[2] => Mux19.IN67
immediate[2] => Mux20.IN67
immediate[2] => Mux21.IN67
immediate[2] => Mux22.IN67
immediate[2] => Mux23.IN67
immediate[2] => Mux24.IN67
immediate[2] => Mux25.IN67
immediate[2] => Mux26.IN67
immediate[2] => Mux27.IN67
immediate[2] => Mux28.IN67
immediate[2] => Mux29.IN67
immediate[2] => Mux30.IN67
immediate[2] => Mux31.IN67
immediate[2] => Add3.IN62
immediate[3] => Add0.IN61
immediate[3] => Mux0.IN66
immediate[3] => Mux1.IN66
immediate[3] => Mux2.IN66
immediate[3] => Mux3.IN66
immediate[3] => Mux4.IN66
immediate[3] => Mux5.IN66
immediate[3] => Mux6.IN66
immediate[3] => Mux7.IN66
immediate[3] => Mux8.IN66
immediate[3] => Mux9.IN66
immediate[3] => Mux10.IN66
immediate[3] => Mux11.IN66
immediate[3] => Mux12.IN66
immediate[3] => Mux13.IN66
immediate[3] => Mux14.IN66
immediate[3] => Mux15.IN66
immediate[3] => Mux16.IN66
immediate[3] => Mux17.IN66
immediate[3] => Mux18.IN66
immediate[3] => Mux19.IN66
immediate[3] => Mux20.IN66
immediate[3] => Mux21.IN66
immediate[3] => Mux22.IN66
immediate[3] => Mux23.IN66
immediate[3] => Mux24.IN66
immediate[3] => Mux25.IN66
immediate[3] => Mux26.IN66
immediate[3] => Mux27.IN66
immediate[3] => Mux28.IN66
immediate[3] => Mux29.IN66
immediate[3] => Mux30.IN66
immediate[3] => Mux31.IN66
immediate[3] => Add3.IN61
immediate[4] => Add0.IN60
immediate[4] => Mux0.IN65
immediate[4] => Mux1.IN65
immediate[4] => Mux2.IN65
immediate[4] => Mux3.IN65
immediate[4] => Mux4.IN65
immediate[4] => Mux5.IN65
immediate[4] => Mux6.IN65
immediate[4] => Mux7.IN65
immediate[4] => Mux8.IN65
immediate[4] => Mux9.IN65
immediate[4] => Mux10.IN65
immediate[4] => Mux11.IN65
immediate[4] => Mux12.IN65
immediate[4] => Mux13.IN65
immediate[4] => Mux14.IN65
immediate[4] => Mux15.IN65
immediate[4] => Mux16.IN65
immediate[4] => Mux17.IN65
immediate[4] => Mux18.IN65
immediate[4] => Mux19.IN65
immediate[4] => Mux20.IN65
immediate[4] => Mux21.IN65
immediate[4] => Mux22.IN65
immediate[4] => Mux23.IN65
immediate[4] => Mux24.IN65
immediate[4] => Mux25.IN65
immediate[4] => Mux26.IN65
immediate[4] => Mux27.IN65
immediate[4] => Mux28.IN65
immediate[4] => Mux29.IN65
immediate[4] => Mux30.IN65
immediate[4] => Mux31.IN65
immediate[4] => Add3.IN60
immediate[5] => Add0.IN59
immediate[5] => Mux0.IN64
immediate[5] => Mux1.IN64
immediate[5] => Mux2.IN64
immediate[5] => Mux3.IN64
immediate[5] => Mux4.IN64
immediate[5] => Mux5.IN64
immediate[5] => Mux6.IN64
immediate[5] => Mux7.IN64
immediate[5] => Mux8.IN64
immediate[5] => Mux9.IN64
immediate[5] => Mux10.IN64
immediate[5] => Mux11.IN64
immediate[5] => Mux12.IN64
immediate[5] => Mux13.IN64
immediate[5] => Mux14.IN64
immediate[5] => Mux15.IN64
immediate[5] => Mux16.IN64
immediate[5] => Mux17.IN64
immediate[5] => Mux18.IN64
immediate[5] => Mux19.IN64
immediate[5] => Mux20.IN64
immediate[5] => Mux21.IN64
immediate[5] => Mux22.IN64
immediate[5] => Mux23.IN64
immediate[5] => Mux24.IN64
immediate[5] => Mux25.IN64
immediate[5] => Mux26.IN64
immediate[5] => Mux27.IN64
immediate[5] => Mux28.IN64
immediate[5] => Mux29.IN64
immediate[5] => Mux30.IN64
immediate[5] => Mux31.IN64
immediate[5] => Add3.IN59
immediate[6] => Add0.IN58
immediate[6] => Add3.IN58
immediate[7] => Add0.IN57
immediate[7] => Add3.IN57
immediate[8] => Add0.IN56
immediate[8] => Add3.IN56
immediate[9] => Add0.IN55
immediate[9] => Add3.IN55
immediate[10] => Add0.IN54
immediate[10] => Add3.IN54
immediate[11] => Add0.IN53
immediate[11] => Add3.IN53
immediate[12] => Add0.IN52
immediate[12] => Add3.IN52
immediate[13] => Add0.IN51
immediate[13] => Add3.IN51
immediate[14] => Add0.IN50
immediate[14] => Add3.IN50
immediate[15] => Add0.IN49
immediate[15] => Add3.IN49
immediate[16] => Add0.IN48
immediate[16] => Add3.IN48
immediate[17] => Add0.IN47
immediate[17] => Add3.IN47
immediate[18] => Add0.IN46
immediate[18] => Add3.IN46
immediate[19] => Add0.IN45
immediate[19] => Add3.IN45
immediate[20] => Add0.IN44
immediate[20] => Add3.IN44
immediate[21] => Add0.IN43
immediate[21] => Add3.IN43
immediate[22] => Add0.IN42
immediate[22] => Add3.IN42
immediate[23] => Add0.IN41
immediate[23] => Add3.IN41
immediate[24] => Add0.IN40
immediate[24] => Add3.IN40
immediate[25] => Add0.IN39
immediate[25] => Add3.IN39
immediate[26] => Add0.IN38
immediate[26] => Add3.IN38
immediate[27] => Add0.IN37
immediate[27] => Add3.IN37
immediate[28] => Add0.IN36
immediate[28] => Add3.IN36
immediate[29] => Add0.IN35
immediate[29] => Add3.IN35
immediate[30] => Add0.IN34
immediate[30] => Add3.IN34
immediate[31] => Add0.IN33
immediate[31] => Add3.IN33
ALUOp[0] => Mux32.IN5
ALUOp[0] => Mux33.IN5
ALUOp[0] => Mux34.IN5
ALUOp[0] => Mux35.IN5
ALUOp[0] => Mux36.IN5
ALUOp[0] => Mux37.IN5
ALUOp[0] => Mux38.IN5
ALUOp[0] => Mux39.IN5
ALUOp[0] => Mux40.IN5
ALUOp[0] => Mux41.IN5
ALUOp[0] => Mux42.IN5
ALUOp[0] => Mux43.IN5
ALUOp[0] => Mux44.IN5
ALUOp[0] => Mux45.IN5
ALUOp[0] => Mux46.IN5
ALUOp[0] => Mux47.IN5
ALUOp[0] => Mux48.IN5
ALUOp[0] => Mux49.IN5
ALUOp[0] => Mux50.IN5
ALUOp[0] => Mux51.IN5
ALUOp[0] => Mux52.IN5
ALUOp[0] => Mux53.IN5
ALUOp[0] => Mux54.IN5
ALUOp[0] => Mux55.IN5
ALUOp[0] => Mux56.IN5
ALUOp[0] => Mux57.IN5
ALUOp[0] => Mux58.IN5
ALUOp[0] => Mux59.IN5
ALUOp[0] => Mux60.IN5
ALUOp[0] => Mux61.IN5
ALUOp[0] => Mux62.IN5
ALUOp[0] => Mux63.IN5
ALUOp[0] => Mux64.IN2
ALUOp[1] => Mux32.IN4
ALUOp[1] => Mux33.IN4
ALUOp[1] => Mux34.IN4
ALUOp[1] => Mux35.IN4
ALUOp[1] => Mux36.IN4
ALUOp[1] => Mux37.IN4
ALUOp[1] => Mux38.IN4
ALUOp[1] => Mux39.IN4
ALUOp[1] => Mux40.IN4
ALUOp[1] => Mux41.IN4
ALUOp[1] => Mux42.IN4
ALUOp[1] => Mux43.IN4
ALUOp[1] => Mux44.IN4
ALUOp[1] => Mux45.IN4
ALUOp[1] => Mux46.IN4
ALUOp[1] => Mux47.IN4
ALUOp[1] => Mux48.IN4
ALUOp[1] => Mux49.IN4
ALUOp[1] => Mux50.IN4
ALUOp[1] => Mux51.IN4
ALUOp[1] => Mux52.IN4
ALUOp[1] => Mux53.IN4
ALUOp[1] => Mux54.IN4
ALUOp[1] => Mux55.IN4
ALUOp[1] => Mux56.IN4
ALUOp[1] => Mux57.IN4
ALUOp[1] => Mux58.IN4
ALUOp[1] => Mux59.IN4
ALUOp[1] => Mux60.IN4
ALUOp[1] => Mux61.IN4
ALUOp[1] => Mux62.IN4
ALUOp[1] => Mux63.IN4
ALUOp[1] => Mux64.IN1
ALUSrc => ~NO_FANOUT~
beq_control => branch_decision.IN1
clk => alu_result[0]~reg0.CLK
clk => alu_result[1]~reg0.CLK
clk => alu_result[2]~reg0.CLK
clk => alu_result[3]~reg0.CLK
clk => alu_result[4]~reg0.CLK
clk => alu_result[5]~reg0.CLK
clk => alu_result[6]~reg0.CLK
clk => alu_result[7]~reg0.CLK
clk => alu_result[8]~reg0.CLK
clk => alu_result[9]~reg0.CLK
clk => alu_result[10]~reg0.CLK
clk => alu_result[11]~reg0.CLK
clk => alu_result[12]~reg0.CLK
clk => alu_result[13]~reg0.CLK
clk => alu_result[14]~reg0.CLK
clk => alu_result[15]~reg0.CLK
clk => alu_result[16]~reg0.CLK
clk => alu_result[17]~reg0.CLK
clk => alu_result[18]~reg0.CLK
clk => alu_result[19]~reg0.CLK
clk => alu_result[20]~reg0.CLK
clk => alu_result[21]~reg0.CLK
clk => alu_result[22]~reg0.CLK
clk => alu_result[23]~reg0.CLK
clk => alu_result[24]~reg0.CLK
clk => alu_result[25]~reg0.CLK
clk => alu_result[26]~reg0.CLK
clk => alu_result[27]~reg0.CLK
clk => alu_result[28]~reg0.CLK
clk => alu_result[29]~reg0.CLK
clk => alu_result[30]~reg0.CLK
clk => alu_result[31]~reg0.CLK
clk => branch_addr[0]~reg0.CLK
clk => branch_addr[1]~reg0.CLK
clk => branch_addr[2]~reg0.CLK
clk => branch_addr[3]~reg0.CLK
clk => branch_addr[4]~reg0.CLK
clk => branch_addr[5]~reg0.CLK
clk => branch_addr[6]~reg0.CLK
clk => branch_addr[7]~reg0.CLK
clk => branch_addr[8]~reg0.CLK
clk => branch_addr[9]~reg0.CLK
clk => branch_addr[10]~reg0.CLK
clk => branch_addr[11]~reg0.CLK
clk => branch_addr[12]~reg0.CLK
clk => branch_addr[13]~reg0.CLK
clk => branch_addr[14]~reg0.CLK
clk => branch_addr[15]~reg0.CLK
clk => branch_addr[16]~reg0.CLK
clk => branch_addr[17]~reg0.CLK
clk => branch_addr[18]~reg0.CLK
clk => branch_addr[19]~reg0.CLK
clk => branch_addr[20]~reg0.CLK
clk => branch_addr[21]~reg0.CLK
clk => branch_addr[22]~reg0.CLK
clk => branch_addr[23]~reg0.CLK
clk => branch_addr[24]~reg0.CLK
clk => branch_addr[25]~reg0.CLK
clk => branch_addr[26]~reg0.CLK
clk => branch_addr[27]~reg0.CLK
clk => branch_addr[28]~reg0.CLK
clk => branch_addr[29]~reg0.CLK
clk => branch_addr[30]~reg0.CLK
clk => branch_addr[31]~reg0.CLK
clk => branch_decision~reg0.CLK
clk => zero_flag.CLK
alu_result[0] <= alu_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= alu_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= alu_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= alu_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= alu_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= alu_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= alu_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= alu_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= alu_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= alu_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= alu_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= alu_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= alu_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= alu_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= alu_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= alu_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[16] <= alu_result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[17] <= alu_result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[18] <= alu_result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[19] <= alu_result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[20] <= alu_result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[21] <= alu_result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[22] <= alu_result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[23] <= alu_result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[24] <= alu_result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[25] <= alu_result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[26] <= alu_result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[27] <= alu_result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[28] <= alu_result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[29] <= alu_result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[30] <= alu_result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_result[31] <= alu_result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[0] <= branch_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[1] <= branch_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[2] <= branch_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[3] <= branch_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[4] <= branch_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[5] <= branch_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[6] <= branch_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[7] <= branch_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[8] <= branch_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[9] <= branch_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[10] <= branch_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[11] <= branch_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[12] <= branch_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[13] <= branch_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[14] <= branch_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[15] <= branch_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[16] <= branch_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[17] <= branch_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[18] <= branch_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[19] <= branch_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[20] <= branch_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[21] <= branch_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[22] <= branch_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[23] <= branch_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[24] <= branch_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[25] <= branch_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[26] <= branch_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[27] <= branch_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[28] <= branch_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[29] <= branch_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[30] <= branch_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[31] <= branch_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_decision <= branch_decision~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_package|datamem:u6
address[0] => read_data[28]$latch.DATAIN
address[0] => read_data[24]$latch.DATAIN
address[0] => read_data[20]$latch.DATAIN
address[0] => read_data[16]$latch.DATAIN
address[0] => read_data[12]$latch.DATAIN
address[0] => read_data[8]$latch.DATAIN
address[0] => read_data[4]$latch.DATAIN
address[0] => read_data[0]$latch.DATAIN
address[1] => read_data[29]$latch.DATAIN
address[1] => read_data[25]$latch.DATAIN
address[1] => read_data[21]$latch.DATAIN
address[1] => read_data[17]$latch.DATAIN
address[1] => read_data[13]$latch.DATAIN
address[1] => read_data[9]$latch.DATAIN
address[1] => read_data[5]$latch.DATAIN
address[1] => read_data[1]$latch.DATAIN
address[2] => read_data[30]$latch.DATAIN
address[2] => read_data[26]$latch.DATAIN
address[2] => read_data[22]$latch.DATAIN
address[2] => read_data[18]$latch.DATAIN
address[2] => read_data[14]$latch.DATAIN
address[2] => read_data[10]$latch.DATAIN
address[2] => read_data[6]$latch.DATAIN
address[2] => read_data[2]$latch.DATAIN
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
write_data[0] => ~NO_FANOUT~
write_data[1] => ~NO_FANOUT~
write_data[2] => ~NO_FANOUT~
write_data[3] => ~NO_FANOUT~
write_data[4] => ~NO_FANOUT~
write_data[5] => ~NO_FANOUT~
write_data[6] => ~NO_FANOUT~
write_data[7] => ~NO_FANOUT~
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
memwrite => ~NO_FANOUT~
memread => read_data[30]$latch.LATCH_ENABLE
memread => read_data[29]$latch.LATCH_ENABLE
memread => read_data[28]$latch.LATCH_ENABLE
memread => read_data[26]$latch.LATCH_ENABLE
memread => read_data[25]$latch.LATCH_ENABLE
memread => read_data[24]$latch.LATCH_ENABLE
memread => read_data[22]$latch.LATCH_ENABLE
memread => read_data[21]$latch.LATCH_ENABLE
memread => read_data[20]$latch.LATCH_ENABLE
memread => read_data[18]$latch.LATCH_ENABLE
memread => read_data[17]$latch.LATCH_ENABLE
memread => read_data[16]$latch.LATCH_ENABLE
memread => read_data[14]$latch.LATCH_ENABLE
memread => read_data[13]$latch.LATCH_ENABLE
memread => read_data[12]$latch.LATCH_ENABLE
memread => read_data[10]$latch.LATCH_ENABLE
memread => read_data[9]$latch.LATCH_ENABLE
memread => read_data[8]$latch.LATCH_ENABLE
memread => read_data[6]$latch.LATCH_ENABLE
memread => read_data[5]$latch.LATCH_ENABLE
memread => read_data[4]$latch.LATCH_ENABLE
memread => read_data[2]$latch.LATCH_ENABLE
memread => read_data[1]$latch.LATCH_ENABLE
memread => read_data[0]$latch.LATCH_ENABLE
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= <GND>
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= <GND>
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= <GND>
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= <GND>
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= <GND>
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= <GND>
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= <GND>
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= <GND>


