#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 13 15:37:29 2023
# Process ID: 18728
# Current directory: E:/FPGA/my_lenet/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23832 E:\FPGA\my_lenet\project_1\project_1.xpr
# Log file: E:/FPGA/my_lenet/project_1/vivado.log
# Journal file: E:/FPGA/my_lenet/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/my_lenet/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 811.816 ; gain = 189.520
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv1
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/conv1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 13 15:46:02 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 838.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv1_tb_behav -key {Behavioral:sim_1:Functional:conv1_tb} -tclbatch {conv1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 848.496 ; gain = 10.102
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 849.738 ; gain = 1.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv1_tb_behav -key {Behavioral:sim_1:Functional:conv1_tb} -tclbatch {conv1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalStateException: cannot open system clipboard (See E:/FPGA/my_lenet/project_1/vivado_pid18728.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalStateException: cannot open system clipboard (See E:/FPGA/my_lenet/project_1/vivado_pid18728.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name gray_linebuffer -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {gray_linebuffer} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {28} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips gray_linebuffer]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'gray_linebuffer' to 'gray_linebuffer' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gray_linebuffer'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gray_linebuffer'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gray_linebuffer'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'gray_linebuffer'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gray_linebuffer'...
catch { config_ip_cache -export [get_ips -all gray_linebuffer] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci]
launch_runs -jobs 16 gray_linebuffer_synth_1
[Sat May 13 15:54:59 2023] Launched gray_linebuffer_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/gray_linebuffer_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/gray_linebuffer.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_1.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_1.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_1.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_1.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_1_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_1_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_1.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_1_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c1_w_1_rom' to 'c1_w_1_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_1.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_1.coe'
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_1_rom'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_1_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_1_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_1_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_1_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_1_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
launch_runs -jobs 16 c1_w_1_rom_synth_1
[Sat May 13 17:26:27 2023] Launched c1_w_1_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_1_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_2_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_2_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_2_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c1_w_2_rom' to 'c1_w_2_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_2_rom'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_2_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
launch_runs -jobs 16 c1_w_2_rom_synth_1
[Sat May 13 17:27:49 2023] Launched c1_w_2_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_2_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_3.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_3.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_3_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_3_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_3.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_3_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c1_w_3_rom' to 'c1_w_3_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_3.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_3.coe'
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_3_rom'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_3_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_3_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_3_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_3_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_3_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
launch_runs -jobs 16 c1_w_3_rom_synth_1
[Sat May 13 17:28:34 2023] Launched c1_w_3_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_3_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_4.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_4.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_4_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_4_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_4.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_4_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c1_w_4_rom' to 'c1_w_4_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_4.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_4.coe'
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_4_rom'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_4_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_4_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_4_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_4_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_4_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
launch_runs -jobs 16 c1_w_4_rom_synth_1
[Sat May 13 17:29:02 2023] Launched c1_w_4_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_4_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_5.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_5.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_5_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_5_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_5.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_5_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c1_w_5_rom' to 'c1_w_5_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_5.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_5.coe'
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_5_rom'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_5_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_5_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_5_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_5_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_5_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
launch_runs -jobs 16 c1_w_5_rom_synth_1
[Sat May 13 17:29:35 2023] Launched c1_w_5_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_5_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_6.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_6.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_6_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_6_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_6.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_6_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c1_w_6_rom' to 'c1_w_6_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_6.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_6.coe'
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_6_rom'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_6_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_6_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_6_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_6_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_6_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
launch_runs -jobs 16 c1_w_6_rom_synth_1
[Sat May 13 17:30:04 2023] Launched c1_w_6_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_6_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_b.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_b.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_1.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_1.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_b.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_b.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_b.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_b.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_b.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_b.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_b_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_b_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {6} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_b.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_b_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c1_b_rom' to 'c1_b_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_b.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_b.coe'
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_b_rom'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_b_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_b_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_b_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_b_rom'...
catch { config_ip_cache -export [get_ips -all c1_b_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
launch_runs -jobs 16 c1_b_rom_synth_1
[Sat May 13 17:52:43 2023] Launched c1_b_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_b_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_6_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_5_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_4_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_3_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_2_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_1_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv1_tb_behav -key {Behavioral:sim_1:Functional:conv1_tb} -tclbatch {conv1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.043 ; gain = 0.000
run 10 us
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalStateException: cannot open system clipboard (See E:/FPGA/my_lenet/project_1/vivado_pid18728.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalStateException: cannot open system clipboard (See E:/FPGA/my_lenet/project_1/vivado_pid18728.debug)
run 10 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_1.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_1.coe'
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_1.coe}] [get_ips c1_w_1_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_1.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_1.coe'
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_1_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_1_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_1_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_1_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_1_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_1_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_1_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_1_rom_synth_1

launch_runs -jobs 16 c1_w_1_rom_synth_1
[Sat May 13 18:01:48 2023] Launched c1_w_1_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_1_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe}] [get_ips c1_w_2_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_2_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_2_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_2_rom_synth_1

launch_runs -jobs 16 c1_w_2_rom_synth_1
[Sat May 13 18:02:05 2023] Launched c1_w_2_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_2_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_3.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_3.coe'
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_3.coe}] [get_ips c1_w_3_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_3.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_3.coe'
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_3_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_3_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_3_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_3_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_3_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_3_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_3_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_3_rom_synth_1

launch_runs -jobs 15 c1_w_3_rom_synth_1
[Sat May 13 18:02:24 2023] Launched c1_w_3_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_3_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_4.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_4.coe'
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_4.coe}] [get_ips c1_w_4_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_4.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_4.coe'
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_4_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_4_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_4_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_4_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_4_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_4_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_4_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_4_rom_synth_1

launch_runs -jobs 15 c1_w_4_rom_synth_1
[Sat May 13 18:02:41 2023] Launched c1_w_4_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_4_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_5.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_5.coe'
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_5.coe}] [get_ips c1_w_5_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_5.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_5.coe'
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_5_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_5_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_5_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_5_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_5_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_5_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_5_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_5_rom_synth_1

launch_runs -jobs 15 c1_w_5_rom_synth_1
[Sat May 13 18:02:55 2023] Launched c1_w_5_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_5_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_6.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_6.coe'
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_6.coe}] [get_ips c1_w_6_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_6.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_6.coe'
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_6_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_6_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_6_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_6_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_6_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_6_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_6_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_6_rom_synth_1

launch_runs -jobs 15 c1_w_6_rom_synth_1
[Sat May 13 18:03:09 2023] Launched c1_w_6_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_6_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_5.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_5.coe'
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_b_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv1_tb_behav -key {Behavioral:sim_1:Functional:conv1_tb} -tclbatch {conv1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1626.832 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.461 ; gain = 11.629
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1739.648 ; gain = 0.078
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1750.543 ; gain = 0.000
run 10 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe}] [get_ips c1_w_2_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_2_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
reset_run c1_w_2_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_2_rom_synth_1

launch_runs -jobs 15 c1_w_2_rom_synth_1
[Sat May 13 21:04:39 2023] Launched c1_w_2_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_2_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_1.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_1.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
set_property -dict [list CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe}] [get_ips c1_w_2_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_2_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c1_w_2_rom, cache-ID = 80c4f867259f617f; cache size = 1.545 MB.
catch { [ delete_ip_run [get_ips -all c1_w_2_rom] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_2_rom_synth_1

INFO: [Project 1-386] Moving file 'e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci' from fileset 'c1_w_2_rom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci'
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_6_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/c1_w_6_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_5_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/c1_w_5_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_4_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/c1_w_4_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_3_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/c1_w_3_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_1_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/c1_w_1_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_b_rom'...
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/c1_b_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv1_tb_behav -key {Behavioral:sim_1:Functional:conv1_tb} -tclbatch {conv1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1848.359 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2015.641 ; gain = 47.395
run 10 us
export_ip_user_files -of_objects  [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -reset -force -quiet
remove_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci
file delete -force e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name c1_w_2_rom -dir e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {c1_w_2_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {25} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/FPGA/my_lenet/project_1/param/c1_w_2.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips c1_w_2_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'c1_w_2_rom' to 'c1_w_2_rom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/FPGA/my_lenet/project_1/param/c1_w_2.coe' provided. It will be converted relative to IP Instance files '../../../../param/c1_w_2.coe'
generate_target {instantiation_template} [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c1_w_2_rom'...
generate_target all [get_files  e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'c1_w_2_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c1_w_2_rom'...
catch { config_ip_cache -export [get_ips -all c1_w_2_rom] }
export_ip_user_files -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci]
launch_runs -jobs 15 c1_w_2_rom_synth_1
[Sat May 13 21:09:15 2023] Launched c1_w_2_rom_synth_1...
Run output will be captured here: E:/FPGA/my_lenet/project_1/project_1.runs/c1_w_2_rom_synth_1/runme.log
export_simulation -of_objects [get_files e:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/c1_w_2_rom.xci] -directory E:/FPGA/my_lenet/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files -ipstatic_source_dir E:/FPGA/my_lenet/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado2018/vivado_lib} {questa=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/FPGA/my_lenet/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv1_tb_behav -key {Behavioral:sim_1:Functional:conv1_tb} -tclbatch {conv1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.371 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.371 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv1_tb_behav -key {Behavioral:sim_1:Functional:conv1_tb} -tclbatch {conv1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.371 ; gain = 0.000
run 10 us
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.371 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "conv1_tb_behav -key {Behavioral:sim_1:Functional:conv1_tb} -tclbatch {conv1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source conv1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
INFO: [USF-XSim-96] XSim completed. Design snapshot 'conv1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.371 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/conv1_tb/U0_conv1}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/gray_linebuffer/sim/gray_linebuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_linebuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_6_rom/sim/c1_w_6_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_6_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_5_rom/sim/c1_w_5_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_5_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_4_rom/sim/c1_w_4_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_4_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_3_rom/sim/c1_w_3_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_3_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_2_rom/sim/c1_w_2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_w_1_rom/sim/c1_w_1_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_w_1_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/ip/c1_b_rom/sim/c1_b_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c1_b_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.gray_linebuffer
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_b_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_1_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_2_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_3_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_4_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_5_rom
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.c1_w_6_rom
Compiling module xil_defaultlib.conv1_default
Compiling module xil_defaultlib.conv1_tb
WARNING: [XSIM 43-3373] "E:/FPGA/my_lenet/project_1/project_1.srcs/sim_1/new/conv1_tb.v" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.371 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado2018/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'conv1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_b_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_1_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_2_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_3_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_4_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_5_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6.coe'
INFO: [SIM-utils-43] Exported 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim/c1_w_6_rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj conv1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FPGA/my_lenet/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e29d772b466448f9a3ad5959f080ffff --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv1_tb_behav xil_defaultlib.conv1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [E:/FPGA/my_lenet/project_1/project_1.srcs/sources_1/new/conv1.v:143]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module conv1_tb.U0_conv1.genblk3[0].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[1].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[2].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[3].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module conv1_tb.U0_conv1.genblk3[4].gray_linebuffer_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_b_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_1_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_2_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_3_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_4_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_5_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module conv1_tb.U0_conv1.c1_w_6_U.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 6 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 7 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 19 is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1a is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
blk_mem_gen_v8_4_2 WARNING: Address 1b is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2169.371 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 13 22:02:49 2023...
