Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Mar 31 20:25:20 2017
| Host         : Simon-ThinkPad running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab_2_top_timing_summary_routed.rpt -rpx lab_2_top_timing_summary_routed.rpx
| Design       : lab_2_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.449        0.000                      0                  308        0.122        0.000                      0                  308        4.020        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.449        0.000                      0                  308        0.122        0.000                      0                  308        4.020        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/bus_out_reg[data][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 1.037ns (16.280%)  route 5.333ns (83.720%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.726     3.034    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X3Y40          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/Q
                         net (fo=6, routed)           1.121     4.611    zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg_n_0_[5]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.735 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[5]_INST_0/O
                         net (fo=3, routed)           1.041     5.777    i_gpio/usr_addr[5]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  i_gpio/data_out_0_reg[7]_i_5/O
                         net (fo=20, routed)          3.170     9.071    i_gpio/data_out_0_reg[7]_i_5_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.124     9.195 r  i_gpio/bus_out[data][4]_i_2/O
                         net (fo=1, routed)           0.000     9.195    i_gpio/bus_out[data][4]_i_2_n_0
    SLICE_X42Y36         MUXF7 (Prop_muxf7_I0_O)      0.209     9.404 r  i_gpio/bus_out_reg[data][4]_i_1/O
                         net (fo=1, routed)           0.000     9.404    i_gpio/bus_out[data][4]
    SLICE_X42Y36         FDRE                                         r  i_gpio/bus_out_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.571    12.763    i_gpio/fclk0
    SLICE_X42Y36         FDRE                                         r  i_gpio/bus_out_reg[data][4]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.113    12.852    i_gpio/bus_out_reg[data][4]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/bus_out_reg[data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.042ns (16.710%)  route 5.194ns (83.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.726     3.034    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X3Y40          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/Q
                         net (fo=6, routed)           1.121     4.611    zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg_n_0_[5]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.735 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[5]_INST_0/O
                         net (fo=3, routed)           1.041     5.777    i_gpio/usr_addr[5]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  i_gpio/data_out_0_reg[7]_i_5/O
                         net (fo=20, routed)          3.031     8.932    i_gpio/data_out_0_reg[7]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.056 r  i_gpio/bus_out[data][5]_i_3/O
                         net (fo=1, routed)           0.000     9.056    i_gpio/bus_out[data][5]_i_3_n_0
    SLICE_X42Y37         MUXF7 (Prop_muxf7_I1_O)      0.214     9.270 r  i_gpio/bus_out_reg[data][5]_i_1/O
                         net (fo=1, routed)           0.000     9.270    i_gpio/bus_out[data][5]
    SLICE_X42Y37         FDRE                                         r  i_gpio/bus_out_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.572    12.764    i_gpio/fclk0
    SLICE_X42Y37         FDRE                                         r  i_gpio/bus_out_reg[data][5]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.113    12.853    i_gpio/bus_out_reg[data][5]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/out_enb_0_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.021ns (17.441%)  route 4.833ns (82.559%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 12.768 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.723     3.031    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X0Y43          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.478     3.509 r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/Q
                         net (fo=16, routed)          0.838     4.347    zynq_top_i/axi_slave_if_0/U0/usr_rden
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.295     4.642 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[2]_INST_0/O
                         net (fo=3, routed)           1.100     5.742    i_gpio/usr_addr[2]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.866 r  i_gpio/data_out_0_reg[7]_i_3/O
                         net (fo=20, routed)          2.261     8.127    i_gpio/data_out_0_reg[7]_i_3_n_0
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.124     8.251 r  i_gpio/out_enb_0_reg[7]_i_1/O
                         net (fo=8, routed)           0.634     8.885    i_gpio/out_enb_0_reg
    SLICE_X40Y43         FDPE                                         r  i_gpio/out_enb_0_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.576    12.768    i_gpio/fclk0
    SLICE_X40Y43         FDPE                                         r  i_gpio/out_enb_0_reg_reg[0]/C
                         clock pessimism              0.130    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X40Y43         FDPE (Setup_fdpe_C_CE)      -0.205    12.539    i_gpio/out_enb_0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/data_out_1_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.021ns (17.571%)  route 4.790ns (82.429%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.723     3.031    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X0Y43          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.478     3.509 r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/Q
                         net (fo=16, routed)          0.838     4.347    zynq_top_i/axi_slave_if_0/U0/usr_rden
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.295     4.642 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[2]_INST_0/O
                         net (fo=3, routed)           1.100     5.742    i_gpio/usr_addr[2]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.866 r  i_gpio/data_out_0_reg[7]_i_3/O
                         net (fo=20, routed)          2.341     8.207    i_gpio/data_out_0_reg[7]_i_3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     8.331 r  i_gpio/data_out_1_reg[7]_i_1/O
                         net (fo=8, routed)           0.511     8.842    i_gpio/data_out_1_reg
    SLICE_X43Y39         FDCE                                         r  i_gpio/data_out_1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.574    12.766    i_gpio/fclk0
    SLICE_X43Y39         FDCE                                         r  i_gpio/data_out_1_reg_reg[4]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X43Y39         FDCE (Setup_fdce_C_CE)      -0.205    12.537    i_gpio/data_out_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/data_out_1_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.021ns (17.571%)  route 4.790ns (82.429%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.723     3.031    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X0Y43          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.478     3.509 r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/Q
                         net (fo=16, routed)          0.838     4.347    zynq_top_i/axi_slave_if_0/U0/usr_rden
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.295     4.642 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[2]_INST_0/O
                         net (fo=3, routed)           1.100     5.742    i_gpio/usr_addr[2]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.866 r  i_gpio/data_out_0_reg[7]_i_3/O
                         net (fo=20, routed)          2.341     8.207    i_gpio/data_out_0_reg[7]_i_3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     8.331 r  i_gpio/data_out_1_reg[7]_i_1/O
                         net (fo=8, routed)           0.511     8.842    i_gpio/data_out_1_reg
    SLICE_X43Y39         FDCE                                         r  i_gpio/data_out_1_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.574    12.766    i_gpio/fclk0
    SLICE_X43Y39         FDCE                                         r  i_gpio/data_out_1_reg_reg[5]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X43Y39         FDCE (Setup_fdce_C_CE)      -0.205    12.537    i_gpio/data_out_1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/data_out_1_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.021ns (17.571%)  route 4.790ns (82.429%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.723     3.031    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X0Y43          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.478     3.509 r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/Q
                         net (fo=16, routed)          0.838     4.347    zynq_top_i/axi_slave_if_0/U0/usr_rden
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.295     4.642 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[2]_INST_0/O
                         net (fo=3, routed)           1.100     5.742    i_gpio/usr_addr[2]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.866 r  i_gpio/data_out_0_reg[7]_i_3/O
                         net (fo=20, routed)          2.341     8.207    i_gpio/data_out_0_reg[7]_i_3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I2_O)        0.124     8.331 r  i_gpio/data_out_1_reg[7]_i_1/O
                         net (fo=8, routed)           0.511     8.842    i_gpio/data_out_1_reg
    SLICE_X43Y39         FDCE                                         r  i_gpio/data_out_1_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.574    12.766    i_gpio/fclk0
    SLICE_X43Y39         FDCE                                         r  i_gpio/data_out_1_reg_reg[6]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X43Y39         FDCE (Setup_fdce_C_CE)      -0.205    12.537    i_gpio/data_out_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/out_enb_1_reg_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.828ns (14.272%)  route 4.973ns (85.728%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.726     3.034    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X3Y40          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/Q
                         net (fo=6, routed)           1.121     4.611    zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg_n_0_[5]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.735 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[5]_INST_0/O
                         net (fo=3, routed)           1.041     5.777    i_gpio/usr_addr[5]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  i_gpio/data_out_0_reg[7]_i_5/O
                         net (fo=20, routed)          2.127     8.028    i_gpio/data_out_0_reg[7]_i_5_n_0
    SLICE_X40Y40         LUT4 (Prop_lut4_I1_O)        0.124     8.152 r  i_gpio/out_enb_1_reg[7]_i_1/O
                         net (fo=8, routed)           0.683     8.835    i_gpio/out_enb_1_reg
    SLICE_X41Y37         FDPE                                         r  i_gpio/out_enb_1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.572    12.764    i_gpio/fclk0
    SLICE_X41Y37         FDPE                                         r  i_gpio/out_enb_1_reg_reg[4]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y37         FDPE (Setup_fdpe_C_CE)      -0.205    12.535    i_gpio/out_enb_1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/out_enb_1_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.828ns (14.272%)  route 4.973ns (85.728%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.726     3.034    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X3Y40          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/Q
                         net (fo=6, routed)           1.121     4.611    zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg_n_0_[5]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.735 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[5]_INST_0/O
                         net (fo=3, routed)           1.041     5.777    i_gpio/usr_addr[5]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  i_gpio/data_out_0_reg[7]_i_5/O
                         net (fo=20, routed)          2.127     8.028    i_gpio/data_out_0_reg[7]_i_5_n_0
    SLICE_X40Y40         LUT4 (Prop_lut4_I1_O)        0.124     8.152 r  i_gpio/out_enb_1_reg[7]_i_1/O
                         net (fo=8, routed)           0.683     8.835    i_gpio/out_enb_1_reg
    SLICE_X41Y37         FDPE                                         r  i_gpio/out_enb_1_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.572    12.764    i_gpio/fclk0
    SLICE_X41Y37         FDPE                                         r  i_gpio/out_enb_1_reg_reg[6]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y37         FDPE (Setup_fdpe_C_CE)      -0.205    12.535    i_gpio/out_enb_1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/out_enb_1_reg_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.828ns (14.272%)  route 4.973ns (85.728%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.726     3.034    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X3Y40          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg[5]/Q
                         net (fo=6, routed)           1.121     4.611    zynq_top_i/axi_slave_if_0/U0/axi_araddr_reg_n_0_[5]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.124     4.735 f  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[5]_INST_0/O
                         net (fo=3, routed)           1.041     5.777    i_gpio/usr_addr[5]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.901 r  i_gpio/data_out_0_reg[7]_i_5/O
                         net (fo=20, routed)          2.127     8.028    i_gpio/data_out_0_reg[7]_i_5_n_0
    SLICE_X40Y40         LUT4 (Prop_lut4_I1_O)        0.124     8.152 r  i_gpio/out_enb_1_reg[7]_i_1/O
                         net (fo=8, routed)           0.683     8.835    i_gpio/out_enb_1_reg
    SLICE_X41Y37         FDPE                                         r  i_gpio/out_enb_1_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.572    12.764    i_gpio/fclk0
    SLICE_X41Y37         FDPE                                         r  i_gpio/out_enb_1_reg_reg[7]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y37         FDPE (Setup_fdpe_C_CE)      -0.205    12.535    i_gpio/out_enb_1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/data_out_0_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.021ns (17.612%)  route 4.776ns (82.388%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.723     3.031    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X0Y43          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.478     3.509 r  zynq_top_i/axi_slave_if_0/U0/axi_arv_arr_flag_reg/Q
                         net (fo=16, routed)          0.838     4.347    zynq_top_i/axi_slave_if_0/U0/usr_rden
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.295     4.642 r  zynq_top_i/axi_slave_if_0/U0/usr_axi_addr[2]_INST_0/O
                         net (fo=3, routed)           1.100     5.742    i_gpio/usr_addr[2]
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.866 f  i_gpio/data_out_0_reg[7]_i_3/O
                         net (fo=20, routed)          2.201     8.067    i_gpio/data_out_0_reg[7]_i_3_n_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.124     8.191 r  i_gpio/data_out_0_reg[7]_i_1/O
                         net (fo=8, routed)           0.637     8.828    i_gpio/data_out_0_reg
    SLICE_X40Y40         FDCE                                         r  i_gpio/data_out_0_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         1.574    12.766    i_gpio/fclk0
    SLICE_X40Y40         FDCE                                         r  i_gpio/data_out_0_reg_reg[1]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X40Y40         FDCE (Setup_fdce_C_CE)      -0.205    12.537    i_gpio/data_out_0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  3.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.583     0.924    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.120    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.851     1.221    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.924    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.075     0.999    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zynq_top_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.585     0.926    zynq_top_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X4Y44          FDSE                                         r  zynq_top_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDSE (Prop_fdse_C_Q)         0.164     1.090 f  zynq_top_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.082     1.172    zynq_top_i/rst_ps7_0_100M/U0/SEQ/bsr
    SLICE_X5Y44          LUT1 (Prop_lut1_I0_O)        0.045     1.217 r  zynq_top_i/rst_ps7_0_100M/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.217    zynq_top_i/rst_ps7_0_100M/U0/SEQ_n_3
    SLICE_X5Y44          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.853     1.223    zynq_top_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y44          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                         clock pessimism             -0.284     0.939    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.091     1.030    zynq_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.226ns (76.920%)  route 0.068ns (23.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.583     0.924    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068     1.119    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I3_O)        0.098     1.217 r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.217    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.851     1.221    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.297     0.924    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092     1.016    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_awv_awr_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_top_i/axi_slave_if_0/U0/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.520%)  route 0.175ns (48.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.585     0.926    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X5Y46          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_awv_awr_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zynq_top_i/axi_slave_if_0/U0/axi_awv_awr_flag_reg/Q
                         net (fo=16, routed)          0.175     1.242    zynq_top_i/axi_slave_if_0/U0/axi_awv_awr_flag
    SLICE_X0Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.287 r  zynq_top_i/axi_slave_if_0/U0/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.287    zynq_top_i/axi_slave_if_0/U0/axi_bvalid_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.851     1.221    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X0Y46          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_bvalid_reg/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.120     1.079    zynq_top_i/axi_slave_if_0/U0/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.213ns (64.258%)  route 0.118ns (35.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.582     0.923    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X0Y41          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr_reg[0]/Q
                         net (fo=10, routed)          0.118     1.205    zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr_reg__0[0]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.049     1.254 r  zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.254    zynq_top_i/axi_slave_if_0/U0/plusOp[4]
    SLICE_X1Y41          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.850     1.220    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X1Y41          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr_reg[4]/C
                         clock pessimism             -0.284     0.936    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.104     1.040    zynq_top_i/axi_slave_if_0/U0/axi_arlen_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_gpio/data_out_0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/bus_out_reg[data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.248ns (67.738%)  route 0.118ns (32.262%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.591     0.932    i_gpio/fclk0
    SLICE_X40Y40         FDCE                                         r  i_gpio/data_out_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  i_gpio/data_out_0_reg_reg[1]/Q
                         net (fo=2, routed)           0.118     1.191    i_gpio/Q[1]
    SLICE_X42Y40         LUT5 (Prop_lut5_I1_O)        0.045     1.236 r  i_gpio/bus_out[data][1]_i_2/O
                         net (fo=1, routed)           0.000     1.236    i_gpio/bus_out[data][1]_i_2_n_0
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     1.298 r  i_gpio/bus_out_reg[data][1]_i_1/O
                         net (fo=1, routed)           0.000     1.298    i_gpio/bus_out[data][1]
    SLICE_X42Y40         FDRE                                         r  i_gpio/bus_out_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.860     1.230    i_gpio/fclk0
    SLICE_X42Y40         FDRE                                         r  i_gpio/bus_out_reg[data][1]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.134     1.082    i_gpio/bus_out_reg[data][1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_gpio/out_enb_0_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_gpio/bus_out_reg[data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.259ns (70.695%)  route 0.107ns (29.305%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.591     0.932    i_gpio/fclk0
    SLICE_X40Y41         FDPE                                         r  i_gpio/out_enb_0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  i_gpio/out_enb_0_reg_reg[3]/Q
                         net (fo=2, routed)           0.107     1.180    i_gpio/gpio_0_TRI[3]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.225 r  i_gpio/bus_out[data][3]_i_2/O
                         net (fo=1, routed)           0.000     1.225    i_gpio/bus_out[data][3]_i_2_n_0
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I0_O)      0.073     1.298 r  i_gpio/bus_out_reg[data][3]_i_1/O
                         net (fo=1, routed)           0.000     1.298    i_gpio/bus_out[data][3]
    SLICE_X42Y40         FDRE                                         r  i_gpio/bus_out_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.860     1.230    i_gpio/fclk0
    SLICE_X42Y40         FDRE                                         r  i_gpio/bus_out_reg[data][3]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.134     1.082    i_gpio/bus_out_reg[data][3]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 zynq_top_i/axi_slave_if_0/U0/axi_awv_awr_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.856%)  route 0.173ns (48.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.585     0.926    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X5Y46          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_awv_awr_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zynq_top_i/axi_slave_if_0/U0/axi_awv_awr_flag_reg/Q
                         net (fo=16, routed)          0.173     1.239    zynq_top_i/axi_slave_if_0/U0/axi_awv_awr_flag
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     1.284 r  zynq_top_i/axi_slave_if_0/U0/axi_awaddr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.284    zynq_top_i/axi_slave_if_0/U0/p_2_in[0]
    SLICE_X4Y45          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.853     1.223    zynq_top_i/axi_slave_if_0/U0/S_AXI_ACLK
    SLICE_X4Y45          FDRE                                         r  zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[0]/C
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.121     1.063    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.765%)  route 0.136ns (42.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.581     0.922    zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.136     1.198    zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.243 r  zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.243    zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X1Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.849     1.219    zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.092     1.013    zynq_top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.583     0.924    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.171    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=139, routed)         0.851     1.221    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y38          FDRE                                         r  zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.297     0.924    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.017     0.941    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  zynq_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X41Y42   i_gpio/data_out_1_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y42   i_gpio/data_out_1_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X41Y42   i_gpio/data_out_1_reg_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y39   i_gpio/data_out_1_reg_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y39   i_gpio/data_out_1_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X43Y39   i_gpio/data_out_1_reg_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X41Y40   i_gpio/data_out_1_reg_reg[7]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y43   i_gpio/out_enb_0_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y39   i_gpio/out_enb_0_reg_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y45    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y45    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y45    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y45    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y46    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[11]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y46    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y45    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y45    zynq_top_i/axi_slave_if_0/U0/axi_awaddr_reg[12]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y39    zynq_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y39   i_gpio/data_out_1_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y39   i_gpio/data_out_1_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X43Y39   i_gpio/data_out_1_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X41Y40   i_gpio/data_out_1_reg_reg[7]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X40Y39   i_gpio/out_enb_0_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X40Y37   i_gpio/out_enb_0_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X40Y39   i_gpio/out_enb_0_reg_reg[5]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X40Y37   i_gpio/out_enb_0_reg_reg[6]/C



