==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'layer.cpp' ... 
@I [HLS-10] Analyzing design file 'mlp.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'mlp_xcel' into 'dut' (mlp.cpp:38) automatically.
@I [XFORM-102] Automatically partitioning small array 'fc3_bias' completely based on array size.
@I [XFORM-101] Partitioning array 'fc3_bias' in dimension 1 completely.
@I [XFORM-602] Inlining function 'dense_mlp.2' into 'mlp_xcel' (mlp.cpp:118) automatically.
@I [XFORM-602] Inlining function 'dense_mlp.1' into 'mlp_xcel' (mlp.cpp:120) automatically.
@I [XFORM-602] Inlining function 'dense_mlp' into 'mlp_xcel' (mlp.cpp:121) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (layer.cpp:159:14) to (layer.cpp:158:36) in function 'conv1'... converting 4 basic blocks.
@I [XFORM-11] Balancing expressions in function 'conv1' (layer.cpp:133)...3 expression(s) balanced.
@I [HLS-111] Elapsed time: 5.07 seconds; current memory usage: 110 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 111 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 111 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 112 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 112 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_mlp_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 113 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_mlp_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 114 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 114 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 114 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_conv1'.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 115 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_max_pool'.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 117 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_mlp_xcel' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_mlp_xcel'.
@I [HLS-111] Elapsed time: 0.3 seconds; current memory usage: 129 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 0.28 seconds; current memory usage: 132 MB.
@I [RTMG-279] Implementing memory 'dut_conv1_conv1_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_conv1_conv2_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc1_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc1_bias_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc2_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc2_bias_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_mlp_xcel_fc3_weight_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'dut_mlp_xcel_mem_conv1_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_mlp_xcel_mem_conv2_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [HLS-10] Opening and resetting project '/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_8_20.prj'.
@I [HLS-10] Adding design file 'mlp.cpp' to the project
@I [HLS-10] Adding test bench file 'mlp_test.cpp' to the project
@I [HLS-10] Adding design file 'layer.cpp' to the project
@I [HLS-10] Adding test bench file 'data2' to the project
@I [HLS-10] Adding test bench file 'test_data2' to the project
@I [HLS-10] Opening and resetting solution '/home/qs73/ece5775/b_qi2/ECE5775_Final_Proj/lab4_modified/ecelinux/fixed_32_8_20.prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
