INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:53:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.180ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.355ns period=6.710ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.355ns period=6.710ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.710ns  (clk rise@6.710ns - clk rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.936ns (29.626%)  route 4.599ns (70.374%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.193 - 6.710 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2020, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y199        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y199        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg/Q
                         net (fo=22, routed)          0.543     1.305    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q
    SLICE_X22Y201        LUT5 (Prop_lut5_I0_O)        0.043     1.348 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_5/O
                         net (fo=1, routed)           0.000     1.348    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_5_n_0
    SLICE_X22Y201        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     1.521 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.521    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X22Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.571 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.571    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X22Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.621 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.621    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X22Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.723 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[0]
                         net (fo=9, routed)           0.291     2.014    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_7
    SLICE_X23Y203        LUT3 (Prop_lut3_I0_O)        0.119     2.133 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.576     2.709    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8_n_0
    SLICE_X21Y211        LUT6 (Prop_lut6_I2_O)        0.043     2.752 r  lsq1/handshake_lsq_lsq1_core/dataReg[16]_i_2/O
                         net (fo=2, routed)           0.314     3.066    lsq1/handshake_lsq_lsq1_core/dataReg[16]_i_2_n_0
    SLICE_X20Y210        LUT6 (Prop_lut6_I2_O)        0.043     3.109 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_15/O
                         net (fo=5, routed)           0.428     3.537    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_15_n_0
    SLICE_X20Y209        LUT4 (Prop_lut4_I0_O)        0.043     3.580 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.226     3.806    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X20Y209        LUT5 (Prop_lut5_I4_O)        0.043     3.849 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.397     4.246    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X21Y210        LUT5 (Prop_lut5_I2_O)        0.043     4.289 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.247     4.536    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X18Y210        LUT3 (Prop_lut3_I0_O)        0.043     4.579 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.579    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X18Y210        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.752 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.752    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y211        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.874 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.418     5.291    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X19Y210        LUT2 (Prop_lut2_I0_O)        0.137     5.428 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.428    addf0/operator/p_1_in[1]
    SLICE_X19Y210        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.249     5.677 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.306     5.983    addf0/operator/RightShifterComponent/O[2]
    SLICE_X19Y212        LUT4 (Prop_lut4_I3_O)        0.120     6.103 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.201     6.304    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X18Y212        LUT5 (Prop_lut5_I0_O)        0.043     6.347 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.351     6.698    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X19Y212        LUT3 (Prop_lut3_I1_O)        0.043     6.741 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.302     7.043    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X17Y213        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.710     6.710 r  
                                                      0.000     6.710 r  clk (IN)
                         net (fo=2020, unset)         0.483     7.193    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y213        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[23]/C
                         clock pessimism              0.000     7.193    
                         clock uncertainty           -0.035     7.157    
    SLICE_X17Y213        FDRE (Setup_fdre_C_R)       -0.295     6.862    addf0/operator/RightShifterComponent/level4_c1_reg[23]
  -------------------------------------------------------------------
                         required time                          6.862    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                 -0.180    




