
Embedded_OS_Lab3_P76091307.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08005658  08005658  00015658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005704  08005704  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005704  08005704  00015704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800570c  0800570c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800570c  0800570c  0001570c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005710  08005710  00015710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005714  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e50  20000074  08005788  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012ec4  08005788  00022ec4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012021  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002929  00000000  00000000  000320c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001030  00000000  00000000  000349f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ef8  00000000  00000000  00035a20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021998  00000000  00000000  00036918  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000caa6  00000000  00000000  000582b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d024e  00000000  00000000  00064d56  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00134fa4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046b0  00000000  00000000  00135020  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005640 	.word	0x08005640

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08005640 	.word	0x08005640

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000586:	f000 faa9 	bl	8000adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f815 	bl	80005b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 f89b 	bl	80006c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000592:	f000 f86f 	bl	8000674 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //xTaskCreate(green_blink,"green_blink",130,NULL,1,NULL);
  //xTaskCreate(red_blink,"red_blink",130,NULL,1,NULL);
  //xTaskCreate(delay_task,"delay_task",130,NULL,14,NULL);
  xTaskCreate(TaskMonitor_App,"TaskMonitor",130,NULL,2,NULL);
 8000596:	2300      	movs	r3, #0
 8000598:	9301      	str	r3, [sp, #4]
 800059a:	2302      	movs	r3, #2
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	2300      	movs	r3, #0
 80005a0:	2282      	movs	r2, #130	; 0x82
 80005a2:	4903      	ldr	r1, [pc, #12]	; (80005b0 <main+0x30>)
 80005a4:	4803      	ldr	r0, [pc, #12]	; (80005b4 <main+0x34>)
 80005a6:	f002 fe19 	bl	80031dc <xTaskCreate>
  vTaskStartScheduler();
 80005aa:	f002 ff89 	bl	80034c0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ae:	e7fe      	b.n	80005ae <main+0x2e>
 80005b0:	08005658 	.word	0x08005658
 80005b4:	08000751 	.word	0x08000751

080005b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b094      	sub	sp, #80	; 0x50
 80005bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005be:	f107 0320 	add.w	r3, r7, #32
 80005c2:	2230      	movs	r2, #48	; 0x30
 80005c4:	2100      	movs	r1, #0
 80005c6:	4618      	mov	r0, r3
 80005c8:	f004 fbf7 	bl	8004dba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005cc:	f107 030c 	add.w	r3, r7, #12
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	605a      	str	r2, [r3, #4]
 80005d6:	609a      	str	r2, [r3, #8]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005dc:	2300      	movs	r3, #0
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	4b22      	ldr	r3, [pc, #136]	; (800066c <SystemClock_Config+0xb4>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005e4:	4a21      	ldr	r2, [pc, #132]	; (800066c <SystemClock_Config+0xb4>)
 80005e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ea:	6413      	str	r3, [r2, #64]	; 0x40
 80005ec:	4b1f      	ldr	r3, [pc, #124]	; (800066c <SystemClock_Config+0xb4>)
 80005ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005f8:	2300      	movs	r3, #0
 80005fa:	607b      	str	r3, [r7, #4]
 80005fc:	4b1c      	ldr	r3, [pc, #112]	; (8000670 <SystemClock_Config+0xb8>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a1b      	ldr	r2, [pc, #108]	; (8000670 <SystemClock_Config+0xb8>)
 8000602:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000606:	6013      	str	r3, [r2, #0]
 8000608:	4b19      	ldr	r3, [pc, #100]	; (8000670 <SystemClock_Config+0xb8>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000614:	2302      	movs	r3, #2
 8000616:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000618:	2301      	movs	r3, #1
 800061a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800061c:	2310      	movs	r3, #16
 800061e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000620:	2300      	movs	r3, #0
 8000622:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 0320 	add.w	r3, r7, #32
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fd2f 	bl	800108c <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000634:	f000 f8f0 	bl	8000818 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800063c:	2300      	movs	r3, #0
 800063e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800064c:	f107 030c 	add.w	r3, r7, #12
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f000 ff8a 	bl	800156c <HAL_RCC_ClockConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800065e:	f000 f8db 	bl	8000818 <Error_Handler>
  }
}
 8000662:	bf00      	nop
 8000664:	3750      	adds	r7, #80	; 0x50
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	40023800 	.word	0x40023800
 8000670:	40007000 	.word	0x40007000

08000674 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800067a:	4a12      	ldr	r2, [pc, #72]	; (80006c4 <MX_USART2_UART_Init+0x50>)
 800067c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000684:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800068e:	2200      	movs	r2, #0
 8000690:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800069a:	220c      	movs	r2, #12
 800069c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006aa:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006ac:	f001 fb9a 	bl	8001de4 <HAL_UART_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006b6:	f000 f8af 	bl	8000818 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20012dfc 	.word	0x20012dfc
 80006c4:	40004400 	.word	0x40004400

080006c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ce:	f107 030c 	add.w	r3, r7, #12
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	4b19      	ldr	r3, [pc, #100]	; (8000748 <MX_GPIO_Init+0x80>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	4a18      	ldr	r2, [pc, #96]	; (8000748 <MX_GPIO_Init+0x80>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6313      	str	r3, [r2, #48]	; 0x30
 80006ee:	4b16      	ldr	r3, [pc, #88]	; (8000748 <MX_GPIO_Init+0x80>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	4b12      	ldr	r3, [pc, #72]	; (8000748 <MX_GPIO_Init+0x80>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	4a11      	ldr	r2, [pc, #68]	; (8000748 <MX_GPIO_Init+0x80>)
 8000704:	f043 0308 	orr.w	r3, r3, #8
 8000708:	6313      	str	r3, [r2, #48]	; 0x30
 800070a:	4b0f      	ldr	r3, [pc, #60]	; (8000748 <MX_GPIO_Init+0x80>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	f003 0308 	and.w	r3, r3, #8
 8000712:	607b      	str	r3, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Green_LED_Pin|Red_LED_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 800071c:	480b      	ldr	r0, [pc, #44]	; (800074c <MX_GPIO_Init+0x84>)
 800071e:	f000 fc9b 	bl	8001058 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Green_LED_Pin Red_LED_Pin */
  GPIO_InitStruct.Pin = Green_LED_Pin|Red_LED_Pin;
 8000722:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8000726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000728:	2301      	movs	r3, #1
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000730:	2300      	movs	r3, #0
 8000732:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000734:	f107 030c 	add.w	r3, r7, #12
 8000738:	4619      	mov	r1, r3
 800073a:	4804      	ldr	r0, [pc, #16]	; (800074c <MX_GPIO_Init+0x84>)
 800073c:	f000 faf2 	bl	8000d24 <HAL_GPIO_Init>

}
 8000740:	bf00      	nop
 8000742:	3720      	adds	r7, #32
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	40023800 	.word	0x40023800
 800074c:	40020c00 	.word	0x40020c00

08000750 <TaskMonitor_App>:
void delay_task(){
	while(1){
		vTaskDelay(15000);
	}
}
void TaskMonitor_App(void *pvParameters){
 8000750:	b580      	push	{r7, lr}
 8000752:	b08e      	sub	sp, #56	; 0x38
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
	uint32_t Monitortimer = 200;
 8000758:	23c8      	movs	r3, #200	; 0xc8
 800075a:	637b      	str	r3, [r7, #52]	; 0x34
	char MonitorTset[20];
	char num[15];
	int i = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	633b      	str	r3, [r7, #48]	; 0x30
	while(1){
		memset(MonitorTset,'\0',sizeof(MonitorTset));
 8000760:	f107 031c 	add.w	r3, r7, #28
 8000764:	2214      	movs	r2, #20
 8000766:	2100      	movs	r1, #0
 8000768:	4618      	mov	r0, r3
 800076a:	f004 fb26 	bl	8004dba <memset>
		memset(num,'\0',sizeof(num));
 800076e:	f107 030c 	add.w	r3, r7, #12
 8000772:	220f      	movs	r2, #15
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f004 fb1f 	bl	8004dba <memset>
		itoa(i,num,10);
 800077c:	f107 030c 	add.w	r3, r7, #12
 8000780:	220a      	movs	r2, #10
 8000782:	4619      	mov	r1, r3
 8000784:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000786:	f004 fb0b 	bl	8004da0 <itoa>
		strcat(num," ");
 800078a:	f107 030c 	add.w	r3, r7, #12
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff fd1e 	bl	80001d0 <strlen>
 8000794:	4603      	mov	r3, r0
 8000796:	461a      	mov	r2, r3
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	4413      	add	r3, r2
 800079e:	4912      	ldr	r1, [pc, #72]	; (80007e8 <TaskMonitor_App+0x98>)
 80007a0:	461a      	mov	r2, r3
 80007a2:	460b      	mov	r3, r1
 80007a4:	881b      	ldrh	r3, [r3, #0]
 80007a6:	8013      	strh	r3, [r2, #0]
		sprintf(MonitorTset,"The point is %s\n\r",num);
 80007a8:	f107 020c 	add.w	r2, r7, #12
 80007ac:	f107 031c 	add.w	r3, r7, #28
 80007b0:	490e      	ldr	r1, [pc, #56]	; (80007ec <TaskMonitor_App+0x9c>)
 80007b2:	4618      	mov	r0, r3
 80007b4:	f004 fb0a 	bl	8004dcc <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t *)MonitorTset,strlen(MonitorTset),0xffff);
 80007b8:	f107 031c 	add.w	r3, r7, #28
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff fd07 	bl	80001d0 <strlen>
 80007c2:	4603      	mov	r3, r0
 80007c4:	b29a      	uxth	r2, r3
 80007c6:	f107 011c 	add.w	r1, r7, #28
 80007ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007ce:	4808      	ldr	r0, [pc, #32]	; (80007f0 <TaskMonitor_App+0xa0>)
 80007d0:	f001 fb55 	bl	8001e7e <HAL_UART_Transmit>
		vTaskDelay(Monitortimer);
 80007d4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80007d6:	f002 fe3f 	bl	8003458 <vTaskDelay>
		Monitortimer += 1;
 80007da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007dc:	3301      	adds	r3, #1
 80007de:	637b      	str	r3, [r7, #52]	; 0x34
		i += 1;
 80007e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007e2:	3301      	adds	r3, #1
 80007e4:	633b      	str	r3, [r7, #48]	; 0x30
	while(1){
 80007e6:	e7bb      	b.n	8000760 <TaskMonitor_App+0x10>
 80007e8:	08005664 	.word	0x08005664
 80007ec:	08005668 	.word	0x08005668
 80007f0:	20012dfc 	.word	0x20012dfc

080007f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a04      	ldr	r2, [pc, #16]	; (8000814 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d101      	bne.n	800080a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000806:	f000 f98b 	bl	8000b20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40001400 	.word	0x40001400

08000818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800081c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800081e:	e7fe      	b.n	800081e <Error_Handler+0x6>

08000820 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	607b      	str	r3, [r7, #4]
 800082a:	4b10      	ldr	r3, [pc, #64]	; (800086c <HAL_MspInit+0x4c>)
 800082c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800082e:	4a0f      	ldr	r2, [pc, #60]	; (800086c <HAL_MspInit+0x4c>)
 8000830:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000834:	6453      	str	r3, [r2, #68]	; 0x44
 8000836:	4b0d      	ldr	r3, [pc, #52]	; (800086c <HAL_MspInit+0x4c>)
 8000838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800083a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	603b      	str	r3, [r7, #0]
 8000846:	4b09      	ldr	r3, [pc, #36]	; (800086c <HAL_MspInit+0x4c>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084a:	4a08      	ldr	r2, [pc, #32]	; (800086c <HAL_MspInit+0x4c>)
 800084c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000850:	6413      	str	r3, [r2, #64]	; 0x40
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <HAL_MspInit+0x4c>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800085a:	603b      	str	r3, [r7, #0]
 800085c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40023800 	.word	0x40023800

08000870 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b08a      	sub	sp, #40	; 0x28
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000878:	f107 0314 	add.w	r3, r7, #20
 800087c:	2200      	movs	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	605a      	str	r2, [r3, #4]
 8000882:	609a      	str	r2, [r3, #8]
 8000884:	60da      	str	r2, [r3, #12]
 8000886:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a19      	ldr	r2, [pc, #100]	; (80008f4 <HAL_UART_MspInit+0x84>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d12b      	bne.n	80008ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	613b      	str	r3, [r7, #16]
 8000896:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <HAL_UART_MspInit+0x88>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089a:	4a17      	ldr	r2, [pc, #92]	; (80008f8 <HAL_UART_MspInit+0x88>)
 800089c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008a0:	6413      	str	r3, [r2, #64]	; 0x40
 80008a2:	4b15      	ldr	r3, [pc, #84]	; (80008f8 <HAL_UART_MspInit+0x88>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008aa:	613b      	str	r3, [r7, #16]
 80008ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <HAL_UART_MspInit+0x88>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	4a10      	ldr	r2, [pc, #64]	; (80008f8 <HAL_UART_MspInit+0x88>)
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	6313      	str	r3, [r2, #48]	; 0x30
 80008be:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <HAL_UART_MspInit+0x88>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008ca:	230c      	movs	r3, #12
 80008cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d6:	2303      	movs	r3, #3
 80008d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008da:	2307      	movs	r3, #7
 80008dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	4619      	mov	r1, r3
 80008e4:	4805      	ldr	r0, [pc, #20]	; (80008fc <HAL_UART_MspInit+0x8c>)
 80008e6:	f000 fa1d 	bl	8000d24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008ea:	bf00      	nop
 80008ec:	3728      	adds	r7, #40	; 0x28
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40004400 	.word	0x40004400
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40020000 	.word	0x40020000

08000900 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08c      	sub	sp, #48	; 0x30
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8000910:	2200      	movs	r2, #0
 8000912:	6879      	ldr	r1, [r7, #4]
 8000914:	2037      	movs	r0, #55	; 0x37
 8000916:	f000 f9db 	bl	8000cd0 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800091a:	2037      	movs	r0, #55	; 0x37
 800091c:	f000 f9f4 	bl	8000d08 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	4b1e      	ldr	r3, [pc, #120]	; (80009a0 <HAL_InitTick+0xa0>)
 8000926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000928:	4a1d      	ldr	r2, [pc, #116]	; (80009a0 <HAL_InitTick+0xa0>)
 800092a:	f043 0320 	orr.w	r3, r3, #32
 800092e:	6413      	str	r3, [r2, #64]	; 0x40
 8000930:	4b1b      	ldr	r3, [pc, #108]	; (80009a0 <HAL_InitTick+0xa0>)
 8000932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000934:	f003 0320 	and.w	r3, r3, #32
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800093c:	f107 0210 	add.w	r2, r7, #16
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	4611      	mov	r1, r2
 8000946:	4618      	mov	r0, r3
 8000948:	f000 ffdc 	bl	8001904 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800094c:	f000 ffb2 	bl	80018b4 <HAL_RCC_GetPCLK1Freq>
 8000950:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000954:	4a13      	ldr	r2, [pc, #76]	; (80009a4 <HAL_InitTick+0xa4>)
 8000956:	fba2 2303 	umull	r2, r3, r2, r3
 800095a:	0c9b      	lsrs	r3, r3, #18
 800095c:	3b01      	subs	r3, #1
 800095e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <HAL_InitTick+0xa8>)
 8000962:	4a12      	ldr	r2, [pc, #72]	; (80009ac <HAL_InitTick+0xac>)
 8000964:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000966:	4b10      	ldr	r3, [pc, #64]	; (80009a8 <HAL_InitTick+0xa8>)
 8000968:	f240 32e7 	movw	r2, #999	; 0x3e7
 800096c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800096e:	4a0e      	ldr	r2, [pc, #56]	; (80009a8 <HAL_InitTick+0xa8>)
 8000970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000972:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000974:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <HAL_InitTick+0xa8>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097a:	4b0b      	ldr	r3, [pc, #44]	; (80009a8 <HAL_InitTick+0xa8>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8000980:	4809      	ldr	r0, [pc, #36]	; (80009a8 <HAL_InitTick+0xa8>)
 8000982:	f000 fff1 	bl	8001968 <HAL_TIM_Base_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d104      	bne.n	8000996 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 800098c:	4806      	ldr	r0, [pc, #24]	; (80009a8 <HAL_InitTick+0xa8>)
 800098e:	f001 f820 	bl	80019d2 <HAL_TIM_Base_Start_IT>
 8000992:	4603      	mov	r3, r0
 8000994:	e000      	b.n	8000998 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000996:	2301      	movs	r3, #1
}
 8000998:	4618      	mov	r0, r3
 800099a:	3730      	adds	r7, #48	; 0x30
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40023800 	.word	0x40023800
 80009a4:	431bde83 	.word	0x431bde83
 80009a8:	20012e3c 	.word	0x20012e3c
 80009ac:	40001400 	.word	0x40001400

080009b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009b4:	e7fe      	b.n	80009b4 <NMI_Handler+0x4>

080009b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b6:	b480      	push	{r7}
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ba:	e7fe      	b.n	80009ba <HardFault_Handler+0x4>

080009bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009c0:	e7fe      	b.n	80009c0 <MemManage_Handler+0x4>

080009c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009c6:	e7fe      	b.n	80009c6 <BusFault_Handler+0x4>

080009c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009cc:	e7fe      	b.n	80009cc <UsageFault_Handler+0x4>

080009ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ce:	b480      	push	{r7}
 80009d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009d2:	bf00      	nop
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80009e0:	4802      	ldr	r0, [pc, #8]	; (80009ec <TIM7_IRQHandler+0x10>)
 80009e2:	f001 f81a 	bl	8001a1a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20012e3c 	.word	0x20012e3c

080009f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009f8:	4a14      	ldr	r2, [pc, #80]	; (8000a4c <_sbrk+0x5c>)
 80009fa:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <_sbrk+0x60>)
 80009fc:	1ad3      	subs	r3, r2, r3
 80009fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a04:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <_sbrk+0x64>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d102      	bne.n	8000a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a0c:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <_sbrk+0x64>)
 8000a0e:	4a12      	ldr	r2, [pc, #72]	; (8000a58 <_sbrk+0x68>)
 8000a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a12:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <_sbrk+0x64>)
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4413      	add	r3, r2
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d207      	bcs.n	8000a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a20:	f004 f97c 	bl	8004d1c <__errno>
 8000a24:	4602      	mov	r2, r0
 8000a26:	230c      	movs	r3, #12
 8000a28:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000a2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a2e:	e009      	b.n	8000a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a30:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <_sbrk+0x64>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a36:	4b07      	ldr	r3, [pc, #28]	; (8000a54 <_sbrk+0x64>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	4a05      	ldr	r2, [pc, #20]	; (8000a54 <_sbrk+0x64>)
 8000a40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a42:	68fb      	ldr	r3, [r7, #12]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3718      	adds	r7, #24
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20020000 	.word	0x20020000
 8000a50:	00000400 	.word	0x00000400
 8000a54:	20000090 	.word	0x20000090
 8000a58:	20012ec8 	.word	0x20012ec8

08000a5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a60:	4b08      	ldr	r3, [pc, #32]	; (8000a84 <SystemInit+0x28>)
 8000a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a66:	4a07      	ldr	r2, [pc, #28]	; (8000a84 <SystemInit+0x28>)
 8000a68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a70:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <SystemInit+0x28>)
 8000a72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a76:	609a      	str	r2, [r3, #8]
#endif
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ac0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a8e:	e003      	b.n	8000a98 <LoopCopyDataInit>

08000a90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a90:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a96:	3104      	adds	r1, #4

08000a98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a98:	480b      	ldr	r0, [pc, #44]	; (8000ac8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000aa0:	d3f6      	bcc.n	8000a90 <CopyDataInit>
  ldr  r2, =_sbss
 8000aa2:	4a0b      	ldr	r2, [pc, #44]	; (8000ad0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000aa4:	e002      	b.n	8000aac <LoopFillZerobss>

08000aa6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000aa6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000aa8:	f842 3b04 	str.w	r3, [r2], #4

08000aac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000aac:	4b09      	ldr	r3, [pc, #36]	; (8000ad4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000aae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ab0:	d3f9      	bcc.n	8000aa6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ab2:	f7ff ffd3 	bl	8000a5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ab6:	f004 f937 	bl	8004d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aba:	f7ff fd61 	bl	8000580 <main>
  bx  lr    
 8000abe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ac0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000ac4:	08005714 	.word	0x08005714
  ldr  r0, =_sdata
 8000ac8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000acc:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000ad0:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000ad4:	20012ec4 	.word	0x20012ec4

08000ad8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ad8:	e7fe      	b.n	8000ad8 <ADC_IRQHandler>
	...

08000adc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ae0:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <HAL_Init+0x40>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a0d      	ldr	r2, [pc, #52]	; (8000b1c <HAL_Init+0x40>)
 8000ae6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000aea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000aec:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <HAL_Init+0x40>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a0a      	ldr	r2, [pc, #40]	; (8000b1c <HAL_Init+0x40>)
 8000af2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000af6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000af8:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <HAL_Init+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a07      	ldr	r2, [pc, #28]	; (8000b1c <HAL_Init+0x40>)
 8000afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b04:	2003      	movs	r0, #3
 8000b06:	f000 f8d8 	bl	8000cba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b0a:	2000      	movs	r0, #0
 8000b0c:	f7ff fef8 	bl	8000900 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b10:	f7ff fe86 	bl	8000820 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40023c00 	.word	0x40023c00

08000b20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b24:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <HAL_IncTick+0x20>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	461a      	mov	r2, r3
 8000b2a:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <HAL_IncTick+0x24>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4413      	add	r3, r2
 8000b30:	4a04      	ldr	r2, [pc, #16]	; (8000b44 <HAL_IncTick+0x24>)
 8000b32:	6013      	str	r3, [r2, #0]
}
 8000b34:	bf00      	nop
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	20000008 	.word	0x20000008
 8000b44:	20012e7c 	.word	0x20012e7c

08000b48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b4c:	4b03      	ldr	r3, [pc, #12]	; (8000b5c <HAL_GetTick+0x14>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	20012e7c 	.word	0x20012e7c

08000b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f003 0307 	and.w	r3, r3, #7
 8000b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b76:	68ba      	ldr	r2, [r7, #8]
 8000b78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b92:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	60d3      	str	r3, [r2, #12]
}
 8000b98:	bf00      	nop
 8000b9a:	3714      	adds	r7, #20
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bac:	4b04      	ldr	r3, [pc, #16]	; (8000bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	0a1b      	lsrs	r3, r3, #8
 8000bb2:	f003 0307 	and.w	r3, r3, #7
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	db0b      	blt.n	8000bee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	f003 021f 	and.w	r2, r3, #31
 8000bdc:	4907      	ldr	r1, [pc, #28]	; (8000bfc <__NVIC_EnableIRQ+0x38>)
 8000bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be2:	095b      	lsrs	r3, r3, #5
 8000be4:	2001      	movs	r0, #1
 8000be6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bee:	bf00      	nop
 8000bf0:	370c      	adds	r7, #12
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	e000e100 	.word	0xe000e100

08000c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	6039      	str	r1, [r7, #0]
 8000c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db0a      	blt.n	8000c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	b2da      	uxtb	r2, r3
 8000c18:	490c      	ldr	r1, [pc, #48]	; (8000c4c <__NVIC_SetPriority+0x4c>)
 8000c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1e:	0112      	lsls	r2, r2, #4
 8000c20:	b2d2      	uxtb	r2, r2
 8000c22:	440b      	add	r3, r1
 8000c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c28:	e00a      	b.n	8000c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	b2da      	uxtb	r2, r3
 8000c2e:	4908      	ldr	r1, [pc, #32]	; (8000c50 <__NVIC_SetPriority+0x50>)
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	f003 030f 	and.w	r3, r3, #15
 8000c36:	3b04      	subs	r3, #4
 8000c38:	0112      	lsls	r2, r2, #4
 8000c3a:	b2d2      	uxtb	r2, r2
 8000c3c:	440b      	add	r3, r1
 8000c3e:	761a      	strb	r2, [r3, #24]
}
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	e000e100 	.word	0xe000e100
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b089      	sub	sp, #36	; 0x24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	f1c3 0307 	rsb	r3, r3, #7
 8000c6e:	2b04      	cmp	r3, #4
 8000c70:	bf28      	it	cs
 8000c72:	2304      	movcs	r3, #4
 8000c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3304      	adds	r3, #4
 8000c7a:	2b06      	cmp	r3, #6
 8000c7c:	d902      	bls.n	8000c84 <NVIC_EncodePriority+0x30>
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3b03      	subs	r3, #3
 8000c82:	e000      	b.n	8000c86 <NVIC_EncodePriority+0x32>
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	43da      	mvns	r2, r3
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	401a      	ands	r2, r3
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c9c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca6:	43d9      	mvns	r1, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cac:	4313      	orrs	r3, r2
         );
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3724      	adds	r7, #36	; 0x24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b082      	sub	sp, #8
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f7ff ff4c 	bl	8000b60 <__NVIC_SetPriorityGrouping>
}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	607a      	str	r2, [r7, #4]
 8000cdc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ce2:	f7ff ff61 	bl	8000ba8 <__NVIC_GetPriorityGrouping>
 8000ce6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	68b9      	ldr	r1, [r7, #8]
 8000cec:	6978      	ldr	r0, [r7, #20]
 8000cee:	f7ff ffb1 	bl	8000c54 <NVIC_EncodePriority>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cf8:	4611      	mov	r1, r2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff ff80 	bl	8000c00 <__NVIC_SetPriority>
}
 8000d00:	bf00      	nop
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff ff54 	bl	8000bc4 <__NVIC_EnableIRQ>
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b089      	sub	sp, #36	; 0x24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d36:	2300      	movs	r3, #0
 8000d38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
 8000d3e:	e16b      	b.n	8001018 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d40:	2201      	movs	r2, #1
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	fa02 f303 	lsl.w	r3, r2, r3
 8000d48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	697a      	ldr	r2, [r7, #20]
 8000d50:	4013      	ands	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	f040 815a 	bne.w	8001012 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d00b      	beq.n	8000d7e <HAL_GPIO_Init+0x5a>
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d007      	beq.n	8000d7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d72:	2b11      	cmp	r3, #17
 8000d74:	d003      	beq.n	8000d7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b12      	cmp	r3, #18
 8000d7c:	d130      	bne.n	8000de0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	2203      	movs	r2, #3
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	43db      	mvns	r3, r3
 8000d90:	69ba      	ldr	r2, [r7, #24]
 8000d92:	4013      	ands	r3, r2
 8000d94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	68da      	ldr	r2, [r3, #12]
 8000d9a:	69fb      	ldr	r3, [r7, #28]
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000da2:	69ba      	ldr	r2, [r7, #24]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	69ba      	ldr	r2, [r7, #24]
 8000dac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000db4:	2201      	movs	r2, #1
 8000db6:	69fb      	ldr	r3, [r7, #28]
 8000db8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbc:	43db      	mvns	r3, r3
 8000dbe:	69ba      	ldr	r2, [r7, #24]
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	091b      	lsrs	r3, r3, #4
 8000dca:	f003 0201 	and.w	r2, r3, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	69ba      	ldr	r2, [r7, #24]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	2203      	movs	r2, #3
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	43db      	mvns	r3, r3
 8000df2:	69ba      	ldr	r2, [r7, #24]
 8000df4:	4013      	ands	r3, r2
 8000df6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	689a      	ldr	r2, [r3, #8]
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d003      	beq.n	8000e20 <HAL_GPIO_Init+0xfc>
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b12      	cmp	r3, #18
 8000e1e:	d123      	bne.n	8000e68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	08da      	lsrs	r2, r3, #3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	3208      	adds	r2, #8
 8000e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	f003 0307 	and.w	r3, r3, #7
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	220f      	movs	r2, #15
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	43db      	mvns	r3, r3
 8000e3e:	69ba      	ldr	r2, [r7, #24]
 8000e40:	4013      	ands	r3, r2
 8000e42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	691a      	ldr	r2, [r3, #16]
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	08da      	lsrs	r2, r3, #3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	3208      	adds	r2, #8
 8000e62:	69b9      	ldr	r1, [r7, #24]
 8000e64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	2203      	movs	r2, #3
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	43db      	mvns	r3, r3
 8000e7a:	69ba      	ldr	r2, [r7, #24]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f003 0203 	and.w	r2, r3, #3
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	4313      	orrs	r3, r2
 8000e94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	f000 80b4 	beq.w	8001012 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	4b5f      	ldr	r3, [pc, #380]	; (800102c <HAL_GPIO_Init+0x308>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb2:	4a5e      	ldr	r2, [pc, #376]	; (800102c <HAL_GPIO_Init+0x308>)
 8000eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eba:	4b5c      	ldr	r3, [pc, #368]	; (800102c <HAL_GPIO_Init+0x308>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ec6:	4a5a      	ldr	r2, [pc, #360]	; (8001030 <HAL_GPIO_Init+0x30c>)
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	089b      	lsrs	r3, r3, #2
 8000ecc:	3302      	adds	r3, #2
 8000ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	f003 0303 	and.w	r3, r3, #3
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	220f      	movs	r2, #15
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a51      	ldr	r2, [pc, #324]	; (8001034 <HAL_GPIO_Init+0x310>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d02b      	beq.n	8000f4a <HAL_GPIO_Init+0x226>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a50      	ldr	r2, [pc, #320]	; (8001038 <HAL_GPIO_Init+0x314>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d025      	beq.n	8000f46 <HAL_GPIO_Init+0x222>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a4f      	ldr	r2, [pc, #316]	; (800103c <HAL_GPIO_Init+0x318>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d01f      	beq.n	8000f42 <HAL_GPIO_Init+0x21e>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a4e      	ldr	r2, [pc, #312]	; (8001040 <HAL_GPIO_Init+0x31c>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d019      	beq.n	8000f3e <HAL_GPIO_Init+0x21a>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a4d      	ldr	r2, [pc, #308]	; (8001044 <HAL_GPIO_Init+0x320>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d013      	beq.n	8000f3a <HAL_GPIO_Init+0x216>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a4c      	ldr	r2, [pc, #304]	; (8001048 <HAL_GPIO_Init+0x324>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d00d      	beq.n	8000f36 <HAL_GPIO_Init+0x212>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a4b      	ldr	r2, [pc, #300]	; (800104c <HAL_GPIO_Init+0x328>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d007      	beq.n	8000f32 <HAL_GPIO_Init+0x20e>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a4a      	ldr	r2, [pc, #296]	; (8001050 <HAL_GPIO_Init+0x32c>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d101      	bne.n	8000f2e <HAL_GPIO_Init+0x20a>
 8000f2a:	2307      	movs	r3, #7
 8000f2c:	e00e      	b.n	8000f4c <HAL_GPIO_Init+0x228>
 8000f2e:	2308      	movs	r3, #8
 8000f30:	e00c      	b.n	8000f4c <HAL_GPIO_Init+0x228>
 8000f32:	2306      	movs	r3, #6
 8000f34:	e00a      	b.n	8000f4c <HAL_GPIO_Init+0x228>
 8000f36:	2305      	movs	r3, #5
 8000f38:	e008      	b.n	8000f4c <HAL_GPIO_Init+0x228>
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	e006      	b.n	8000f4c <HAL_GPIO_Init+0x228>
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e004      	b.n	8000f4c <HAL_GPIO_Init+0x228>
 8000f42:	2302      	movs	r3, #2
 8000f44:	e002      	b.n	8000f4c <HAL_GPIO_Init+0x228>
 8000f46:	2301      	movs	r3, #1
 8000f48:	e000      	b.n	8000f4c <HAL_GPIO_Init+0x228>
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	69fa      	ldr	r2, [r7, #28]
 8000f4e:	f002 0203 	and.w	r2, r2, #3
 8000f52:	0092      	lsls	r2, r2, #2
 8000f54:	4093      	lsls	r3, r2
 8000f56:	69ba      	ldr	r2, [r7, #24]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f5c:	4934      	ldr	r1, [pc, #208]	; (8001030 <HAL_GPIO_Init+0x30c>)
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	089b      	lsrs	r3, r3, #2
 8000f62:	3302      	adds	r3, #2
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f6a:	4b3a      	ldr	r3, [pc, #232]	; (8001054 <HAL_GPIO_Init+0x330>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	43db      	mvns	r3, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4013      	ands	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f8e:	4a31      	ldr	r2, [pc, #196]	; (8001054 <HAL_GPIO_Init+0x330>)
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f94:	4b2f      	ldr	r3, [pc, #188]	; (8001054 <HAL_GPIO_Init+0x330>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d003      	beq.n	8000fb8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fb8:	4a26      	ldr	r2, [pc, #152]	; (8001054 <HAL_GPIO_Init+0x330>)
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fbe:	4b25      	ldr	r3, [pc, #148]	; (8001054 <HAL_GPIO_Init+0x330>)
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d003      	beq.n	8000fe2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fe2:	4a1c      	ldr	r2, [pc, #112]	; (8001054 <HAL_GPIO_Init+0x330>)
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fe8:	4b1a      	ldr	r3, [pc, #104]	; (8001054 <HAL_GPIO_Init+0x330>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d003      	beq.n	800100c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	4313      	orrs	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800100c:	4a11      	ldr	r2, [pc, #68]	; (8001054 <HAL_GPIO_Init+0x330>)
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3301      	adds	r3, #1
 8001016:	61fb      	str	r3, [r7, #28]
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	2b0f      	cmp	r3, #15
 800101c:	f67f ae90 	bls.w	8000d40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001020:	bf00      	nop
 8001022:	3724      	adds	r7, #36	; 0x24
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	40023800 	.word	0x40023800
 8001030:	40013800 	.word	0x40013800
 8001034:	40020000 	.word	0x40020000
 8001038:	40020400 	.word	0x40020400
 800103c:	40020800 	.word	0x40020800
 8001040:	40020c00 	.word	0x40020c00
 8001044:	40021000 	.word	0x40021000
 8001048:	40021400 	.word	0x40021400
 800104c:	40021800 	.word	0x40021800
 8001050:	40021c00 	.word	0x40021c00
 8001054:	40013c00 	.word	0x40013c00

08001058 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	460b      	mov	r3, r1
 8001062:	807b      	strh	r3, [r7, #2]
 8001064:	4613      	mov	r3, r2
 8001066:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001068:	787b      	ldrb	r3, [r7, #1]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d003      	beq.n	8001076 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800106e:	887a      	ldrh	r2, [r7, #2]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001074:	e003      	b.n	800107e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	041a      	lsls	r2, r3, #16
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	619a      	str	r2, [r3, #24]
}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d101      	bne.n	800109e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e25b      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d075      	beq.n	8001196 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010aa:	4ba3      	ldr	r3, [pc, #652]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f003 030c 	and.w	r3, r3, #12
 80010b2:	2b04      	cmp	r3, #4
 80010b4:	d00c      	beq.n	80010d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010b6:	4ba0      	ldr	r3, [pc, #640]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010be:	2b08      	cmp	r3, #8
 80010c0:	d112      	bne.n	80010e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010c2:	4b9d      	ldr	r3, [pc, #628]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010ce:	d10b      	bne.n	80010e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010d0:	4b99      	ldr	r3, [pc, #612]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d05b      	beq.n	8001194 <HAL_RCC_OscConfig+0x108>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d157      	bne.n	8001194 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e236      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010f0:	d106      	bne.n	8001100 <HAL_RCC_OscConfig+0x74>
 80010f2:	4b91      	ldr	r3, [pc, #580]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a90      	ldr	r2, [pc, #576]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80010f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010fc:	6013      	str	r3, [r2, #0]
 80010fe:	e01d      	b.n	800113c <HAL_RCC_OscConfig+0xb0>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001108:	d10c      	bne.n	8001124 <HAL_RCC_OscConfig+0x98>
 800110a:	4b8b      	ldr	r3, [pc, #556]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a8a      	ldr	r2, [pc, #552]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001114:	6013      	str	r3, [r2, #0]
 8001116:	4b88      	ldr	r3, [pc, #544]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a87      	ldr	r2, [pc, #540]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 800111c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001120:	6013      	str	r3, [r2, #0]
 8001122:	e00b      	b.n	800113c <HAL_RCC_OscConfig+0xb0>
 8001124:	4b84      	ldr	r3, [pc, #528]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a83      	ldr	r2, [pc, #524]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 800112a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800112e:	6013      	str	r3, [r2, #0]
 8001130:	4b81      	ldr	r3, [pc, #516]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a80      	ldr	r2, [pc, #512]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800113a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d013      	beq.n	800116c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001144:	f7ff fd00 	bl	8000b48 <HAL_GetTick>
 8001148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114a:	e008      	b.n	800115e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800114c:	f7ff fcfc 	bl	8000b48 <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	2b64      	cmp	r3, #100	; 0x64
 8001158:	d901      	bls.n	800115e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e1fb      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115e:	4b76      	ldr	r3, [pc, #472]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d0f0      	beq.n	800114c <HAL_RCC_OscConfig+0xc0>
 800116a:	e014      	b.n	8001196 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116c:	f7ff fcec 	bl	8000b48 <HAL_GetTick>
 8001170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001172:	e008      	b.n	8001186 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001174:	f7ff fce8 	bl	8000b48 <HAL_GetTick>
 8001178:	4602      	mov	r2, r0
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	2b64      	cmp	r3, #100	; 0x64
 8001180:	d901      	bls.n	8001186 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e1e7      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001186:	4b6c      	ldr	r3, [pc, #432]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1f0      	bne.n	8001174 <HAL_RCC_OscConfig+0xe8>
 8001192:	e000      	b.n	8001196 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0302 	and.w	r3, r3, #2
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d063      	beq.n	800126a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011a2:	4b65      	ldr	r3, [pc, #404]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f003 030c 	and.w	r3, r3, #12
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d00b      	beq.n	80011c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011ae:	4b62      	ldr	r3, [pc, #392]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011b6:	2b08      	cmp	r3, #8
 80011b8:	d11c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011ba:	4b5f      	ldr	r3, [pc, #380]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d116      	bne.n	80011f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011c6:	4b5c      	ldr	r3, [pc, #368]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d005      	beq.n	80011de <HAL_RCC_OscConfig+0x152>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d001      	beq.n	80011de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e1bb      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011de:	4b56      	ldr	r3, [pc, #344]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	691b      	ldr	r3, [r3, #16]
 80011ea:	00db      	lsls	r3, r3, #3
 80011ec:	4952      	ldr	r1, [pc, #328]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80011ee:	4313      	orrs	r3, r2
 80011f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011f2:	e03a      	b.n	800126a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d020      	beq.n	800123e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011fc:	4b4f      	ldr	r3, [pc, #316]	; (800133c <HAL_RCC_OscConfig+0x2b0>)
 80011fe:	2201      	movs	r2, #1
 8001200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001202:	f7ff fca1 	bl	8000b48 <HAL_GetTick>
 8001206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001208:	e008      	b.n	800121c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800120a:	f7ff fc9d 	bl	8000b48 <HAL_GetTick>
 800120e:	4602      	mov	r2, r0
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d901      	bls.n	800121c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e19c      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800121c:	4b46      	ldr	r3, [pc, #280]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 0302 	and.w	r3, r3, #2
 8001224:	2b00      	cmp	r3, #0
 8001226:	d0f0      	beq.n	800120a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001228:	4b43      	ldr	r3, [pc, #268]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	691b      	ldr	r3, [r3, #16]
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	4940      	ldr	r1, [pc, #256]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001238:	4313      	orrs	r3, r2
 800123a:	600b      	str	r3, [r1, #0]
 800123c:	e015      	b.n	800126a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800123e:	4b3f      	ldr	r3, [pc, #252]	; (800133c <HAL_RCC_OscConfig+0x2b0>)
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001244:	f7ff fc80 	bl	8000b48 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800124c:	f7ff fc7c 	bl	8000b48 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e17b      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125e:	4b36      	ldr	r3, [pc, #216]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0302 	and.w	r3, r3, #2
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1f0      	bne.n	800124c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0308 	and.w	r3, r3, #8
 8001272:	2b00      	cmp	r3, #0
 8001274:	d030      	beq.n	80012d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	695b      	ldr	r3, [r3, #20]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d016      	beq.n	80012ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800127e:	4b30      	ldr	r3, [pc, #192]	; (8001340 <HAL_RCC_OscConfig+0x2b4>)
 8001280:	2201      	movs	r2, #1
 8001282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001284:	f7ff fc60 	bl	8000b48 <HAL_GetTick>
 8001288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800128c:	f7ff fc5c 	bl	8000b48 <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e15b      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800129e:	4b26      	ldr	r3, [pc, #152]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80012a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d0f0      	beq.n	800128c <HAL_RCC_OscConfig+0x200>
 80012aa:	e015      	b.n	80012d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012ac:	4b24      	ldr	r3, [pc, #144]	; (8001340 <HAL_RCC_OscConfig+0x2b4>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b2:	f7ff fc49 	bl	8000b48 <HAL_GetTick>
 80012b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012b8:	e008      	b.n	80012cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012ba:	f7ff fc45 	bl	8000b48 <HAL_GetTick>
 80012be:	4602      	mov	r2, r0
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d901      	bls.n	80012cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012c8:	2303      	movs	r3, #3
 80012ca:	e144      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012cc:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80012ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d1f0      	bne.n	80012ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0304 	and.w	r3, r3, #4
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f000 80a0 	beq.w	8001426 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012e6:	2300      	movs	r3, #0
 80012e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012ea:	4b13      	ldr	r3, [pc, #76]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10f      	bne.n	8001316 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	4a0e      	ldr	r2, [pc, #56]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001304:	6413      	str	r3, [r2, #64]	; 0x40
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <HAL_RCC_OscConfig+0x2ac>)
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001312:	2301      	movs	r3, #1
 8001314:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <HAL_RCC_OscConfig+0x2b8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800131e:	2b00      	cmp	r3, #0
 8001320:	d121      	bne.n	8001366 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <HAL_RCC_OscConfig+0x2b8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a07      	ldr	r2, [pc, #28]	; (8001344 <HAL_RCC_OscConfig+0x2b8>)
 8001328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800132c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800132e:	f7ff fc0b 	bl	8000b48 <HAL_GetTick>
 8001332:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001334:	e011      	b.n	800135a <HAL_RCC_OscConfig+0x2ce>
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800
 800133c:	42470000 	.word	0x42470000
 8001340:	42470e80 	.word	0x42470e80
 8001344:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001348:	f7ff fbfe 	bl	8000b48 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e0fd      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800135a:	4b81      	ldr	r3, [pc, #516]	; (8001560 <HAL_RCC_OscConfig+0x4d4>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f0      	beq.n	8001348 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d106      	bne.n	800137c <HAL_RCC_OscConfig+0x2f0>
 800136e:	4b7d      	ldr	r3, [pc, #500]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001372:	4a7c      	ldr	r2, [pc, #496]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6713      	str	r3, [r2, #112]	; 0x70
 800137a:	e01c      	b.n	80013b6 <HAL_RCC_OscConfig+0x32a>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	2b05      	cmp	r3, #5
 8001382:	d10c      	bne.n	800139e <HAL_RCC_OscConfig+0x312>
 8001384:	4b77      	ldr	r3, [pc, #476]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001388:	4a76      	ldr	r2, [pc, #472]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 800138a:	f043 0304 	orr.w	r3, r3, #4
 800138e:	6713      	str	r3, [r2, #112]	; 0x70
 8001390:	4b74      	ldr	r3, [pc, #464]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001394:	4a73      	ldr	r2, [pc, #460]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6713      	str	r3, [r2, #112]	; 0x70
 800139c:	e00b      	b.n	80013b6 <HAL_RCC_OscConfig+0x32a>
 800139e:	4b71      	ldr	r3, [pc, #452]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 80013a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013a2:	4a70      	ldr	r2, [pc, #448]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 80013a4:	f023 0301 	bic.w	r3, r3, #1
 80013a8:	6713      	str	r3, [r2, #112]	; 0x70
 80013aa:	4b6e      	ldr	r3, [pc, #440]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 80013ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ae:	4a6d      	ldr	r2, [pc, #436]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 80013b0:	f023 0304 	bic.w	r3, r3, #4
 80013b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d015      	beq.n	80013ea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013be:	f7ff fbc3 	bl	8000b48 <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013c4:	e00a      	b.n	80013dc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013c6:	f7ff fbbf 	bl	8000b48 <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d901      	bls.n	80013dc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e0bc      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013dc:	4b61      	ldr	r3, [pc, #388]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 80013de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d0ee      	beq.n	80013c6 <HAL_RCC_OscConfig+0x33a>
 80013e8:	e014      	b.n	8001414 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ea:	f7ff fbad 	bl	8000b48 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f0:	e00a      	b.n	8001408 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013f2:	f7ff fba9 	bl	8000b48 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001400:	4293      	cmp	r3, r2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e0a6      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001408:	4b56      	ldr	r3, [pc, #344]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 800140a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800140c:	f003 0302 	and.w	r3, r3, #2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1ee      	bne.n	80013f2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001414:	7dfb      	ldrb	r3, [r7, #23]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d105      	bne.n	8001426 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800141a:	4b52      	ldr	r3, [pc, #328]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	4a51      	ldr	r2, [pc, #324]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001420:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001424:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	2b00      	cmp	r3, #0
 800142c:	f000 8092 	beq.w	8001554 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001430:	4b4c      	ldr	r3, [pc, #304]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f003 030c 	and.w	r3, r3, #12
 8001438:	2b08      	cmp	r3, #8
 800143a:	d05c      	beq.n	80014f6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	2b02      	cmp	r3, #2
 8001442:	d141      	bne.n	80014c8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001444:	4b48      	ldr	r3, [pc, #288]	; (8001568 <HAL_RCC_OscConfig+0x4dc>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144a:	f7ff fb7d 	bl	8000b48 <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001452:	f7ff fb79 	bl	8000b48 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e078      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001464:	4b3f      	ldr	r3, [pc, #252]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d1f0      	bne.n	8001452 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69da      	ldr	r2, [r3, #28]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6a1b      	ldr	r3, [r3, #32]
 8001478:	431a      	orrs	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147e:	019b      	lsls	r3, r3, #6
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001486:	085b      	lsrs	r3, r3, #1
 8001488:	3b01      	subs	r3, #1
 800148a:	041b      	lsls	r3, r3, #16
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001492:	061b      	lsls	r3, r3, #24
 8001494:	4933      	ldr	r1, [pc, #204]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001496:	4313      	orrs	r3, r2
 8001498:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800149a:	4b33      	ldr	r3, [pc, #204]	; (8001568 <HAL_RCC_OscConfig+0x4dc>)
 800149c:	2201      	movs	r2, #1
 800149e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a0:	f7ff fb52 	bl	8000b48 <HAL_GetTick>
 80014a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014a6:	e008      	b.n	80014ba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014a8:	f7ff fb4e 	bl	8000b48 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e04d      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ba:	4b2a      	ldr	r3, [pc, #168]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0f0      	beq.n	80014a8 <HAL_RCC_OscConfig+0x41c>
 80014c6:	e045      	b.n	8001554 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c8:	4b27      	ldr	r3, [pc, #156]	; (8001568 <HAL_RCC_OscConfig+0x4dc>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ce:	f7ff fb3b 	bl	8000b48 <HAL_GetTick>
 80014d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014d6:	f7ff fb37 	bl	8000b48 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e036      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014e8:	4b1e      	ldr	r3, [pc, #120]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1f0      	bne.n	80014d6 <HAL_RCC_OscConfig+0x44a>
 80014f4:	e02e      	b.n	8001554 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d101      	bne.n	8001502 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e029      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001502:	4b18      	ldr	r3, [pc, #96]	; (8001564 <HAL_RCC_OscConfig+0x4d8>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	429a      	cmp	r2, r3
 8001514:	d11c      	bne.n	8001550 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001520:	429a      	cmp	r2, r3
 8001522:	d115      	bne.n	8001550 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001524:	68fa      	ldr	r2, [r7, #12]
 8001526:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800152a:	4013      	ands	r3, r2
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001530:	4293      	cmp	r3, r2
 8001532:	d10d      	bne.n	8001550 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800153e:	429a      	cmp	r2, r3
 8001540:	d106      	bne.n	8001550 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800154c:	429a      	cmp	r2, r3
 800154e:	d001      	beq.n	8001554 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e000      	b.n	8001556 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40007000 	.word	0x40007000
 8001564:	40023800 	.word	0x40023800
 8001568:	42470060 	.word	0x42470060

0800156c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e0cc      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001580:	4b68      	ldr	r3, [pc, #416]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 030f 	and.w	r3, r3, #15
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	d90c      	bls.n	80015a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158e:	4b65      	ldr	r3, [pc, #404]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	b2d2      	uxtb	r2, r2
 8001594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001596:	4b63      	ldr	r3, [pc, #396]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	683a      	ldr	r2, [r7, #0]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d001      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e0b8      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d020      	beq.n	80015f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015c0:	4b59      	ldr	r3, [pc, #356]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4a58      	ldr	r2, [pc, #352]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d005      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015d8:	4b53      	ldr	r3, [pc, #332]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	4a52      	ldr	r2, [pc, #328]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015e4:	4b50      	ldr	r3, [pc, #320]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	494d      	ldr	r1, [pc, #308]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d044      	beq.n	800168c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d107      	bne.n	800161a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160a:	4b47      	ldr	r3, [pc, #284]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d119      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e07f      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b02      	cmp	r3, #2
 8001620:	d003      	beq.n	800162a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001626:	2b03      	cmp	r3, #3
 8001628:	d107      	bne.n	800163a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800162a:	4b3f      	ldr	r3, [pc, #252]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d109      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e06f      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800163a:	4b3b      	ldr	r3, [pc, #236]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e067      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800164a:	4b37      	ldr	r3, [pc, #220]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f023 0203 	bic.w	r2, r3, #3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	4934      	ldr	r1, [pc, #208]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 8001658:	4313      	orrs	r3, r2
 800165a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800165c:	f7ff fa74 	bl	8000b48 <HAL_GetTick>
 8001660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001662:	e00a      	b.n	800167a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001664:	f7ff fa70 	bl	8000b48 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e04f      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800167a:	4b2b      	ldr	r3, [pc, #172]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f003 020c 	and.w	r2, r3, #12
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	429a      	cmp	r2, r3
 800168a:	d1eb      	bne.n	8001664 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800168c:	4b25      	ldr	r3, [pc, #148]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 030f 	and.w	r3, r3, #15
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	429a      	cmp	r2, r3
 8001698:	d20c      	bcs.n	80016b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169a:	4b22      	ldr	r3, [pc, #136]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 800169c:	683a      	ldr	r2, [r7, #0]
 800169e:	b2d2      	uxtb	r2, r2
 80016a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a2:	4b20      	ldr	r3, [pc, #128]	; (8001724 <HAL_RCC_ClockConfig+0x1b8>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 030f 	and.w	r3, r3, #15
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d001      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e032      	b.n	800171a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0304 	and.w	r3, r3, #4
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d008      	beq.n	80016d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c0:	4b19      	ldr	r3, [pc, #100]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	4916      	ldr	r1, [pc, #88]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016ce:	4313      	orrs	r3, r2
 80016d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d009      	beq.n	80016f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	490e      	ldr	r1, [pc, #56]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016ee:	4313      	orrs	r3, r2
 80016f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016f2:	f000 f821 	bl	8001738 <HAL_RCC_GetSysClockFreq>
 80016f6:	4601      	mov	r1, r0
 80016f8:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <HAL_RCC_ClockConfig+0x1bc>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	4a0a      	ldr	r2, [pc, #40]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 8001704:	5cd3      	ldrb	r3, [r2, r3]
 8001706:	fa21 f303 	lsr.w	r3, r1, r3
 800170a:	4a09      	ldr	r2, [pc, #36]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 800170c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800170e:	4b09      	ldr	r3, [pc, #36]	; (8001734 <HAL_RCC_ClockConfig+0x1c8>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff f8f4 	bl	8000900 <HAL_InitTick>

  return HAL_OK;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40023c00 	.word	0x40023c00
 8001728:	40023800 	.word	0x40023800
 800172c:	08005694 	.word	0x08005694
 8001730:	20000000 	.word	0x20000000
 8001734:	20000004 	.word	0x20000004

08001738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800173e:	2300      	movs	r3, #0
 8001740:	607b      	str	r3, [r7, #4]
 8001742:	2300      	movs	r3, #0
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	2300      	movs	r3, #0
 8001748:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800174a:	2300      	movs	r3, #0
 800174c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800174e:	4b50      	ldr	r3, [pc, #320]	; (8001890 <HAL_RCC_GetSysClockFreq+0x158>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	f003 030c 	and.w	r3, r3, #12
 8001756:	2b04      	cmp	r3, #4
 8001758:	d007      	beq.n	800176a <HAL_RCC_GetSysClockFreq+0x32>
 800175a:	2b08      	cmp	r3, #8
 800175c:	d008      	beq.n	8001770 <HAL_RCC_GetSysClockFreq+0x38>
 800175e:	2b00      	cmp	r3, #0
 8001760:	f040 808d 	bne.w	800187e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001764:	4b4b      	ldr	r3, [pc, #300]	; (8001894 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001766:	60bb      	str	r3, [r7, #8]
       break;
 8001768:	e08c      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800176a:	4b4b      	ldr	r3, [pc, #300]	; (8001898 <HAL_RCC_GetSysClockFreq+0x160>)
 800176c:	60bb      	str	r3, [r7, #8]
      break;
 800176e:	e089      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001770:	4b47      	ldr	r3, [pc, #284]	; (8001890 <HAL_RCC_GetSysClockFreq+0x158>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001778:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800177a:	4b45      	ldr	r3, [pc, #276]	; (8001890 <HAL_RCC_GetSysClockFreq+0x158>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d023      	beq.n	80017ce <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001786:	4b42      	ldr	r3, [pc, #264]	; (8001890 <HAL_RCC_GetSysClockFreq+0x158>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	099b      	lsrs	r3, r3, #6
 800178c:	f04f 0400 	mov.w	r4, #0
 8001790:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	ea03 0501 	and.w	r5, r3, r1
 800179c:	ea04 0602 	and.w	r6, r4, r2
 80017a0:	4a3d      	ldr	r2, [pc, #244]	; (8001898 <HAL_RCC_GetSysClockFreq+0x160>)
 80017a2:	fb02 f106 	mul.w	r1, r2, r6
 80017a6:	2200      	movs	r2, #0
 80017a8:	fb02 f205 	mul.w	r2, r2, r5
 80017ac:	440a      	add	r2, r1
 80017ae:	493a      	ldr	r1, [pc, #232]	; (8001898 <HAL_RCC_GetSysClockFreq+0x160>)
 80017b0:	fba5 0101 	umull	r0, r1, r5, r1
 80017b4:	1853      	adds	r3, r2, r1
 80017b6:	4619      	mov	r1, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f04f 0400 	mov.w	r4, #0
 80017be:	461a      	mov	r2, r3
 80017c0:	4623      	mov	r3, r4
 80017c2:	f7fe fd5d 	bl	8000280 <__aeabi_uldivmod>
 80017c6:	4603      	mov	r3, r0
 80017c8:	460c      	mov	r4, r1
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	e049      	b.n	8001862 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017ce:	4b30      	ldr	r3, [pc, #192]	; (8001890 <HAL_RCC_GetSysClockFreq+0x158>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	099b      	lsrs	r3, r3, #6
 80017d4:	f04f 0400 	mov.w	r4, #0
 80017d8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	ea03 0501 	and.w	r5, r3, r1
 80017e4:	ea04 0602 	and.w	r6, r4, r2
 80017e8:	4629      	mov	r1, r5
 80017ea:	4632      	mov	r2, r6
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	f04f 0400 	mov.w	r4, #0
 80017f4:	0154      	lsls	r4, r2, #5
 80017f6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80017fa:	014b      	lsls	r3, r1, #5
 80017fc:	4619      	mov	r1, r3
 80017fe:	4622      	mov	r2, r4
 8001800:	1b49      	subs	r1, r1, r5
 8001802:	eb62 0206 	sbc.w	r2, r2, r6
 8001806:	f04f 0300 	mov.w	r3, #0
 800180a:	f04f 0400 	mov.w	r4, #0
 800180e:	0194      	lsls	r4, r2, #6
 8001810:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001814:	018b      	lsls	r3, r1, #6
 8001816:	1a5b      	subs	r3, r3, r1
 8001818:	eb64 0402 	sbc.w	r4, r4, r2
 800181c:	f04f 0100 	mov.w	r1, #0
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	00e2      	lsls	r2, r4, #3
 8001826:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800182a:	00d9      	lsls	r1, r3, #3
 800182c:	460b      	mov	r3, r1
 800182e:	4614      	mov	r4, r2
 8001830:	195b      	adds	r3, r3, r5
 8001832:	eb44 0406 	adc.w	r4, r4, r6
 8001836:	f04f 0100 	mov.w	r1, #0
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	02a2      	lsls	r2, r4, #10
 8001840:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001844:	0299      	lsls	r1, r3, #10
 8001846:	460b      	mov	r3, r1
 8001848:	4614      	mov	r4, r2
 800184a:	4618      	mov	r0, r3
 800184c:	4621      	mov	r1, r4
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f04f 0400 	mov.w	r4, #0
 8001854:	461a      	mov	r2, r3
 8001856:	4623      	mov	r3, r4
 8001858:	f7fe fd12 	bl	8000280 <__aeabi_uldivmod>
 800185c:	4603      	mov	r3, r0
 800185e:	460c      	mov	r4, r1
 8001860:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001862:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <HAL_RCC_GetSysClockFreq+0x158>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	0c1b      	lsrs	r3, r3, #16
 8001868:	f003 0303 	and.w	r3, r3, #3
 800186c:	3301      	adds	r3, #1
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001872:	68fa      	ldr	r2, [r7, #12]
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	fbb2 f3f3 	udiv	r3, r2, r3
 800187a:	60bb      	str	r3, [r7, #8]
      break;
 800187c:	e002      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800187e:	4b05      	ldr	r3, [pc, #20]	; (8001894 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001880:	60bb      	str	r3, [r7, #8]
      break;
 8001882:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001884:	68bb      	ldr	r3, [r7, #8]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800188e:	bf00      	nop
 8001890:	40023800 	.word	0x40023800
 8001894:	00f42400 	.word	0x00f42400
 8001898:	017d7840 	.word	0x017d7840

0800189c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018a0:	4b03      	ldr	r3, [pc, #12]	; (80018b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	20000000 	.word	0x20000000

080018b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018b8:	f7ff fff0 	bl	800189c <HAL_RCC_GetHCLKFreq>
 80018bc:	4601      	mov	r1, r0
 80018be:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	0a9b      	lsrs	r3, r3, #10
 80018c4:	f003 0307 	and.w	r3, r3, #7
 80018c8:	4a03      	ldr	r2, [pc, #12]	; (80018d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018ca:	5cd3      	ldrb	r3, [r2, r3]
 80018cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40023800 	.word	0x40023800
 80018d8:	080056a4 	.word	0x080056a4

080018dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80018e0:	f7ff ffdc 	bl	800189c <HAL_RCC_GetHCLKFreq>
 80018e4:	4601      	mov	r1, r0
 80018e6:	4b05      	ldr	r3, [pc, #20]	; (80018fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	0b5b      	lsrs	r3, r3, #13
 80018ec:	f003 0307 	and.w	r3, r3, #7
 80018f0:	4a03      	ldr	r2, [pc, #12]	; (8001900 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018f2:	5cd3      	ldrb	r3, [r2, r3]
 80018f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40023800 	.word	0x40023800
 8001900:	080056a4 	.word	0x080056a4

08001904 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	220f      	movs	r2, #15
 8001912:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001914:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_RCC_GetClockConfig+0x5c>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f003 0203 	and.w	r2, r3, #3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <HAL_RCC_GetClockConfig+0x5c>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <HAL_RCC_GetClockConfig+0x5c>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_RCC_GetClockConfig+0x5c>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	08db      	lsrs	r3, r3, #3
 800193e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001946:	4b07      	ldr	r3, [pc, #28]	; (8001964 <HAL_RCC_GetClockConfig+0x60>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f003 020f 	and.w	r2, r3, #15
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	601a      	str	r2, [r3, #0]
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800
 8001964:	40023c00 	.word	0x40023c00

08001968 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e01d      	b.n	80019b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	d106      	bne.n	8001994 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 f815 	bl	80019be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2202      	movs	r2, #2
 8001998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3304      	adds	r3, #4
 80019a4:	4619      	mov	r1, r3
 80019a6:	4610      	mov	r0, r2
 80019a8:	f000 f968 	bl	8001c7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b085      	sub	sp, #20
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68da      	ldr	r2, [r3, #12]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f042 0201 	orr.w	r2, r2, #1
 80019e8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 0307 	and.w	r3, r3, #7
 80019f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2b06      	cmp	r3, #6
 80019fa:	d007      	beq.n	8001a0c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f042 0201 	orr.w	r2, r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3714      	adds	r7, #20
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b082      	sub	sp, #8
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	691b      	ldr	r3, [r3, #16]
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d122      	bne.n	8001a76 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d11b      	bne.n	8001a76 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f06f 0202 	mvn.w	r2, #2
 8001a46:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	f003 0303 	and.w	r3, r3, #3
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 f8ee 	bl	8001c3e <HAL_TIM_IC_CaptureCallback>
 8001a62:	e005      	b.n	8001a70 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f000 f8e0 	bl	8001c2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 f8f1 	bl	8001c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	f003 0304 	and.w	r3, r3, #4
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d122      	bne.n	8001aca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	68db      	ldr	r3, [r3, #12]
 8001a8a:	f003 0304 	and.w	r3, r3, #4
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d11b      	bne.n	8001aca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f06f 0204 	mvn.w	r2, #4
 8001a9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d003      	beq.n	8001ab8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f000 f8c4 	bl	8001c3e <HAL_TIM_IC_CaptureCallback>
 8001ab6:	e005      	b.n	8001ac4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f000 f8b6 	bl	8001c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f000 f8c7 	bl	8001c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	f003 0308 	and.w	r3, r3, #8
 8001ad4:	2b08      	cmp	r3, #8
 8001ad6:	d122      	bne.n	8001b1e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	f003 0308 	and.w	r3, r3, #8
 8001ae2:	2b08      	cmp	r3, #8
 8001ae4:	d11b      	bne.n	8001b1e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f06f 0208 	mvn.w	r2, #8
 8001aee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2204      	movs	r2, #4
 8001af4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	69db      	ldr	r3, [r3, #28]
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d003      	beq.n	8001b0c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f000 f89a 	bl	8001c3e <HAL_TIM_IC_CaptureCallback>
 8001b0a:	e005      	b.n	8001b18 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f000 f88c 	bl	8001c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f89d 	bl	8001c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	f003 0310 	and.w	r3, r3, #16
 8001b28:	2b10      	cmp	r3, #16
 8001b2a:	d122      	bne.n	8001b72 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	f003 0310 	and.w	r3, r3, #16
 8001b36:	2b10      	cmp	r3, #16
 8001b38:	d11b      	bne.n	8001b72 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f06f 0210 	mvn.w	r2, #16
 8001b42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2208      	movs	r2, #8
 8001b48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	69db      	ldr	r3, [r3, #28]
 8001b50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 f870 	bl	8001c3e <HAL_TIM_IC_CaptureCallback>
 8001b5e:	e005      	b.n	8001b6c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f000 f862 	bl	8001c2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 f873 	bl	8001c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d10e      	bne.n	8001b9e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d107      	bne.n	8001b9e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f06f 0201 	mvn.w	r2, #1
 8001b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f7fe fe2b 	bl	80007f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ba8:	2b80      	cmp	r3, #128	; 0x80
 8001baa:	d10e      	bne.n	8001bca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bb6:	2b80      	cmp	r3, #128	; 0x80
 8001bb8:	d107      	bne.n	8001bca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001bc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 f903 	bl	8001dd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bd4:	2b40      	cmp	r3, #64	; 0x40
 8001bd6:	d10e      	bne.n	8001bf6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001be2:	2b40      	cmp	r3, #64	; 0x40
 8001be4:	d107      	bne.n	8001bf6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 f838 	bl	8001c66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	f003 0320 	and.w	r3, r3, #32
 8001c00:	2b20      	cmp	r3, #32
 8001c02:	d10e      	bne.n	8001c22 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f003 0320 	and.w	r3, r3, #32
 8001c0e:	2b20      	cmp	r3, #32
 8001c10:	d107      	bne.n	8001c22 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f06f 0220 	mvn.w	r2, #32
 8001c1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f8cd 	bl	8001dbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr

08001c3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c3e:	b480      	push	{r7}
 8001c40:	b083      	sub	sp, #12
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001c52:	b480      	push	{r7}
 8001c54:	b083      	sub	sp, #12
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
	...

08001c7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a40      	ldr	r2, [pc, #256]	; (8001d90 <TIM_Base_SetConfig+0x114>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d013      	beq.n	8001cbc <TIM_Base_SetConfig+0x40>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c9a:	d00f      	beq.n	8001cbc <TIM_Base_SetConfig+0x40>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a3d      	ldr	r2, [pc, #244]	; (8001d94 <TIM_Base_SetConfig+0x118>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d00b      	beq.n	8001cbc <TIM_Base_SetConfig+0x40>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a3c      	ldr	r2, [pc, #240]	; (8001d98 <TIM_Base_SetConfig+0x11c>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d007      	beq.n	8001cbc <TIM_Base_SetConfig+0x40>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a3b      	ldr	r2, [pc, #236]	; (8001d9c <TIM_Base_SetConfig+0x120>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d003      	beq.n	8001cbc <TIM_Base_SetConfig+0x40>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a3a      	ldr	r2, [pc, #232]	; (8001da0 <TIM_Base_SetConfig+0x124>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d108      	bne.n	8001cce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a2f      	ldr	r2, [pc, #188]	; (8001d90 <TIM_Base_SetConfig+0x114>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d02b      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cdc:	d027      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a2c      	ldr	r2, [pc, #176]	; (8001d94 <TIM_Base_SetConfig+0x118>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d023      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a2b      	ldr	r2, [pc, #172]	; (8001d98 <TIM_Base_SetConfig+0x11c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d01f      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a2a      	ldr	r2, [pc, #168]	; (8001d9c <TIM_Base_SetConfig+0x120>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d01b      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a29      	ldr	r2, [pc, #164]	; (8001da0 <TIM_Base_SetConfig+0x124>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d017      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a28      	ldr	r2, [pc, #160]	; (8001da4 <TIM_Base_SetConfig+0x128>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d013      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a27      	ldr	r2, [pc, #156]	; (8001da8 <TIM_Base_SetConfig+0x12c>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d00f      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a26      	ldr	r2, [pc, #152]	; (8001dac <TIM_Base_SetConfig+0x130>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d00b      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a25      	ldr	r2, [pc, #148]	; (8001db0 <TIM_Base_SetConfig+0x134>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d007      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a24      	ldr	r2, [pc, #144]	; (8001db4 <TIM_Base_SetConfig+0x138>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d003      	beq.n	8001d2e <TIM_Base_SetConfig+0xb2>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a23      	ldr	r2, [pc, #140]	; (8001db8 <TIM_Base_SetConfig+0x13c>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d108      	bne.n	8001d40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68fa      	ldr	r2, [r7, #12]
 8001d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <TIM_Base_SetConfig+0x114>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d003      	beq.n	8001d74 <TIM_Base_SetConfig+0xf8>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a0c      	ldr	r2, [pc, #48]	; (8001da0 <TIM_Base_SetConfig+0x124>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d103      	bne.n	8001d7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	691a      	ldr	r2, [r3, #16]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	615a      	str	r2, [r3, #20]
}
 8001d82:	bf00      	nop
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	40010000 	.word	0x40010000
 8001d94:	40000400 	.word	0x40000400
 8001d98:	40000800 	.word	0x40000800
 8001d9c:	40000c00 	.word	0x40000c00
 8001da0:	40010400 	.word	0x40010400
 8001da4:	40014000 	.word	0x40014000
 8001da8:	40014400 	.word	0x40014400
 8001dac:	40014800 	.word	0x40014800
 8001db0:	40001800 	.word	0x40001800
 8001db4:	40001c00 	.word	0x40001c00
 8001db8:	40002000 	.word	0x40002000

08001dbc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e03f      	b.n	8001e76 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d106      	bne.n	8001e10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7fe fd30 	bl	8000870 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2224      	movs	r2, #36	; 0x24
 8001e14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f000 f90b 	bl	8002044 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	691a      	ldr	r2, [r3, #16]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	695a      	ldr	r2, [r3, #20]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68da      	ldr	r2, [r3, #12]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2220      	movs	r2, #32
 8001e68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2220      	movs	r2, #32
 8001e70:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b088      	sub	sp, #32
 8001e82:	af02      	add	r7, sp, #8
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	603b      	str	r3, [r7, #0]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b20      	cmp	r3, #32
 8001e9c:	f040 8083 	bne.w	8001fa6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d002      	beq.n	8001eac <HAL_UART_Transmit+0x2e>
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e07b      	b.n	8001fa8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d101      	bne.n	8001ebe <HAL_UART_Transmit+0x40>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	e074      	b.n	8001fa8 <HAL_UART_Transmit+0x12a>
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2221      	movs	r2, #33	; 0x21
 8001ed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001ed4:	f7fe fe38 	bl	8000b48 <HAL_GetTick>
 8001ed8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	88fa      	ldrh	r2, [r7, #6]
 8001ede:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	88fa      	ldrh	r2, [r7, #6]
 8001ee4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001eee:	e042      	b.n	8001f76 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f06:	d122      	bne.n	8001f4e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2180      	movs	r1, #128	; 0x80
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f000 f84c 	bl	8001fb0 <UART_WaitOnFlagUntilTimeout>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e042      	b.n	8001fa8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	881b      	ldrh	r3, [r3, #0]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f34:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d103      	bne.n	8001f46 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	3302      	adds	r3, #2
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	e017      	b.n	8001f76 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	e013      	b.n	8001f76 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	9300      	str	r3, [sp, #0]
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	2200      	movs	r2, #0
 8001f56:	2180      	movs	r1, #128	; 0x80
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	f000 f829 	bl	8001fb0 <UART_WaitOnFlagUntilTimeout>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e01f      	b.n	8001fa8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	1c5a      	adds	r2, r3, #1
 8001f6c:	60ba      	str	r2, [r7, #8]
 8001f6e:	781a      	ldrb	r2, [r3, #0]
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1b7      	bne.n	8001ef0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	2200      	movs	r2, #0
 8001f88:	2140      	movs	r1, #64	; 0x40
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f000 f810 	bl	8001fb0 <UART_WaitOnFlagUntilTimeout>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e006      	b.n	8001fa8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2220      	movs	r2, #32
 8001f9e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	e000      	b.n	8001fa8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001fa6:	2302      	movs	r3, #2
  }
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3718      	adds	r7, #24
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	603b      	str	r3, [r7, #0]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fc0:	e02c      	b.n	800201c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fc8:	d028      	beq.n	800201c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d007      	beq.n	8001fe0 <UART_WaitOnFlagUntilTimeout+0x30>
 8001fd0:	f7fe fdba 	bl	8000b48 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d21d      	bcs.n	800201c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001fee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	695a      	ldr	r2, [r3, #20]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 0201 	bic.w	r2, r2, #1
 8001ffe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2220      	movs	r2, #32
 8002004:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2220      	movs	r2, #32
 800200c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e00f      	b.n	800203c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	4013      	ands	r3, r2
 8002026:	68ba      	ldr	r2, [r7, #8]
 8002028:	429a      	cmp	r2, r3
 800202a:	bf0c      	ite	eq
 800202c:	2301      	moveq	r3, #1
 800202e:	2300      	movne	r3, #0
 8002030:	b2db      	uxtb	r3, r3
 8002032:	461a      	mov	r2, r3
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	429a      	cmp	r2, r3
 8002038:	d0c3      	beq.n	8001fc2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002048:	b085      	sub	sp, #20
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	430a      	orrs	r2, r1
 8002062:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689a      	ldr	r2, [r3, #8]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	431a      	orrs	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	431a      	orrs	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	4313      	orrs	r3, r2
 800207a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002086:	f023 030c 	bic.w	r3, r3, #12
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	68f9      	ldr	r1, [r7, #12]
 8002090:	430b      	orrs	r3, r1
 8002092:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	699a      	ldr	r2, [r3, #24]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020b2:	f040 818b 	bne.w	80023cc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4ac1      	ldr	r2, [pc, #772]	; (80023c0 <UART_SetConfig+0x37c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d005      	beq.n	80020cc <UART_SetConfig+0x88>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4abf      	ldr	r2, [pc, #764]	; (80023c4 <UART_SetConfig+0x380>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	f040 80bd 	bne.w	8002246 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020cc:	f7ff fc06 	bl	80018dc <HAL_RCC_GetPCLK2Freq>
 80020d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	461d      	mov	r5, r3
 80020d6:	f04f 0600 	mov.w	r6, #0
 80020da:	46a8      	mov	r8, r5
 80020dc:	46b1      	mov	r9, r6
 80020de:	eb18 0308 	adds.w	r3, r8, r8
 80020e2:	eb49 0409 	adc.w	r4, r9, r9
 80020e6:	4698      	mov	r8, r3
 80020e8:	46a1      	mov	r9, r4
 80020ea:	eb18 0805 	adds.w	r8, r8, r5
 80020ee:	eb49 0906 	adc.w	r9, r9, r6
 80020f2:	f04f 0100 	mov.w	r1, #0
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80020fe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002102:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002106:	4688      	mov	r8, r1
 8002108:	4691      	mov	r9, r2
 800210a:	eb18 0005 	adds.w	r0, r8, r5
 800210e:	eb49 0106 	adc.w	r1, r9, r6
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	461d      	mov	r5, r3
 8002118:	f04f 0600 	mov.w	r6, #0
 800211c:	196b      	adds	r3, r5, r5
 800211e:	eb46 0406 	adc.w	r4, r6, r6
 8002122:	461a      	mov	r2, r3
 8002124:	4623      	mov	r3, r4
 8002126:	f7fe f8ab 	bl	8000280 <__aeabi_uldivmod>
 800212a:	4603      	mov	r3, r0
 800212c:	460c      	mov	r4, r1
 800212e:	461a      	mov	r2, r3
 8002130:	4ba5      	ldr	r3, [pc, #660]	; (80023c8 <UART_SetConfig+0x384>)
 8002132:	fba3 2302 	umull	r2, r3, r3, r2
 8002136:	095b      	lsrs	r3, r3, #5
 8002138:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	461d      	mov	r5, r3
 8002140:	f04f 0600 	mov.w	r6, #0
 8002144:	46a9      	mov	r9, r5
 8002146:	46b2      	mov	sl, r6
 8002148:	eb19 0309 	adds.w	r3, r9, r9
 800214c:	eb4a 040a 	adc.w	r4, sl, sl
 8002150:	4699      	mov	r9, r3
 8002152:	46a2      	mov	sl, r4
 8002154:	eb19 0905 	adds.w	r9, r9, r5
 8002158:	eb4a 0a06 	adc.w	sl, sl, r6
 800215c:	f04f 0100 	mov.w	r1, #0
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002168:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800216c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002170:	4689      	mov	r9, r1
 8002172:	4692      	mov	sl, r2
 8002174:	eb19 0005 	adds.w	r0, r9, r5
 8002178:	eb4a 0106 	adc.w	r1, sl, r6
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	461d      	mov	r5, r3
 8002182:	f04f 0600 	mov.w	r6, #0
 8002186:	196b      	adds	r3, r5, r5
 8002188:	eb46 0406 	adc.w	r4, r6, r6
 800218c:	461a      	mov	r2, r3
 800218e:	4623      	mov	r3, r4
 8002190:	f7fe f876 	bl	8000280 <__aeabi_uldivmod>
 8002194:	4603      	mov	r3, r0
 8002196:	460c      	mov	r4, r1
 8002198:	461a      	mov	r2, r3
 800219a:	4b8b      	ldr	r3, [pc, #556]	; (80023c8 <UART_SetConfig+0x384>)
 800219c:	fba3 1302 	umull	r1, r3, r3, r2
 80021a0:	095b      	lsrs	r3, r3, #5
 80021a2:	2164      	movs	r1, #100	; 0x64
 80021a4:	fb01 f303 	mul.w	r3, r1, r3
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	3332      	adds	r3, #50	; 0x32
 80021ae:	4a86      	ldr	r2, [pc, #536]	; (80023c8 <UART_SetConfig+0x384>)
 80021b0:	fba2 2303 	umull	r2, r3, r2, r3
 80021b4:	095b      	lsrs	r3, r3, #5
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021bc:	4498      	add	r8, r3
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	461d      	mov	r5, r3
 80021c2:	f04f 0600 	mov.w	r6, #0
 80021c6:	46a9      	mov	r9, r5
 80021c8:	46b2      	mov	sl, r6
 80021ca:	eb19 0309 	adds.w	r3, r9, r9
 80021ce:	eb4a 040a 	adc.w	r4, sl, sl
 80021d2:	4699      	mov	r9, r3
 80021d4:	46a2      	mov	sl, r4
 80021d6:	eb19 0905 	adds.w	r9, r9, r5
 80021da:	eb4a 0a06 	adc.w	sl, sl, r6
 80021de:	f04f 0100 	mov.w	r1, #0
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80021ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80021f2:	4689      	mov	r9, r1
 80021f4:	4692      	mov	sl, r2
 80021f6:	eb19 0005 	adds.w	r0, r9, r5
 80021fa:	eb4a 0106 	adc.w	r1, sl, r6
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	461d      	mov	r5, r3
 8002204:	f04f 0600 	mov.w	r6, #0
 8002208:	196b      	adds	r3, r5, r5
 800220a:	eb46 0406 	adc.w	r4, r6, r6
 800220e:	461a      	mov	r2, r3
 8002210:	4623      	mov	r3, r4
 8002212:	f7fe f835 	bl	8000280 <__aeabi_uldivmod>
 8002216:	4603      	mov	r3, r0
 8002218:	460c      	mov	r4, r1
 800221a:	461a      	mov	r2, r3
 800221c:	4b6a      	ldr	r3, [pc, #424]	; (80023c8 <UART_SetConfig+0x384>)
 800221e:	fba3 1302 	umull	r1, r3, r3, r2
 8002222:	095b      	lsrs	r3, r3, #5
 8002224:	2164      	movs	r1, #100	; 0x64
 8002226:	fb01 f303 	mul.w	r3, r1, r3
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	3332      	adds	r3, #50	; 0x32
 8002230:	4a65      	ldr	r2, [pc, #404]	; (80023c8 <UART_SetConfig+0x384>)
 8002232:	fba2 2303 	umull	r2, r3, r2, r3
 8002236:	095b      	lsrs	r3, r3, #5
 8002238:	f003 0207 	and.w	r2, r3, #7
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4442      	add	r2, r8
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	e26f      	b.n	8002726 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002246:	f7ff fb35 	bl	80018b4 <HAL_RCC_GetPCLK1Freq>
 800224a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	461d      	mov	r5, r3
 8002250:	f04f 0600 	mov.w	r6, #0
 8002254:	46a8      	mov	r8, r5
 8002256:	46b1      	mov	r9, r6
 8002258:	eb18 0308 	adds.w	r3, r8, r8
 800225c:	eb49 0409 	adc.w	r4, r9, r9
 8002260:	4698      	mov	r8, r3
 8002262:	46a1      	mov	r9, r4
 8002264:	eb18 0805 	adds.w	r8, r8, r5
 8002268:	eb49 0906 	adc.w	r9, r9, r6
 800226c:	f04f 0100 	mov.w	r1, #0
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002278:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800227c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002280:	4688      	mov	r8, r1
 8002282:	4691      	mov	r9, r2
 8002284:	eb18 0005 	adds.w	r0, r8, r5
 8002288:	eb49 0106 	adc.w	r1, r9, r6
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	461d      	mov	r5, r3
 8002292:	f04f 0600 	mov.w	r6, #0
 8002296:	196b      	adds	r3, r5, r5
 8002298:	eb46 0406 	adc.w	r4, r6, r6
 800229c:	461a      	mov	r2, r3
 800229e:	4623      	mov	r3, r4
 80022a0:	f7fd ffee 	bl	8000280 <__aeabi_uldivmod>
 80022a4:	4603      	mov	r3, r0
 80022a6:	460c      	mov	r4, r1
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b47      	ldr	r3, [pc, #284]	; (80023c8 <UART_SetConfig+0x384>)
 80022ac:	fba3 2302 	umull	r2, r3, r3, r2
 80022b0:	095b      	lsrs	r3, r3, #5
 80022b2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	461d      	mov	r5, r3
 80022ba:	f04f 0600 	mov.w	r6, #0
 80022be:	46a9      	mov	r9, r5
 80022c0:	46b2      	mov	sl, r6
 80022c2:	eb19 0309 	adds.w	r3, r9, r9
 80022c6:	eb4a 040a 	adc.w	r4, sl, sl
 80022ca:	4699      	mov	r9, r3
 80022cc:	46a2      	mov	sl, r4
 80022ce:	eb19 0905 	adds.w	r9, r9, r5
 80022d2:	eb4a 0a06 	adc.w	sl, sl, r6
 80022d6:	f04f 0100 	mov.w	r1, #0
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80022e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80022ea:	4689      	mov	r9, r1
 80022ec:	4692      	mov	sl, r2
 80022ee:	eb19 0005 	adds.w	r0, r9, r5
 80022f2:	eb4a 0106 	adc.w	r1, sl, r6
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	461d      	mov	r5, r3
 80022fc:	f04f 0600 	mov.w	r6, #0
 8002300:	196b      	adds	r3, r5, r5
 8002302:	eb46 0406 	adc.w	r4, r6, r6
 8002306:	461a      	mov	r2, r3
 8002308:	4623      	mov	r3, r4
 800230a:	f7fd ffb9 	bl	8000280 <__aeabi_uldivmod>
 800230e:	4603      	mov	r3, r0
 8002310:	460c      	mov	r4, r1
 8002312:	461a      	mov	r2, r3
 8002314:	4b2c      	ldr	r3, [pc, #176]	; (80023c8 <UART_SetConfig+0x384>)
 8002316:	fba3 1302 	umull	r1, r3, r3, r2
 800231a:	095b      	lsrs	r3, r3, #5
 800231c:	2164      	movs	r1, #100	; 0x64
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	3332      	adds	r3, #50	; 0x32
 8002328:	4a27      	ldr	r2, [pc, #156]	; (80023c8 <UART_SetConfig+0x384>)
 800232a:	fba2 2303 	umull	r2, r3, r2, r3
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002336:	4498      	add	r8, r3
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	461d      	mov	r5, r3
 800233c:	f04f 0600 	mov.w	r6, #0
 8002340:	46a9      	mov	r9, r5
 8002342:	46b2      	mov	sl, r6
 8002344:	eb19 0309 	adds.w	r3, r9, r9
 8002348:	eb4a 040a 	adc.w	r4, sl, sl
 800234c:	4699      	mov	r9, r3
 800234e:	46a2      	mov	sl, r4
 8002350:	eb19 0905 	adds.w	r9, r9, r5
 8002354:	eb4a 0a06 	adc.w	sl, sl, r6
 8002358:	f04f 0100 	mov.w	r1, #0
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002364:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002368:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800236c:	4689      	mov	r9, r1
 800236e:	4692      	mov	sl, r2
 8002370:	eb19 0005 	adds.w	r0, r9, r5
 8002374:	eb4a 0106 	adc.w	r1, sl, r6
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	461d      	mov	r5, r3
 800237e:	f04f 0600 	mov.w	r6, #0
 8002382:	196b      	adds	r3, r5, r5
 8002384:	eb46 0406 	adc.w	r4, r6, r6
 8002388:	461a      	mov	r2, r3
 800238a:	4623      	mov	r3, r4
 800238c:	f7fd ff78 	bl	8000280 <__aeabi_uldivmod>
 8002390:	4603      	mov	r3, r0
 8002392:	460c      	mov	r4, r1
 8002394:	461a      	mov	r2, r3
 8002396:	4b0c      	ldr	r3, [pc, #48]	; (80023c8 <UART_SetConfig+0x384>)
 8002398:	fba3 1302 	umull	r1, r3, r3, r2
 800239c:	095b      	lsrs	r3, r3, #5
 800239e:	2164      	movs	r1, #100	; 0x64
 80023a0:	fb01 f303 	mul.w	r3, r1, r3
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	3332      	adds	r3, #50	; 0x32
 80023aa:	4a07      	ldr	r2, [pc, #28]	; (80023c8 <UART_SetConfig+0x384>)
 80023ac:	fba2 2303 	umull	r2, r3, r2, r3
 80023b0:	095b      	lsrs	r3, r3, #5
 80023b2:	f003 0207 	and.w	r2, r3, #7
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4442      	add	r2, r8
 80023bc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80023be:	e1b2      	b.n	8002726 <UART_SetConfig+0x6e2>
 80023c0:	40011000 	.word	0x40011000
 80023c4:	40011400 	.word	0x40011400
 80023c8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4ad7      	ldr	r2, [pc, #860]	; (8002730 <UART_SetConfig+0x6ec>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d005      	beq.n	80023e2 <UART_SetConfig+0x39e>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4ad6      	ldr	r2, [pc, #856]	; (8002734 <UART_SetConfig+0x6f0>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	f040 80d1 	bne.w	8002584 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80023e2:	f7ff fa7b 	bl	80018dc <HAL_RCC_GetPCLK2Freq>
 80023e6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	469a      	mov	sl, r3
 80023ec:	f04f 0b00 	mov.w	fp, #0
 80023f0:	46d0      	mov	r8, sl
 80023f2:	46d9      	mov	r9, fp
 80023f4:	eb18 0308 	adds.w	r3, r8, r8
 80023f8:	eb49 0409 	adc.w	r4, r9, r9
 80023fc:	4698      	mov	r8, r3
 80023fe:	46a1      	mov	r9, r4
 8002400:	eb18 080a 	adds.w	r8, r8, sl
 8002404:	eb49 090b 	adc.w	r9, r9, fp
 8002408:	f04f 0100 	mov.w	r1, #0
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002414:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002418:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800241c:	4688      	mov	r8, r1
 800241e:	4691      	mov	r9, r2
 8002420:	eb1a 0508 	adds.w	r5, sl, r8
 8002424:	eb4b 0609 	adc.w	r6, fp, r9
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	4619      	mov	r1, r3
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	f04f 0400 	mov.w	r4, #0
 800243a:	0094      	lsls	r4, r2, #2
 800243c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002440:	008b      	lsls	r3, r1, #2
 8002442:	461a      	mov	r2, r3
 8002444:	4623      	mov	r3, r4
 8002446:	4628      	mov	r0, r5
 8002448:	4631      	mov	r1, r6
 800244a:	f7fd ff19 	bl	8000280 <__aeabi_uldivmod>
 800244e:	4603      	mov	r3, r0
 8002450:	460c      	mov	r4, r1
 8002452:	461a      	mov	r2, r3
 8002454:	4bb8      	ldr	r3, [pc, #736]	; (8002738 <UART_SetConfig+0x6f4>)
 8002456:	fba3 2302 	umull	r2, r3, r3, r2
 800245a:	095b      	lsrs	r3, r3, #5
 800245c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	469b      	mov	fp, r3
 8002464:	f04f 0c00 	mov.w	ip, #0
 8002468:	46d9      	mov	r9, fp
 800246a:	46e2      	mov	sl, ip
 800246c:	eb19 0309 	adds.w	r3, r9, r9
 8002470:	eb4a 040a 	adc.w	r4, sl, sl
 8002474:	4699      	mov	r9, r3
 8002476:	46a2      	mov	sl, r4
 8002478:	eb19 090b 	adds.w	r9, r9, fp
 800247c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002480:	f04f 0100 	mov.w	r1, #0
 8002484:	f04f 0200 	mov.w	r2, #0
 8002488:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800248c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002490:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002494:	4689      	mov	r9, r1
 8002496:	4692      	mov	sl, r2
 8002498:	eb1b 0509 	adds.w	r5, fp, r9
 800249c:	eb4c 060a 	adc.w	r6, ip, sl
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4619      	mov	r1, r3
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	f04f 0300 	mov.w	r3, #0
 80024ae:	f04f 0400 	mov.w	r4, #0
 80024b2:	0094      	lsls	r4, r2, #2
 80024b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80024b8:	008b      	lsls	r3, r1, #2
 80024ba:	461a      	mov	r2, r3
 80024bc:	4623      	mov	r3, r4
 80024be:	4628      	mov	r0, r5
 80024c0:	4631      	mov	r1, r6
 80024c2:	f7fd fedd 	bl	8000280 <__aeabi_uldivmod>
 80024c6:	4603      	mov	r3, r0
 80024c8:	460c      	mov	r4, r1
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b9a      	ldr	r3, [pc, #616]	; (8002738 <UART_SetConfig+0x6f4>)
 80024ce:	fba3 1302 	umull	r1, r3, r3, r2
 80024d2:	095b      	lsrs	r3, r3, #5
 80024d4:	2164      	movs	r1, #100	; 0x64
 80024d6:	fb01 f303 	mul.w	r3, r1, r3
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	011b      	lsls	r3, r3, #4
 80024de:	3332      	adds	r3, #50	; 0x32
 80024e0:	4a95      	ldr	r2, [pc, #596]	; (8002738 <UART_SetConfig+0x6f4>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	095b      	lsrs	r3, r3, #5
 80024e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024ec:	4498      	add	r8, r3
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	469b      	mov	fp, r3
 80024f2:	f04f 0c00 	mov.w	ip, #0
 80024f6:	46d9      	mov	r9, fp
 80024f8:	46e2      	mov	sl, ip
 80024fa:	eb19 0309 	adds.w	r3, r9, r9
 80024fe:	eb4a 040a 	adc.w	r4, sl, sl
 8002502:	4699      	mov	r9, r3
 8002504:	46a2      	mov	sl, r4
 8002506:	eb19 090b 	adds.w	r9, r9, fp
 800250a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800250e:	f04f 0100 	mov.w	r1, #0
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800251a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800251e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002522:	4689      	mov	r9, r1
 8002524:	4692      	mov	sl, r2
 8002526:	eb1b 0509 	adds.w	r5, fp, r9
 800252a:	eb4c 060a 	adc.w	r6, ip, sl
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	4619      	mov	r1, r3
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	f04f 0300 	mov.w	r3, #0
 800253c:	f04f 0400 	mov.w	r4, #0
 8002540:	0094      	lsls	r4, r2, #2
 8002542:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002546:	008b      	lsls	r3, r1, #2
 8002548:	461a      	mov	r2, r3
 800254a:	4623      	mov	r3, r4
 800254c:	4628      	mov	r0, r5
 800254e:	4631      	mov	r1, r6
 8002550:	f7fd fe96 	bl	8000280 <__aeabi_uldivmod>
 8002554:	4603      	mov	r3, r0
 8002556:	460c      	mov	r4, r1
 8002558:	461a      	mov	r2, r3
 800255a:	4b77      	ldr	r3, [pc, #476]	; (8002738 <UART_SetConfig+0x6f4>)
 800255c:	fba3 1302 	umull	r1, r3, r3, r2
 8002560:	095b      	lsrs	r3, r3, #5
 8002562:	2164      	movs	r1, #100	; 0x64
 8002564:	fb01 f303 	mul.w	r3, r1, r3
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	3332      	adds	r3, #50	; 0x32
 800256e:	4a72      	ldr	r2, [pc, #456]	; (8002738 <UART_SetConfig+0x6f4>)
 8002570:	fba2 2303 	umull	r2, r3, r2, r3
 8002574:	095b      	lsrs	r3, r3, #5
 8002576:	f003 020f 	and.w	r2, r3, #15
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4442      	add	r2, r8
 8002580:	609a      	str	r2, [r3, #8]
 8002582:	e0d0      	b.n	8002726 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002584:	f7ff f996 	bl	80018b4 <HAL_RCC_GetPCLK1Freq>
 8002588:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	469a      	mov	sl, r3
 800258e:	f04f 0b00 	mov.w	fp, #0
 8002592:	46d0      	mov	r8, sl
 8002594:	46d9      	mov	r9, fp
 8002596:	eb18 0308 	adds.w	r3, r8, r8
 800259a:	eb49 0409 	adc.w	r4, r9, r9
 800259e:	4698      	mov	r8, r3
 80025a0:	46a1      	mov	r9, r4
 80025a2:	eb18 080a 	adds.w	r8, r8, sl
 80025a6:	eb49 090b 	adc.w	r9, r9, fp
 80025aa:	f04f 0100 	mov.w	r1, #0
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80025b6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80025ba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80025be:	4688      	mov	r8, r1
 80025c0:	4691      	mov	r9, r2
 80025c2:	eb1a 0508 	adds.w	r5, sl, r8
 80025c6:	eb4b 0609 	adc.w	r6, fp, r9
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	4619      	mov	r1, r3
 80025d0:	f04f 0200 	mov.w	r2, #0
 80025d4:	f04f 0300 	mov.w	r3, #0
 80025d8:	f04f 0400 	mov.w	r4, #0
 80025dc:	0094      	lsls	r4, r2, #2
 80025de:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80025e2:	008b      	lsls	r3, r1, #2
 80025e4:	461a      	mov	r2, r3
 80025e6:	4623      	mov	r3, r4
 80025e8:	4628      	mov	r0, r5
 80025ea:	4631      	mov	r1, r6
 80025ec:	f7fd fe48 	bl	8000280 <__aeabi_uldivmod>
 80025f0:	4603      	mov	r3, r0
 80025f2:	460c      	mov	r4, r1
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b50      	ldr	r3, [pc, #320]	; (8002738 <UART_SetConfig+0x6f4>)
 80025f8:	fba3 2302 	umull	r2, r3, r3, r2
 80025fc:	095b      	lsrs	r3, r3, #5
 80025fe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	469b      	mov	fp, r3
 8002606:	f04f 0c00 	mov.w	ip, #0
 800260a:	46d9      	mov	r9, fp
 800260c:	46e2      	mov	sl, ip
 800260e:	eb19 0309 	adds.w	r3, r9, r9
 8002612:	eb4a 040a 	adc.w	r4, sl, sl
 8002616:	4699      	mov	r9, r3
 8002618:	46a2      	mov	sl, r4
 800261a:	eb19 090b 	adds.w	r9, r9, fp
 800261e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002622:	f04f 0100 	mov.w	r1, #0
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800262e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002632:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002636:	4689      	mov	r9, r1
 8002638:	4692      	mov	sl, r2
 800263a:	eb1b 0509 	adds.w	r5, fp, r9
 800263e:	eb4c 060a 	adc.w	r6, ip, sl
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	4619      	mov	r1, r3
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	f04f 0400 	mov.w	r4, #0
 8002654:	0094      	lsls	r4, r2, #2
 8002656:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800265a:	008b      	lsls	r3, r1, #2
 800265c:	461a      	mov	r2, r3
 800265e:	4623      	mov	r3, r4
 8002660:	4628      	mov	r0, r5
 8002662:	4631      	mov	r1, r6
 8002664:	f7fd fe0c 	bl	8000280 <__aeabi_uldivmod>
 8002668:	4603      	mov	r3, r0
 800266a:	460c      	mov	r4, r1
 800266c:	461a      	mov	r2, r3
 800266e:	4b32      	ldr	r3, [pc, #200]	; (8002738 <UART_SetConfig+0x6f4>)
 8002670:	fba3 1302 	umull	r1, r3, r3, r2
 8002674:	095b      	lsrs	r3, r3, #5
 8002676:	2164      	movs	r1, #100	; 0x64
 8002678:	fb01 f303 	mul.w	r3, r1, r3
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	011b      	lsls	r3, r3, #4
 8002680:	3332      	adds	r3, #50	; 0x32
 8002682:	4a2d      	ldr	r2, [pc, #180]	; (8002738 <UART_SetConfig+0x6f4>)
 8002684:	fba2 2303 	umull	r2, r3, r2, r3
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800268e:	4498      	add	r8, r3
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	469b      	mov	fp, r3
 8002694:	f04f 0c00 	mov.w	ip, #0
 8002698:	46d9      	mov	r9, fp
 800269a:	46e2      	mov	sl, ip
 800269c:	eb19 0309 	adds.w	r3, r9, r9
 80026a0:	eb4a 040a 	adc.w	r4, sl, sl
 80026a4:	4699      	mov	r9, r3
 80026a6:	46a2      	mov	sl, r4
 80026a8:	eb19 090b 	adds.w	r9, r9, fp
 80026ac:	eb4a 0a0c 	adc.w	sl, sl, ip
 80026b0:	f04f 0100 	mov.w	r1, #0
 80026b4:	f04f 0200 	mov.w	r2, #0
 80026b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026bc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80026c0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80026c4:	4689      	mov	r9, r1
 80026c6:	4692      	mov	sl, r2
 80026c8:	eb1b 0509 	adds.w	r5, fp, r9
 80026cc:	eb4c 060a 	adc.w	r6, ip, sl
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	4619      	mov	r1, r3
 80026d6:	f04f 0200 	mov.w	r2, #0
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	f04f 0400 	mov.w	r4, #0
 80026e2:	0094      	lsls	r4, r2, #2
 80026e4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026e8:	008b      	lsls	r3, r1, #2
 80026ea:	461a      	mov	r2, r3
 80026ec:	4623      	mov	r3, r4
 80026ee:	4628      	mov	r0, r5
 80026f0:	4631      	mov	r1, r6
 80026f2:	f7fd fdc5 	bl	8000280 <__aeabi_uldivmod>
 80026f6:	4603      	mov	r3, r0
 80026f8:	460c      	mov	r4, r1
 80026fa:	461a      	mov	r2, r3
 80026fc:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <UART_SetConfig+0x6f4>)
 80026fe:	fba3 1302 	umull	r1, r3, r3, r2
 8002702:	095b      	lsrs	r3, r3, #5
 8002704:	2164      	movs	r1, #100	; 0x64
 8002706:	fb01 f303 	mul.w	r3, r1, r3
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	011b      	lsls	r3, r3, #4
 800270e:	3332      	adds	r3, #50	; 0x32
 8002710:	4a09      	ldr	r2, [pc, #36]	; (8002738 <UART_SetConfig+0x6f4>)
 8002712:	fba2 2303 	umull	r2, r3, r2, r3
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	f003 020f 	and.w	r2, r3, #15
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4442      	add	r2, r8
 8002722:	609a      	str	r2, [r3, #8]
}
 8002724:	e7ff      	b.n	8002726 <UART_SetConfig+0x6e2>
 8002726:	bf00      	nop
 8002728:	3714      	adds	r7, #20
 800272a:	46bd      	mov	sp, r7
 800272c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002730:	40011000 	.word	0x40011000
 8002734:	40011400 	.word	0x40011400
 8002738:	51eb851f 	.word	0x51eb851f

0800273c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f103 0208 	add.w	r2, r3, #8
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002754:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f103 0208 	add.w	r2, r3, #8
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f103 0208 	add.w	r2, r3, #8
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002770:	bf00      	nop
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002796:	b480      	push	{r7}
 8002798:	b085      	sub	sp, #20
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
 800279e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	601a      	str	r2, [r3, #0]
}
 80027d2:	bf00      	nop
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027de:	b480      	push	{r7}
 80027e0:	b085      	sub	sp, #20
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027f4:	d103      	bne.n	80027fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	e00c      	b.n	8002818 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3308      	adds	r3, #8
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	e002      	b.n	800280c <vListInsert+0x2e>
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	429a      	cmp	r2, r3
 8002816:	d2f6      	bcs.n	8002806 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	68fa      	ldr	r2, [r7, #12]
 800282c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	1c5a      	adds	r2, r3, #1
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	601a      	str	r2, [r3, #0]
}
 8002844:	bf00      	nop
 8002846:	3714      	adds	r7, #20
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	691b      	ldr	r3, [r3, #16]
 800285c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	6892      	ldr	r2, [r2, #8]
 8002866:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6852      	ldr	r2, [r2, #4]
 8002870:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	429a      	cmp	r2, r3
 800287a:	d103      	bne.n	8002884 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	1e5a      	subs	r2, r3, #1
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d109      	bne.n	80028cc <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80028b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028bc:	f383 8811 	msr	BASEPRI, r3
 80028c0:	f3bf 8f6f 	isb	sy
 80028c4:	f3bf 8f4f 	dsb	sy
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	e7fe      	b.n	80028ca <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80028cc:	f001 ff36 	bl	800473c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d8:	68f9      	ldr	r1, [r7, #12]
 80028da:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80028dc:	fb01 f303 	mul.w	r3, r1, r3
 80028e0:	441a      	add	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028fc:	3b01      	subs	r3, #1
 80028fe:	68f9      	ldr	r1, [r7, #12]
 8002900:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002902:	fb01 f303 	mul.w	r3, r1, r3
 8002906:	441a      	add	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	22ff      	movs	r2, #255	; 0xff
 8002910:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	22ff      	movs	r2, #255	; 0xff
 8002918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d114      	bne.n	800294c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	691b      	ldr	r3, [r3, #16]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d01a      	beq.n	8002960 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	3310      	adds	r3, #16
 800292e:	4618      	mov	r0, r3
 8002930:	f001 f82c 	bl	800398c <xTaskRemoveFromEventList>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d012      	beq.n	8002960 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800293a:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <xQueueGenericReset+0xcc>)
 800293c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	f3bf 8f4f 	dsb	sy
 8002946:	f3bf 8f6f 	isb	sy
 800294a:	e009      	b.n	8002960 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	3310      	adds	r3, #16
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fef3 	bl	800273c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	3324      	adds	r3, #36	; 0x24
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff feee 	bl	800273c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002960:	f001 ff1a 	bl	8004798 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002964:	2301      	movs	r3, #1
}
 8002966:	4618      	mov	r0, r3
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	e000ed04 	.word	0xe000ed04

08002974 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08a      	sub	sp, #40	; 0x28
 8002978:	af02      	add	r7, sp, #8
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	4613      	mov	r3, r2
 8002980:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d109      	bne.n	800299c <xQueueGenericCreate+0x28>
 8002988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800298c:	f383 8811 	msr	BASEPRI, r3
 8002990:	f3bf 8f6f 	isb	sy
 8002994:	f3bf 8f4f 	dsb	sy
 8002998:	613b      	str	r3, [r7, #16]
 800299a:	e7fe      	b.n	800299a <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d102      	bne.n	80029a8 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80029a2:	2300      	movs	r3, #0
 80029a4:	61fb      	str	r3, [r7, #28]
 80029a6:	e004      	b.n	80029b2 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	68ba      	ldr	r2, [r7, #8]
 80029ac:	fb02 f303 	mul.w	r3, r2, r3
 80029b0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	3350      	adds	r3, #80	; 0x50
 80029b6:	4618      	mov	r0, r3
 80029b8:	f001 ffda 	bl	8004970 <pvPortMalloc>
 80029bc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d00d      	beq.n	80029e0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	3350      	adds	r3, #80	; 0x50
 80029cc:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029ce:	79fa      	ldrb	r2, [r7, #7]
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	4613      	mov	r3, r2
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	68b9      	ldr	r1, [r7, #8]
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 f805 	bl	80029ea <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80029e0:	69bb      	ldr	r3, [r7, #24]
	}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3720      	adds	r7, #32
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b084      	sub	sp, #16
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
 80029f6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d103      	bne.n	8002a06 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	e002      	b.n	8002a0c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a18:	2101      	movs	r1, #1
 8002a1a:	69b8      	ldr	r0, [r7, #24]
 8002a1c:	f7ff ff42 	bl	80028a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	78fa      	ldrb	r2, [r7, #3]
 8002a24:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a28:	bf00      	nop
 8002a2a:	3710      	adds	r7, #16
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b08e      	sub	sp, #56	; 0x38
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d109      	bne.n	8002a60 <xQueueGenericSend+0x30>
 8002a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a50:	f383 8811 	msr	BASEPRI, r3
 8002a54:	f3bf 8f6f 	isb	sy
 8002a58:	f3bf 8f4f 	dsb	sy
 8002a5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a5e:	e7fe      	b.n	8002a5e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d103      	bne.n	8002a6e <xQueueGenericSend+0x3e>
 8002a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <xQueueGenericSend+0x42>
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e000      	b.n	8002a74 <xQueueGenericSend+0x44>
 8002a72:	2300      	movs	r3, #0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d109      	bne.n	8002a8c <xQueueGenericSend+0x5c>
 8002a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a7c:	f383 8811 	msr	BASEPRI, r3
 8002a80:	f3bf 8f6f 	isb	sy
 8002a84:	f3bf 8f4f 	dsb	sy
 8002a88:	627b      	str	r3, [r7, #36]	; 0x24
 8002a8a:	e7fe      	b.n	8002a8a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d103      	bne.n	8002a9a <xQueueGenericSend+0x6a>
 8002a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d101      	bne.n	8002a9e <xQueueGenericSend+0x6e>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <xQueueGenericSend+0x70>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d109      	bne.n	8002ab8 <xQueueGenericSend+0x88>
 8002aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa8:	f383 8811 	msr	BASEPRI, r3
 8002aac:	f3bf 8f6f 	isb	sy
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	623b      	str	r3, [r7, #32]
 8002ab6:	e7fe      	b.n	8002ab6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ab8:	f001 f900 	bl	8003cbc <xTaskGetSchedulerState>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d102      	bne.n	8002ac8 <xQueueGenericSend+0x98>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <xQueueGenericSend+0x9c>
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e000      	b.n	8002ace <xQueueGenericSend+0x9e>
 8002acc:	2300      	movs	r3, #0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d109      	bne.n	8002ae6 <xQueueGenericSend+0xb6>
 8002ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad6:	f383 8811 	msr	BASEPRI, r3
 8002ada:	f3bf 8f6f 	isb	sy
 8002ade:	f3bf 8f4f 	dsb	sy
 8002ae2:	61fb      	str	r3, [r7, #28]
 8002ae4:	e7fe      	b.n	8002ae4 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ae6:	f001 fe29 	bl	800473c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d302      	bcc.n	8002afc <xQueueGenericSend+0xcc>
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d129      	bne.n	8002b50 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	68b9      	ldr	r1, [r7, #8]
 8002b00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b02:	f000 f9ff 	bl	8002f04 <prvCopyDataToQueue>
 8002b06:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d010      	beq.n	8002b32 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b12:	3324      	adds	r3, #36	; 0x24
 8002b14:	4618      	mov	r0, r3
 8002b16:	f000 ff39 	bl	800398c <xTaskRemoveFromEventList>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d013      	beq.n	8002b48 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b20:	4b3f      	ldr	r3, [pc, #252]	; (8002c20 <xQueueGenericSend+0x1f0>)
 8002b22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	f3bf 8f4f 	dsb	sy
 8002b2c:	f3bf 8f6f 	isb	sy
 8002b30:	e00a      	b.n	8002b48 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d007      	beq.n	8002b48 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b38:	4b39      	ldr	r3, [pc, #228]	; (8002c20 <xQueueGenericSend+0x1f0>)
 8002b3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	f3bf 8f4f 	dsb	sy
 8002b44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002b48:	f001 fe26 	bl	8004798 <vPortExitCritical>
				return pdPASS;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e063      	b.n	8002c18 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d103      	bne.n	8002b5e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002b56:	f001 fe1f 	bl	8004798 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	e05c      	b.n	8002c18 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d106      	bne.n	8002b72 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002b64:	f107 0314 	add.w	r3, r7, #20
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 ff71 	bl	8003a50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002b72:	f001 fe11 	bl	8004798 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002b76:	f000 fcef 	bl	8003558 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b7a:	f001 fddf 	bl	800473c <vPortEnterCritical>
 8002b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b84:	b25b      	sxtb	r3, r3
 8002b86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b8a:	d103      	bne.n	8002b94 <xQueueGenericSend+0x164>
 8002b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b9a:	b25b      	sxtb	r3, r3
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ba0:	d103      	bne.n	8002baa <xQueueGenericSend+0x17a>
 8002ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002baa:	f001 fdf5 	bl	8004798 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002bae:	1d3a      	adds	r2, r7, #4
 8002bb0:	f107 0314 	add.w	r3, r7, #20
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 ff60 	bl	8003a7c <xTaskCheckForTimeOut>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d124      	bne.n	8002c0c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002bc2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bc4:	f000 fa96 	bl	80030f4 <prvIsQueueFull>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d018      	beq.n	8002c00 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd0:	3310      	adds	r3, #16
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	4611      	mov	r1, r2
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 fe8a 	bl	80038f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002bdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bde:	f000 fa21 	bl	8003024 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002be2:	f000 fcc7 	bl	8003574 <xTaskResumeAll>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f47f af7c 	bne.w	8002ae6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8002bee:	4b0c      	ldr	r3, [pc, #48]	; (8002c20 <xQueueGenericSend+0x1f0>)
 8002bf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	f3bf 8f4f 	dsb	sy
 8002bfa:	f3bf 8f6f 	isb	sy
 8002bfe:	e772      	b.n	8002ae6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c02:	f000 fa0f 	bl	8003024 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c06:	f000 fcb5 	bl	8003574 <xTaskResumeAll>
 8002c0a:	e76c      	b.n	8002ae6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c0e:	f000 fa09 	bl	8003024 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c12:	f000 fcaf 	bl	8003574 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3738      	adds	r7, #56	; 0x38
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	e000ed04 	.word	0xe000ed04

08002c24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08e      	sub	sp, #56	; 0x38
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
 8002c30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d109      	bne.n	8002c50 <xQueueGenericSendFromISR+0x2c>
 8002c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c40:	f383 8811 	msr	BASEPRI, r3
 8002c44:	f3bf 8f6f 	isb	sy
 8002c48:	f3bf 8f4f 	dsb	sy
 8002c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c4e:	e7fe      	b.n	8002c4e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d103      	bne.n	8002c5e <xQueueGenericSendFromISR+0x3a>
 8002c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <xQueueGenericSendFromISR+0x3e>
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e000      	b.n	8002c64 <xQueueGenericSendFromISR+0x40>
 8002c62:	2300      	movs	r3, #0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d109      	bne.n	8002c7c <xQueueGenericSendFromISR+0x58>
 8002c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c6c:	f383 8811 	msr	BASEPRI, r3
 8002c70:	f3bf 8f6f 	isb	sy
 8002c74:	f3bf 8f4f 	dsb	sy
 8002c78:	623b      	str	r3, [r7, #32]
 8002c7a:	e7fe      	b.n	8002c7a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d103      	bne.n	8002c8a <xQueueGenericSendFromISR+0x66>
 8002c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d101      	bne.n	8002c8e <xQueueGenericSendFromISR+0x6a>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <xQueueGenericSendFromISR+0x6c>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d109      	bne.n	8002ca8 <xQueueGenericSendFromISR+0x84>
 8002c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c98:	f383 8811 	msr	BASEPRI, r3
 8002c9c:	f3bf 8f6f 	isb	sy
 8002ca0:	f3bf 8f4f 	dsb	sy
 8002ca4:	61fb      	str	r3, [r7, #28]
 8002ca6:	e7fe      	b.n	8002ca6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ca8:	f001 fe24 	bl	80048f4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002cac:	f3ef 8211 	mrs	r2, BASEPRI
 8002cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb4:	f383 8811 	msr	BASEPRI, r3
 8002cb8:	f3bf 8f6f 	isb	sy
 8002cbc:	f3bf 8f4f 	dsb	sy
 8002cc0:	61ba      	str	r2, [r7, #24]
 8002cc2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002cc4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d302      	bcc.n	8002cda <xQueueGenericSendFromISR+0xb6>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d12c      	bne.n	8002d34 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cdc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ce0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ce4:	683a      	ldr	r2, [r7, #0]
 8002ce6:	68b9      	ldr	r1, [r7, #8]
 8002ce8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cea:	f000 f90b 	bl	8002f04 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002cee:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002cf2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cf6:	d112      	bne.n	8002d1e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d016      	beq.n	8002d2e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d02:	3324      	adds	r3, #36	; 0x24
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 fe41 	bl	800398c <xTaskRemoveFromEventList>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00e      	beq.n	8002d2e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00b      	beq.n	8002d2e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	e007      	b.n	8002d2e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002d22:	3301      	adds	r3, #1
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	b25a      	sxtb	r2, r3
 8002d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002d32:	e001      	b.n	8002d38 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	637b      	str	r3, [r7, #52]	; 0x34
 8002d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d3a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3738      	adds	r7, #56	; 0x38
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b08c      	sub	sp, #48	; 0x30
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d109      	bne.n	8002d7a <xQueueReceive+0x2e>
	__asm volatile
 8002d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d6a:	f383 8811 	msr	BASEPRI, r3
 8002d6e:	f3bf 8f6f 	isb	sy
 8002d72:	f3bf 8f4f 	dsb	sy
 8002d76:	623b      	str	r3, [r7, #32]
 8002d78:	e7fe      	b.n	8002d78 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d103      	bne.n	8002d88 <xQueueReceive+0x3c>
 8002d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d101      	bne.n	8002d8c <xQueueReceive+0x40>
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e000      	b.n	8002d8e <xQueueReceive+0x42>
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d109      	bne.n	8002da6 <xQueueReceive+0x5a>
 8002d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d96:	f383 8811 	msr	BASEPRI, r3
 8002d9a:	f3bf 8f6f 	isb	sy
 8002d9e:	f3bf 8f4f 	dsb	sy
 8002da2:	61fb      	str	r3, [r7, #28]
 8002da4:	e7fe      	b.n	8002da4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002da6:	f000 ff89 	bl	8003cbc <xTaskGetSchedulerState>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d102      	bne.n	8002db6 <xQueueReceive+0x6a>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <xQueueReceive+0x6e>
 8002db6:	2301      	movs	r3, #1
 8002db8:	e000      	b.n	8002dbc <xQueueReceive+0x70>
 8002dba:	2300      	movs	r3, #0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d109      	bne.n	8002dd4 <xQueueReceive+0x88>
 8002dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dc4:	f383 8811 	msr	BASEPRI, r3
 8002dc8:	f3bf 8f6f 	isb	sy
 8002dcc:	f3bf 8f4f 	dsb	sy
 8002dd0:	61bb      	str	r3, [r7, #24]
 8002dd2:	e7fe      	b.n	8002dd2 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002dd4:	f001 fcb2 	bl	800473c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ddc:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d01f      	beq.n	8002e24 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002de4:	68b9      	ldr	r1, [r7, #8]
 8002de6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002de8:	f000 f8f6 	bl	8002fd8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dee:	1e5a      	subs	r2, r3, #1
 8002df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002df2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00f      	beq.n	8002e1c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dfe:	3310      	adds	r3, #16
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 fdc3 	bl	800398c <xTaskRemoveFromEventList>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d007      	beq.n	8002e1c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e0c:	4b3c      	ldr	r3, [pc, #240]	; (8002f00 <xQueueReceive+0x1b4>)
 8002e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	f3bf 8f4f 	dsb	sy
 8002e18:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e1c:	f001 fcbc 	bl	8004798 <vPortExitCritical>
				return pdPASS;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e069      	b.n	8002ef8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d103      	bne.n	8002e32 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e2a:	f001 fcb5 	bl	8004798 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	e062      	b.n	8002ef8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d106      	bne.n	8002e46 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e38:	f107 0310 	add.w	r3, r7, #16
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 fe07 	bl	8003a50 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e42:	2301      	movs	r3, #1
 8002e44:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e46:	f001 fca7 	bl	8004798 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e4a:	f000 fb85 	bl	8003558 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e4e:	f001 fc75 	bl	800473c <vPortEnterCritical>
 8002e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e58:	b25b      	sxtb	r3, r3
 8002e5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e5e:	d103      	bne.n	8002e68 <xQueueReceive+0x11c>
 8002e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e6e:	b25b      	sxtb	r3, r3
 8002e70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e74:	d103      	bne.n	8002e7e <xQueueReceive+0x132>
 8002e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e7e:	f001 fc8b 	bl	8004798 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e82:	1d3a      	adds	r2, r7, #4
 8002e84:	f107 0310 	add.w	r3, r7, #16
 8002e88:	4611      	mov	r1, r2
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f000 fdf6 	bl	8003a7c <xTaskCheckForTimeOut>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d123      	bne.n	8002ede <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002e96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002e98:	f000 f916 	bl	80030c8 <prvIsQueueEmpty>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d017      	beq.n	8002ed2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea4:	3324      	adds	r3, #36	; 0x24
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	4611      	mov	r1, r2
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fd20 	bl	80038f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002eb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002eb2:	f000 f8b7 	bl	8003024 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002eb6:	f000 fb5d 	bl	8003574 <xTaskResumeAll>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d189      	bne.n	8002dd4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002ec0:	4b0f      	ldr	r3, [pc, #60]	; (8002f00 <xQueueReceive+0x1b4>)
 8002ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ec6:	601a      	str	r2, [r3, #0]
 8002ec8:	f3bf 8f4f 	dsb	sy
 8002ecc:	f3bf 8f6f 	isb	sy
 8002ed0:	e780      	b.n	8002dd4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002ed2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ed4:	f000 f8a6 	bl	8003024 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ed8:	f000 fb4c 	bl	8003574 <xTaskResumeAll>
 8002edc:	e77a      	b.n	8002dd4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002ede:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ee0:	f000 f8a0 	bl	8003024 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ee4:	f000 fb46 	bl	8003574 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ee8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002eea:	f000 f8ed 	bl	80030c8 <prvIsQueueEmpty>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	f43f af6f 	beq.w	8002dd4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002ef6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3730      	adds	r7, #48	; 0x30
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	e000ed04 	.word	0xe000ed04

08002f04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002f10:	2300      	movs	r3, #0
 8002f12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10d      	bne.n	8002f3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d14d      	bne.n	8002fc6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 fee2 	bl	8003cf8 <xTaskPriorityDisinherit>
 8002f34:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	609a      	str	r2, [r3, #8]
 8002f3c:	e043      	b.n	8002fc6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d119      	bne.n	8002f78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6858      	ldr	r0, [r3, #4]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	68b9      	ldr	r1, [r7, #8]
 8002f50:	f001 ff28 	bl	8004da4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5c:	441a      	add	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d32b      	bcc.n	8002fc6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	605a      	str	r2, [r3, #4]
 8002f76:	e026      	b.n	8002fc6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	68d8      	ldr	r0, [r3, #12]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f80:	461a      	mov	r2, r3
 8002f82:	68b9      	ldr	r1, [r7, #8]
 8002f84:	f001 ff0e 	bl	8004da4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	68da      	ldr	r2, [r3, #12]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f90:	425b      	negs	r3, r3
 8002f92:	441a      	add	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d207      	bcs.n	8002fb4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fac:	425b      	negs	r3, r3
 8002fae:	441a      	add	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d105      	bne.n	8002fc6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d002      	beq.n	8002fc6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1c5a      	adds	r2, r3, #1
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002fce:	697b      	ldr	r3, [r7, #20]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3718      	adds	r7, #24
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d018      	beq.n	800301c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68da      	ldr	r2, [r3, #12]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	441a      	add	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68da      	ldr	r2, [r3, #12]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	429a      	cmp	r2, r3
 8003002:	d303      	bcc.n	800300c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68d9      	ldr	r1, [r3, #12]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003014:	461a      	mov	r2, r3
 8003016:	6838      	ldr	r0, [r7, #0]
 8003018:	f001 fec4 	bl	8004da4 <memcpy>
	}
}
 800301c:	bf00      	nop
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800302c:	f001 fb86 	bl	800473c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003036:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003038:	e011      	b.n	800305e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303e:	2b00      	cmp	r3, #0
 8003040:	d012      	beq.n	8003068 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	3324      	adds	r3, #36	; 0x24
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fca0 	bl	800398c <xTaskRemoveFromEventList>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d001      	beq.n	8003056 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003052:	f000 fd73 	bl	8003b3c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003056:	7bfb      	ldrb	r3, [r7, #15]
 8003058:	3b01      	subs	r3, #1
 800305a:	b2db      	uxtb	r3, r3
 800305c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800305e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003062:	2b00      	cmp	r3, #0
 8003064:	dce9      	bgt.n	800303a <prvUnlockQueue+0x16>
 8003066:	e000      	b.n	800306a <prvUnlockQueue+0x46>
					break;
 8003068:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	22ff      	movs	r2, #255	; 0xff
 800306e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003072:	f001 fb91 	bl	8004798 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003076:	f001 fb61 	bl	800473c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003080:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003082:	e011      	b.n	80030a8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d012      	beq.n	80030b2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	3310      	adds	r3, #16
 8003090:	4618      	mov	r0, r3
 8003092:	f000 fc7b 	bl	800398c <xTaskRemoveFromEventList>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800309c:	f000 fd4e 	bl	8003b3c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80030a0:	7bbb      	ldrb	r3, [r7, #14]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	dce9      	bgt.n	8003084 <prvUnlockQueue+0x60>
 80030b0:	e000      	b.n	80030b4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80030b2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	22ff      	movs	r2, #255	; 0xff
 80030b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80030bc:	f001 fb6c 	bl	8004798 <vPortExitCritical>
}
 80030c0:	bf00      	nop
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80030d0:	f001 fb34 	bl	800473c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d102      	bne.n	80030e2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80030dc:	2301      	movs	r3, #1
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	e001      	b.n	80030e6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80030e2:	2300      	movs	r3, #0
 80030e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80030e6:	f001 fb57 	bl	8004798 <vPortExitCritical>

	return xReturn;
 80030ea:	68fb      	ldr	r3, [r7, #12]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80030fc:	f001 fb1e 	bl	800473c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003108:	429a      	cmp	r2, r3
 800310a:	d102      	bne.n	8003112 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800310c:	2301      	movs	r3, #1
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	e001      	b.n	8003116 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003112:	2300      	movs	r3, #0
 8003114:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003116:	f001 fb3f 	bl	8004798 <vPortExitCritical>

	return xReturn;
 800311a:	68fb      	ldr	r3, [r7, #12]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800312e:	2300      	movs	r3, #0
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	e014      	b.n	800315e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003134:	4a0e      	ldr	r2, [pc, #56]	; (8003170 <vQueueAddToRegistry+0x4c>)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10b      	bne.n	8003158 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003140:	490b      	ldr	r1, [pc, #44]	; (8003170 <vQueueAddToRegistry+0x4c>)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800314a:	4a09      	ldr	r2, [pc, #36]	; (8003170 <vQueueAddToRegistry+0x4c>)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	4413      	add	r3, r2
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003156:	e005      	b.n	8003164 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	3301      	adds	r3, #1
 800315c:	60fb      	str	r3, [r7, #12]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2b07      	cmp	r3, #7
 8003162:	d9e7      	bls.n	8003134 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003164:	bf00      	nop
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr
 8003170:	20012e80 	.word	0x20012e80

08003174 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003174:	b580      	push	{r7, lr}
 8003176:	b086      	sub	sp, #24
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003184:	f001 fada 	bl	800473c <vPortEnterCritical>
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800318e:	b25b      	sxtb	r3, r3
 8003190:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003194:	d103      	bne.n	800319e <vQueueWaitForMessageRestricted+0x2a>
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031a4:	b25b      	sxtb	r3, r3
 80031a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031aa:	d103      	bne.n	80031b4 <vQueueWaitForMessageRestricted+0x40>
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031b4:	f001 faf0 	bl	8004798 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d106      	bne.n	80031ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	3324      	adds	r3, #36	; 0x24
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	68b9      	ldr	r1, [r7, #8]
 80031c8:	4618      	mov	r0, r3
 80031ca:	f000 fbb5 	bl	8003938 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80031ce:	6978      	ldr	r0, [r7, #20]
 80031d0:	f7ff ff28 	bl	8003024 <prvUnlockQueue>
	}
 80031d4:	bf00      	nop
 80031d6:	3718      	adds	r7, #24
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b08c      	sub	sp, #48	; 0x30
 80031e0:	af04      	add	r7, sp, #16
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	603b      	str	r3, [r7, #0]
 80031e8:	4613      	mov	r3, r2
 80031ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80031ec:	88fb      	ldrh	r3, [r7, #6]
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	4618      	mov	r0, r3
 80031f2:	f001 fbbd 	bl	8004970 <pvPortMalloc>
 80031f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00e      	beq.n	800321c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80031fe:	2058      	movs	r0, #88	; 0x58
 8003200:	f001 fbb6 	bl	8004970 <pvPortMalloc>
 8003204:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d003      	beq.n	8003214 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	631a      	str	r2, [r3, #48]	; 0x30
 8003212:	e005      	b.n	8003220 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003214:	6978      	ldr	r0, [r7, #20]
 8003216:	f001 fc6d 	bl	8004af4 <vPortFree>
 800321a:	e001      	b.n	8003220 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800321c:	2300      	movs	r3, #0
 800321e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d013      	beq.n	800324e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003226:	88fa      	ldrh	r2, [r7, #6]
 8003228:	2300      	movs	r3, #0
 800322a:	9303      	str	r3, [sp, #12]
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	9302      	str	r3, [sp, #8]
 8003230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003232:	9301      	str	r3, [sp, #4]
 8003234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	68b9      	ldr	r1, [r7, #8]
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	f000 f80e 	bl	800325e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003242:	69f8      	ldr	r0, [r7, #28]
 8003244:	f000 f89a 	bl	800337c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003248:	2301      	movs	r3, #1
 800324a:	61bb      	str	r3, [r7, #24]
 800324c:	e002      	b.n	8003254 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800324e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003252:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003254:	69bb      	ldr	r3, [r7, #24]
	}
 8003256:	4618      	mov	r0, r3
 8003258:	3720      	adds	r7, #32
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b088      	sub	sp, #32
 8003262:	af00      	add	r7, sp, #0
 8003264:	60f8      	str	r0, [r7, #12]
 8003266:	60b9      	str	r1, [r7, #8]
 8003268:	607a      	str	r2, [r7, #4]
 800326a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800326c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	461a      	mov	r2, r3
 8003276:	21a5      	movs	r1, #165	; 0xa5
 8003278:	f001 fd9f 	bl	8004dba <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800327c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800327e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003286:	3b01      	subs	r3, #1
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	4413      	add	r3, r2
 800328c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	f023 0307 	bic.w	r3, r3, #7
 8003294:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	2b00      	cmp	r3, #0
 800329e:	d009      	beq.n	80032b4 <prvInitialiseNewTask+0x56>
 80032a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a4:	f383 8811 	msr	BASEPRI, r3
 80032a8:	f3bf 8f6f 	isb	sy
 80032ac:	f3bf 8f4f 	dsb	sy
 80032b0:	617b      	str	r3, [r7, #20]
 80032b2:	e7fe      	b.n	80032b2 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d01f      	beq.n	80032fa <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032ba:	2300      	movs	r3, #0
 80032bc:	61fb      	str	r3, [r7, #28]
 80032be:	e012      	b.n	80032e6 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	4413      	add	r3, r2
 80032c6:	7819      	ldrb	r1, [r3, #0]
 80032c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	4413      	add	r3, r2
 80032ce:	3334      	adds	r3, #52	; 0x34
 80032d0:	460a      	mov	r2, r1
 80032d2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80032d4:	68ba      	ldr	r2, [r7, #8]
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	4413      	add	r3, r2
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d006      	beq.n	80032ee <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	3301      	adds	r3, #1
 80032e4:	61fb      	str	r3, [r7, #28]
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	2b09      	cmp	r3, #9
 80032ea:	d9e9      	bls.n	80032c0 <prvInitialiseNewTask+0x62>
 80032ec:	e000      	b.n	80032f0 <prvInitialiseNewTask+0x92>
			{
				break;
 80032ee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80032f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80032f8:	e003      	b.n	8003302 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80032fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003304:	2b04      	cmp	r3, #4
 8003306:	d901      	bls.n	800330c <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003308:	2304      	movs	r3, #4
 800330a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800330c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800330e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003310:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003314:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003316:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8003318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331a:	2200      	movs	r2, #0
 800331c:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800331e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003320:	3304      	adds	r3, #4
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff fa2a 	bl	800277c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800332a:	3318      	adds	r3, #24
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fa25 	bl	800277c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003334:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003336:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800333a:	f1c3 0205 	rsb	r2, r3, #5
 800333e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003340:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003344:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003346:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334a:	2200      	movs	r2, #0
 800334c:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800334e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	68f9      	ldr	r1, [r7, #12]
 800335a:	69b8      	ldr	r0, [r7, #24]
 800335c:	f001 f8c4 	bl	80044e8 <pxPortInitialiseStack>
 8003360:	4602      	mov	r2, r0
 8003362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003364:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800336c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800336e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003370:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003372:	bf00      	nop
 8003374:	3720      	adds	r7, #32
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
	...

0800337c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003384:	f001 f9da 	bl	800473c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003388:	4b2c      	ldr	r3, [pc, #176]	; (800343c <prvAddNewTaskToReadyList+0xc0>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	3301      	adds	r3, #1
 800338e:	4a2b      	ldr	r2, [pc, #172]	; (800343c <prvAddNewTaskToReadyList+0xc0>)
 8003390:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003392:	4b2b      	ldr	r3, [pc, #172]	; (8003440 <prvAddNewTaskToReadyList+0xc4>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800339a:	4a29      	ldr	r2, [pc, #164]	; (8003440 <prvAddNewTaskToReadyList+0xc4>)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80033a0:	4b26      	ldr	r3, [pc, #152]	; (800343c <prvAddNewTaskToReadyList+0xc0>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d110      	bne.n	80033ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80033a8:	f000 fbec 	bl	8003b84 <prvInitialiseTaskLists>
 80033ac:	e00d      	b.n	80033ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80033ae:	4b25      	ldr	r3, [pc, #148]	; (8003444 <prvAddNewTaskToReadyList+0xc8>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d109      	bne.n	80033ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80033b6:	4b22      	ldr	r3, [pc, #136]	; (8003440 <prvAddNewTaskToReadyList+0xc4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d802      	bhi.n	80033ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80033c4:	4a1e      	ldr	r2, [pc, #120]	; (8003440 <prvAddNewTaskToReadyList+0xc4>)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80033ca:	4b1f      	ldr	r3, [pc, #124]	; (8003448 <prvAddNewTaskToReadyList+0xcc>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	3301      	adds	r3, #1
 80033d0:	4a1d      	ldr	r2, [pc, #116]	; (8003448 <prvAddNewTaskToReadyList+0xcc>)
 80033d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80033d4:	4b1c      	ldr	r3, [pc, #112]	; (8003448 <prvAddNewTaskToReadyList+0xcc>)
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e0:	2201      	movs	r2, #1
 80033e2:	409a      	lsls	r2, r3
 80033e4:	4b19      	ldr	r3, [pc, #100]	; (800344c <prvAddNewTaskToReadyList+0xd0>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	4a18      	ldr	r2, [pc, #96]	; (800344c <prvAddNewTaskToReadyList+0xd0>)
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4a15      	ldr	r2, [pc, #84]	; (8003450 <prvAddNewTaskToReadyList+0xd4>)
 80033fc:	441a      	add	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	3304      	adds	r3, #4
 8003402:	4619      	mov	r1, r3
 8003404:	4610      	mov	r0, r2
 8003406:	f7ff f9c6 	bl	8002796 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800340a:	f001 f9c5 	bl	8004798 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800340e:	4b0d      	ldr	r3, [pc, #52]	; (8003444 <prvAddNewTaskToReadyList+0xc8>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00e      	beq.n	8003434 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003416:	4b0a      	ldr	r3, [pc, #40]	; (8003440 <prvAddNewTaskToReadyList+0xc4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003420:	429a      	cmp	r2, r3
 8003422:	d207      	bcs.n	8003434 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003424:	4b0b      	ldr	r3, [pc, #44]	; (8003454 <prvAddNewTaskToReadyList+0xd8>)
 8003426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	f3bf 8f4f 	dsb	sy
 8003430:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003434:	bf00      	nop
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	2000016c 	.word	0x2000016c
 8003440:	20000094 	.word	0x20000094
 8003444:	20000178 	.word	0x20000178
 8003448:	20000188 	.word	0x20000188
 800344c:	20000174 	.word	0x20000174
 8003450:	20000098 	.word	0x20000098
 8003454:	e000ed04 	.word	0xe000ed04

08003458 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003460:	2300      	movs	r3, #0
 8003462:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d016      	beq.n	8003498 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800346a:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <vTaskDelay+0x60>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d009      	beq.n	8003486 <vTaskDelay+0x2e>
 8003472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003476:	f383 8811 	msr	BASEPRI, r3
 800347a:	f3bf 8f6f 	isb	sy
 800347e:	f3bf 8f4f 	dsb	sy
 8003482:	60bb      	str	r3, [r7, #8]
 8003484:	e7fe      	b.n	8003484 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003486:	f000 f867 	bl	8003558 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800348a:	2100      	movs	r1, #0
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 fcb7 	bl	8003e00 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003492:	f000 f86f 	bl	8003574 <xTaskResumeAll>
 8003496:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d107      	bne.n	80034ae <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800349e:	4b07      	ldr	r3, [pc, #28]	; (80034bc <vTaskDelay+0x64>)
 80034a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	f3bf 8f4f 	dsb	sy
 80034aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80034ae:	bf00      	nop
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000194 	.word	0x20000194
 80034bc:	e000ed04 	.word	0xe000ed04

080034c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b086      	sub	sp, #24
 80034c4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80034c6:	4b1e      	ldr	r3, [pc, #120]	; (8003540 <vTaskStartScheduler+0x80>)
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	2300      	movs	r3, #0
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	2300      	movs	r3, #0
 80034d0:	2282      	movs	r2, #130	; 0x82
 80034d2:	491c      	ldr	r1, [pc, #112]	; (8003544 <vTaskStartScheduler+0x84>)
 80034d4:	481c      	ldr	r0, [pc, #112]	; (8003548 <vTaskStartScheduler+0x88>)
 80034d6:	f7ff fe81 	bl	80031dc <xTaskCreate>
 80034da:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d102      	bne.n	80034e8 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80034e2:	f000 fcf3 	bl	8003ecc <xTimerCreateTimerTask>
 80034e6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d115      	bne.n	800351a <vTaskStartScheduler+0x5a>
 80034ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f2:	f383 8811 	msr	BASEPRI, r3
 80034f6:	f3bf 8f6f 	isb	sy
 80034fa:	f3bf 8f4f 	dsb	sy
 80034fe:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003500:	4b12      	ldr	r3, [pc, #72]	; (800354c <vTaskStartScheduler+0x8c>)
 8003502:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003506:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003508:	4b11      	ldr	r3, [pc, #68]	; (8003550 <vTaskStartScheduler+0x90>)
 800350a:	2201      	movs	r2, #1
 800350c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800350e:	4b11      	ldr	r3, [pc, #68]	; (8003554 <vTaskStartScheduler+0x94>)
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003514:	f001 f874 	bl	8004600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003518:	e00d      	b.n	8003536 <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003520:	d109      	bne.n	8003536 <vTaskStartScheduler+0x76>
 8003522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003526:	f383 8811 	msr	BASEPRI, r3
 800352a:	f3bf 8f6f 	isb	sy
 800352e:	f3bf 8f4f 	dsb	sy
 8003532:	607b      	str	r3, [r7, #4]
 8003534:	e7fe      	b.n	8003534 <vTaskStartScheduler+0x74>
}
 8003536:	bf00      	nop
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	20000190 	.word	0x20000190
 8003544:	0800567c 	.word	0x0800567c
 8003548:	08003b55 	.word	0x08003b55
 800354c:	2000018c 	.word	0x2000018c
 8003550:	20000178 	.word	0x20000178
 8003554:	20000170 	.word	0x20000170

08003558 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003558:	b480      	push	{r7}
 800355a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800355c:	4b04      	ldr	r3, [pc, #16]	; (8003570 <vTaskSuspendAll+0x18>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	3301      	adds	r3, #1
 8003562:	4a03      	ldr	r2, [pc, #12]	; (8003570 <vTaskSuspendAll+0x18>)
 8003564:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003566:	bf00      	nop
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	20000194 	.word	0x20000194

08003574 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800357e:	2300      	movs	r3, #0
 8003580:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003582:	4b41      	ldr	r3, [pc, #260]	; (8003688 <xTaskResumeAll+0x114>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d109      	bne.n	800359e <xTaskResumeAll+0x2a>
 800358a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800358e:	f383 8811 	msr	BASEPRI, r3
 8003592:	f3bf 8f6f 	isb	sy
 8003596:	f3bf 8f4f 	dsb	sy
 800359a:	603b      	str	r3, [r7, #0]
 800359c:	e7fe      	b.n	800359c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800359e:	f001 f8cd 	bl	800473c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80035a2:	4b39      	ldr	r3, [pc, #228]	; (8003688 <xTaskResumeAll+0x114>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	4a37      	ldr	r2, [pc, #220]	; (8003688 <xTaskResumeAll+0x114>)
 80035aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035ac:	4b36      	ldr	r3, [pc, #216]	; (8003688 <xTaskResumeAll+0x114>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d161      	bne.n	8003678 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80035b4:	4b35      	ldr	r3, [pc, #212]	; (800368c <xTaskResumeAll+0x118>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d05d      	beq.n	8003678 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035bc:	e02e      	b.n	800361c <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035be:	4b34      	ldr	r3, [pc, #208]	; (8003690 <xTaskResumeAll+0x11c>)
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	3318      	adds	r3, #24
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff f940 	bl	8002850 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	3304      	adds	r3, #4
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff f93b 	bl	8002850 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035de:	2201      	movs	r2, #1
 80035e0:	409a      	lsls	r2, r3
 80035e2:	4b2c      	ldr	r3, [pc, #176]	; (8003694 <xTaskResumeAll+0x120>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	4a2a      	ldr	r2, [pc, #168]	; (8003694 <xTaskResumeAll+0x120>)
 80035ea:	6013      	str	r3, [r2, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4a27      	ldr	r2, [pc, #156]	; (8003698 <xTaskResumeAll+0x124>)
 80035fa:	441a      	add	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	3304      	adds	r3, #4
 8003600:	4619      	mov	r1, r3
 8003602:	4610      	mov	r0, r2
 8003604:	f7ff f8c7 	bl	8002796 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800360c:	4b23      	ldr	r3, [pc, #140]	; (800369c <xTaskResumeAll+0x128>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003612:	429a      	cmp	r2, r3
 8003614:	d302      	bcc.n	800361c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8003616:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <xTaskResumeAll+0x12c>)
 8003618:	2201      	movs	r2, #1
 800361a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800361c:	4b1c      	ldr	r3, [pc, #112]	; (8003690 <xTaskResumeAll+0x11c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1cc      	bne.n	80035be <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800362a:	f000 fb27 	bl	8003c7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800362e:	4b1d      	ldr	r3, [pc, #116]	; (80036a4 <xTaskResumeAll+0x130>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d010      	beq.n	800365c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800363a:	f000 f847 	bl	80036cc <xTaskIncrementTick>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8003644:	4b16      	ldr	r3, [pc, #88]	; (80036a0 <xTaskResumeAll+0x12c>)
 8003646:	2201      	movs	r2, #1
 8003648:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3b01      	subs	r3, #1
 800364e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1f1      	bne.n	800363a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8003656:	4b13      	ldr	r3, [pc, #76]	; (80036a4 <xTaskResumeAll+0x130>)
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800365c:	4b10      	ldr	r3, [pc, #64]	; (80036a0 <xTaskResumeAll+0x12c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d009      	beq.n	8003678 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003664:	2301      	movs	r3, #1
 8003666:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003668:	4b0f      	ldr	r3, [pc, #60]	; (80036a8 <xTaskResumeAll+0x134>)
 800366a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	f3bf 8f4f 	dsb	sy
 8003674:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003678:	f001 f88e 	bl	8004798 <vPortExitCritical>

	return xAlreadyYielded;
 800367c:	68bb      	ldr	r3, [r7, #8]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	20000194 	.word	0x20000194
 800368c:	2000016c 	.word	0x2000016c
 8003690:	2000012c 	.word	0x2000012c
 8003694:	20000174 	.word	0x20000174
 8003698:	20000098 	.word	0x20000098
 800369c:	20000094 	.word	0x20000094
 80036a0:	20000180 	.word	0x20000180
 80036a4:	2000017c 	.word	0x2000017c
 80036a8:	e000ed04 	.word	0xe000ed04

080036ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80036b2:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <xTaskGetTickCount+0x1c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80036b8:	687b      	ldr	r3, [r7, #4]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	20000170 	.word	0x20000170

080036cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036d6:	4b4e      	ldr	r3, [pc, #312]	; (8003810 <xTaskIncrementTick+0x144>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f040 8087 	bne.w	80037ee <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80036e0:	4b4c      	ldr	r3, [pc, #304]	; (8003814 <xTaskIncrementTick+0x148>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	3301      	adds	r3, #1
 80036e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80036e8:	4a4a      	ldr	r2, [pc, #296]	; (8003814 <xTaskIncrementTick+0x148>)
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d11f      	bne.n	8003734 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80036f4:	4b48      	ldr	r3, [pc, #288]	; (8003818 <xTaskIncrementTick+0x14c>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d009      	beq.n	8003712 <xTaskIncrementTick+0x46>
 80036fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003702:	f383 8811 	msr	BASEPRI, r3
 8003706:	f3bf 8f6f 	isb	sy
 800370a:	f3bf 8f4f 	dsb	sy
 800370e:	603b      	str	r3, [r7, #0]
 8003710:	e7fe      	b.n	8003710 <xTaskIncrementTick+0x44>
 8003712:	4b41      	ldr	r3, [pc, #260]	; (8003818 <xTaskIncrementTick+0x14c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	4b40      	ldr	r3, [pc, #256]	; (800381c <xTaskIncrementTick+0x150>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a3e      	ldr	r2, [pc, #248]	; (8003818 <xTaskIncrementTick+0x14c>)
 800371e:	6013      	str	r3, [r2, #0]
 8003720:	4a3e      	ldr	r2, [pc, #248]	; (800381c <xTaskIncrementTick+0x150>)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	4b3e      	ldr	r3, [pc, #248]	; (8003820 <xTaskIncrementTick+0x154>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	3301      	adds	r3, #1
 800372c:	4a3c      	ldr	r2, [pc, #240]	; (8003820 <xTaskIncrementTick+0x154>)
 800372e:	6013      	str	r3, [r2, #0]
 8003730:	f000 faa4 	bl	8003c7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003734:	4b3b      	ldr	r3, [pc, #236]	; (8003824 <xTaskIncrementTick+0x158>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	429a      	cmp	r2, r3
 800373c:	d348      	bcc.n	80037d0 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800373e:	4b36      	ldr	r3, [pc, #216]	; (8003818 <xTaskIncrementTick+0x14c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d104      	bne.n	8003752 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003748:	4b36      	ldr	r3, [pc, #216]	; (8003824 <xTaskIncrementTick+0x158>)
 800374a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800374e:	601a      	str	r2, [r3, #0]
					break;
 8003750:	e03e      	b.n	80037d0 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003752:	4b31      	ldr	r3, [pc, #196]	; (8003818 <xTaskIncrementTick+0x14c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	429a      	cmp	r2, r3
 8003768:	d203      	bcs.n	8003772 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800376a:	4a2e      	ldr	r2, [pc, #184]	; (8003824 <xTaskIncrementTick+0x158>)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003770:	e02e      	b.n	80037d0 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	3304      	adds	r3, #4
 8003776:	4618      	mov	r0, r3
 8003778:	f7ff f86a 	bl	8002850 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003780:	2b00      	cmp	r3, #0
 8003782:	d004      	beq.n	800378e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	3318      	adds	r3, #24
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff f861 	bl	8002850 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003792:	2201      	movs	r2, #1
 8003794:	409a      	lsls	r2, r3
 8003796:	4b24      	ldr	r3, [pc, #144]	; (8003828 <xTaskIncrementTick+0x15c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4313      	orrs	r3, r2
 800379c:	4a22      	ldr	r2, [pc, #136]	; (8003828 <xTaskIncrementTick+0x15c>)
 800379e:	6013      	str	r3, [r2, #0]
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037a4:	4613      	mov	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	4413      	add	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	4a1f      	ldr	r2, [pc, #124]	; (800382c <xTaskIncrementTick+0x160>)
 80037ae:	441a      	add	r2, r3
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	3304      	adds	r3, #4
 80037b4:	4619      	mov	r1, r3
 80037b6:	4610      	mov	r0, r2
 80037b8:	f7fe ffed 	bl	8002796 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c0:	4b1b      	ldr	r3, [pc, #108]	; (8003830 <xTaskIncrementTick+0x164>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d3b9      	bcc.n	800373e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80037ca:	2301      	movs	r3, #1
 80037cc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037ce:	e7b6      	b.n	800373e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80037d0:	4b17      	ldr	r3, [pc, #92]	; (8003830 <xTaskIncrementTick+0x164>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037d6:	4915      	ldr	r1, [pc, #84]	; (800382c <xTaskIncrementTick+0x160>)
 80037d8:	4613      	mov	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4413      	add	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	440b      	add	r3, r1
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d907      	bls.n	80037f8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80037e8:	2301      	movs	r3, #1
 80037ea:	617b      	str	r3, [r7, #20]
 80037ec:	e004      	b.n	80037f8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80037ee:	4b11      	ldr	r3, [pc, #68]	; (8003834 <xTaskIncrementTick+0x168>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	3301      	adds	r3, #1
 80037f4:	4a0f      	ldr	r2, [pc, #60]	; (8003834 <xTaskIncrementTick+0x168>)
 80037f6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80037f8:	4b0f      	ldr	r3, [pc, #60]	; (8003838 <xTaskIncrementTick+0x16c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8003800:	2301      	movs	r3, #1
 8003802:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003804:	697b      	ldr	r3, [r7, #20]
}
 8003806:	4618      	mov	r0, r3
 8003808:	3718      	adds	r7, #24
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	20000194 	.word	0x20000194
 8003814:	20000170 	.word	0x20000170
 8003818:	20000124 	.word	0x20000124
 800381c:	20000128 	.word	0x20000128
 8003820:	20000184 	.word	0x20000184
 8003824:	2000018c 	.word	0x2000018c
 8003828:	20000174 	.word	0x20000174
 800382c:	20000098 	.word	0x20000098
 8003830:	20000094 	.word	0x20000094
 8003834:	2000017c 	.word	0x2000017c
 8003838:	20000180 	.word	0x20000180

0800383c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800383c:	b480      	push	{r7}
 800383e:	b087      	sub	sp, #28
 8003840:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003842:	4b26      	ldr	r3, [pc, #152]	; (80038dc <vTaskSwitchContext+0xa0>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800384a:	4b25      	ldr	r3, [pc, #148]	; (80038e0 <vTaskSwitchContext+0xa4>)
 800384c:	2201      	movs	r2, #1
 800384e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003850:	e03e      	b.n	80038d0 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8003852:	4b23      	ldr	r3, [pc, #140]	; (80038e0 <vTaskSwitchContext+0xa4>)
 8003854:	2200      	movs	r2, #0
 8003856:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003858:	4b22      	ldr	r3, [pc, #136]	; (80038e4 <vTaskSwitchContext+0xa8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	fab3 f383 	clz	r3, r3
 8003864:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003866:	7afb      	ldrb	r3, [r7, #11]
 8003868:	f1c3 031f 	rsb	r3, r3, #31
 800386c:	617b      	str	r3, [r7, #20]
 800386e:	491e      	ldr	r1, [pc, #120]	; (80038e8 <vTaskSwitchContext+0xac>)
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	440b      	add	r3, r1
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d109      	bne.n	8003896 <vTaskSwitchContext+0x5a>
	__asm volatile
 8003882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003886:	f383 8811 	msr	BASEPRI, r3
 800388a:	f3bf 8f6f 	isb	sy
 800388e:	f3bf 8f4f 	dsb	sy
 8003892:	607b      	str	r3, [r7, #4]
 8003894:	e7fe      	b.n	8003894 <vTaskSwitchContext+0x58>
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	4613      	mov	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	4a11      	ldr	r2, [pc, #68]	; (80038e8 <vTaskSwitchContext+0xac>)
 80038a2:	4413      	add	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	605a      	str	r2, [r3, #4]
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	3308      	adds	r3, #8
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d104      	bne.n	80038c6 <vTaskSwitchContext+0x8a>
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	685a      	ldr	r2, [r3, #4]
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	605a      	str	r2, [r3, #4]
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	4a07      	ldr	r2, [pc, #28]	; (80038ec <vTaskSwitchContext+0xb0>)
 80038ce:	6013      	str	r3, [r2, #0]
}
 80038d0:	bf00      	nop
 80038d2:	371c      	adds	r7, #28
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	20000194 	.word	0x20000194
 80038e0:	20000180 	.word	0x20000180
 80038e4:	20000174 	.word	0x20000174
 80038e8:	20000098 	.word	0x20000098
 80038ec:	20000094 	.word	0x20000094

080038f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d109      	bne.n	8003914 <vTaskPlaceOnEventList+0x24>
 8003900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003904:	f383 8811 	msr	BASEPRI, r3
 8003908:	f3bf 8f6f 	isb	sy
 800390c:	f3bf 8f4f 	dsb	sy
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	e7fe      	b.n	8003912 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003914:	4b07      	ldr	r3, [pc, #28]	; (8003934 <vTaskPlaceOnEventList+0x44>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	3318      	adds	r3, #24
 800391a:	4619      	mov	r1, r3
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7fe ff5e 	bl	80027de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003922:	2101      	movs	r1, #1
 8003924:	6838      	ldr	r0, [r7, #0]
 8003926:	f000 fa6b 	bl	8003e00 <prvAddCurrentTaskToDelayedList>
}
 800392a:	bf00      	nop
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	20000094 	.word	0x20000094

08003938 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d109      	bne.n	800395e <vTaskPlaceOnEventListRestricted+0x26>
 800394a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800394e:	f383 8811 	msr	BASEPRI, r3
 8003952:	f3bf 8f6f 	isb	sy
 8003956:	f3bf 8f4f 	dsb	sy
 800395a:	617b      	str	r3, [r7, #20]
 800395c:	e7fe      	b.n	800395c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800395e:	4b0a      	ldr	r3, [pc, #40]	; (8003988 <vTaskPlaceOnEventListRestricted+0x50>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3318      	adds	r3, #24
 8003964:	4619      	mov	r1, r3
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f7fe ff15 	bl	8002796 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d002      	beq.n	8003978 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003972:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003976:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	68b8      	ldr	r0, [r7, #8]
 800397c:	f000 fa40 	bl	8003e00 <prvAddCurrentTaskToDelayedList>
	}
 8003980:	bf00      	nop
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	20000094 	.word	0x20000094

0800398c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d109      	bne.n	80039b6 <xTaskRemoveFromEventList+0x2a>
 80039a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a6:	f383 8811 	msr	BASEPRI, r3
 80039aa:	f3bf 8f6f 	isb	sy
 80039ae:	f3bf 8f4f 	dsb	sy
 80039b2:	60fb      	str	r3, [r7, #12]
 80039b4:	e7fe      	b.n	80039b4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	3318      	adds	r3, #24
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fe ff48 	bl	8002850 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039c0:	4b1d      	ldr	r3, [pc, #116]	; (8003a38 <xTaskRemoveFromEventList+0xac>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d11c      	bne.n	8003a02 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	3304      	adds	r3, #4
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fe ff3f 	bl	8002850 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d6:	2201      	movs	r2, #1
 80039d8:	409a      	lsls	r2, r3
 80039da:	4b18      	ldr	r3, [pc, #96]	; (8003a3c <xTaskRemoveFromEventList+0xb0>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4313      	orrs	r3, r2
 80039e0:	4a16      	ldr	r2, [pc, #88]	; (8003a3c <xTaskRemoveFromEventList+0xb0>)
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e8:	4613      	mov	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4413      	add	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4a13      	ldr	r2, [pc, #76]	; (8003a40 <xTaskRemoveFromEventList+0xb4>)
 80039f2:	441a      	add	r2, r3
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	3304      	adds	r3, #4
 80039f8:	4619      	mov	r1, r3
 80039fa:	4610      	mov	r0, r2
 80039fc:	f7fe fecb 	bl	8002796 <vListInsertEnd>
 8003a00:	e005      	b.n	8003a0e <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	3318      	adds	r3, #24
 8003a06:	4619      	mov	r1, r3
 8003a08:	480e      	ldr	r0, [pc, #56]	; (8003a44 <xTaskRemoveFromEventList+0xb8>)
 8003a0a:	f7fe fec4 	bl	8002796 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a12:	4b0d      	ldr	r3, [pc, #52]	; (8003a48 <xTaskRemoveFromEventList+0xbc>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d905      	bls.n	8003a28 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003a20:	4b0a      	ldr	r3, [pc, #40]	; (8003a4c <xTaskRemoveFromEventList+0xc0>)
 8003a22:	2201      	movs	r2, #1
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	e001      	b.n	8003a2c <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003a2c:	697b      	ldr	r3, [r7, #20]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3718      	adds	r7, #24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	20000194 	.word	0x20000194
 8003a3c:	20000174 	.word	0x20000174
 8003a40:	20000098 	.word	0x20000098
 8003a44:	2000012c 	.word	0x2000012c
 8003a48:	20000094 	.word	0x20000094
 8003a4c:	20000180 	.word	0x20000180

08003a50 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003a58:	4b06      	ldr	r3, [pc, #24]	; (8003a74 <vTaskInternalSetTimeOutState+0x24>)
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003a60:	4b05      	ldr	r3, [pc, #20]	; (8003a78 <vTaskInternalSetTimeOutState+0x28>)
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	605a      	str	r2, [r3, #4]
}
 8003a68:	bf00      	nop
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	20000184 	.word	0x20000184
 8003a78:	20000170 	.word	0x20000170

08003a7c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d109      	bne.n	8003aa0 <xTaskCheckForTimeOut+0x24>
 8003a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a90:	f383 8811 	msr	BASEPRI, r3
 8003a94:	f3bf 8f6f 	isb	sy
 8003a98:	f3bf 8f4f 	dsb	sy
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	e7fe      	b.n	8003a9e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d109      	bne.n	8003aba <xTaskCheckForTimeOut+0x3e>
 8003aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aaa:	f383 8811 	msr	BASEPRI, r3
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	f3bf 8f4f 	dsb	sy
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	e7fe      	b.n	8003ab8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8003aba:	f000 fe3f 	bl	800473c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003abe:	4b1d      	ldr	r3, [pc, #116]	; (8003b34 <xTaskCheckForTimeOut+0xb8>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ad6:	d102      	bne.n	8003ade <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	61fb      	str	r3, [r7, #28]
 8003adc:	e023      	b.n	8003b26 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	4b15      	ldr	r3, [pc, #84]	; (8003b38 <xTaskCheckForTimeOut+0xbc>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d007      	beq.n	8003afa <xTaskCheckForTimeOut+0x7e>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	69ba      	ldr	r2, [r7, #24]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d302      	bcc.n	8003afa <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003af4:	2301      	movs	r3, #1
 8003af6:	61fb      	str	r3, [r7, #28]
 8003af8:	e015      	b.n	8003b26 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d20b      	bcs.n	8003b1c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	1ad2      	subs	r2, r2, r3
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff ff9d 	bl	8003a50 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003b16:	2300      	movs	r3, #0
 8003b18:	61fb      	str	r3, [r7, #28]
 8003b1a:	e004      	b.n	8003b26 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003b22:	2301      	movs	r3, #1
 8003b24:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003b26:	f000 fe37 	bl	8004798 <vPortExitCritical>

	return xReturn;
 8003b2a:	69fb      	ldr	r3, [r7, #28]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3720      	adds	r7, #32
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	20000170 	.word	0x20000170
 8003b38:	20000184 	.word	0x20000184

08003b3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003b40:	4b03      	ldr	r3, [pc, #12]	; (8003b50 <vTaskMissedYield+0x14>)
 8003b42:	2201      	movs	r2, #1
 8003b44:	601a      	str	r2, [r3, #0]
}
 8003b46:	bf00      	nop
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr
 8003b50:	20000180 	.word	0x20000180

08003b54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b082      	sub	sp, #8
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003b5c:	f000 f852 	bl	8003c04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003b60:	4b06      	ldr	r3, [pc, #24]	; (8003b7c <prvIdleTask+0x28>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d9f9      	bls.n	8003b5c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003b68:	4b05      	ldr	r3, [pc, #20]	; (8003b80 <prvIdleTask+0x2c>)
 8003b6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	f3bf 8f4f 	dsb	sy
 8003b74:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003b78:	e7f0      	b.n	8003b5c <prvIdleTask+0x8>
 8003b7a:	bf00      	nop
 8003b7c:	20000098 	.word	0x20000098
 8003b80:	e000ed04 	.word	0xe000ed04

08003b84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	607b      	str	r3, [r7, #4]
 8003b8e:	e00c      	b.n	8003baa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	4613      	mov	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4a12      	ldr	r2, [pc, #72]	; (8003be4 <prvInitialiseTaskLists+0x60>)
 8003b9c:	4413      	add	r3, r2
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe fdcc 	bl	800273c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	607b      	str	r3, [r7, #4]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d9ef      	bls.n	8003b90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003bb0:	480d      	ldr	r0, [pc, #52]	; (8003be8 <prvInitialiseTaskLists+0x64>)
 8003bb2:	f7fe fdc3 	bl	800273c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003bb6:	480d      	ldr	r0, [pc, #52]	; (8003bec <prvInitialiseTaskLists+0x68>)
 8003bb8:	f7fe fdc0 	bl	800273c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003bbc:	480c      	ldr	r0, [pc, #48]	; (8003bf0 <prvInitialiseTaskLists+0x6c>)
 8003bbe:	f7fe fdbd 	bl	800273c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003bc2:	480c      	ldr	r0, [pc, #48]	; (8003bf4 <prvInitialiseTaskLists+0x70>)
 8003bc4:	f7fe fdba 	bl	800273c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003bc8:	480b      	ldr	r0, [pc, #44]	; (8003bf8 <prvInitialiseTaskLists+0x74>)
 8003bca:	f7fe fdb7 	bl	800273c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003bce:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <prvInitialiseTaskLists+0x78>)
 8003bd0:	4a05      	ldr	r2, [pc, #20]	; (8003be8 <prvInitialiseTaskLists+0x64>)
 8003bd2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003bd4:	4b0a      	ldr	r3, [pc, #40]	; (8003c00 <prvInitialiseTaskLists+0x7c>)
 8003bd6:	4a05      	ldr	r2, [pc, #20]	; (8003bec <prvInitialiseTaskLists+0x68>)
 8003bd8:	601a      	str	r2, [r3, #0]
}
 8003bda:	bf00      	nop
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	20000098 	.word	0x20000098
 8003be8:	200000fc 	.word	0x200000fc
 8003bec:	20000110 	.word	0x20000110
 8003bf0:	2000012c 	.word	0x2000012c
 8003bf4:	20000140 	.word	0x20000140
 8003bf8:	20000158 	.word	0x20000158
 8003bfc:	20000124 	.word	0x20000124
 8003c00:	20000128 	.word	0x20000128

08003c04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c0a:	e019      	b.n	8003c40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003c0c:	f000 fd96 	bl	800473c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c10:	4b0f      	ldr	r3, [pc, #60]	; (8003c50 <prvCheckTasksWaitingTermination+0x4c>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7fe fe17 	bl	8002850 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003c22:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <prvCheckTasksWaitingTermination+0x50>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	4a0a      	ldr	r2, [pc, #40]	; (8003c54 <prvCheckTasksWaitingTermination+0x50>)
 8003c2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003c2c:	4b0a      	ldr	r3, [pc, #40]	; (8003c58 <prvCheckTasksWaitingTermination+0x54>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	3b01      	subs	r3, #1
 8003c32:	4a09      	ldr	r2, [pc, #36]	; (8003c58 <prvCheckTasksWaitingTermination+0x54>)
 8003c34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003c36:	f000 fdaf 	bl	8004798 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 f80e 	bl	8003c5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c40:	4b05      	ldr	r3, [pc, #20]	; (8003c58 <prvCheckTasksWaitingTermination+0x54>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1e1      	bne.n	8003c0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003c48:	bf00      	nop
 8003c4a:	3708      	adds	r7, #8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	20000140 	.word	0x20000140
 8003c54:	2000016c 	.word	0x2000016c
 8003c58:	20000154 	.word	0x20000154

08003c5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f000 ff43 	bl	8004af4 <vPortFree>
			vPortFree( pxTCB );
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 ff40 	bl	8004af4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003c74:	bf00      	nop
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c82:	4b0c      	ldr	r3, [pc, #48]	; (8003cb4 <prvResetNextTaskUnblockTime+0x38>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d104      	bne.n	8003c96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <prvResetNextTaskUnblockTime+0x3c>)
 8003c8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003c94:	e008      	b.n	8003ca8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c96:	4b07      	ldr	r3, [pc, #28]	; (8003cb4 <prvResetNextTaskUnblockTime+0x38>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	4a04      	ldr	r2, [pc, #16]	; (8003cb8 <prvResetNextTaskUnblockTime+0x3c>)
 8003ca6:	6013      	str	r3, [r2, #0]
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	20000124 	.word	0x20000124
 8003cb8:	2000018c 	.word	0x2000018c

08003cbc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003cc2:	4b0b      	ldr	r3, [pc, #44]	; (8003cf0 <xTaskGetSchedulerState+0x34>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d102      	bne.n	8003cd0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	607b      	str	r3, [r7, #4]
 8003cce:	e008      	b.n	8003ce2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cd0:	4b08      	ldr	r3, [pc, #32]	; (8003cf4 <xTaskGetSchedulerState+0x38>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d102      	bne.n	8003cde <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003cd8:	2302      	movs	r3, #2
 8003cda:	607b      	str	r3, [r7, #4]
 8003cdc:	e001      	b.n	8003ce2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003ce2:	687b      	ldr	r3, [r7, #4]
	}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	20000178 	.word	0x20000178
 8003cf4:	20000194 	.word	0x20000194

08003cf8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003d04:	2300      	movs	r3, #0
 8003d06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d06c      	beq.n	8003de8 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003d0e:	4b39      	ldr	r3, [pc, #228]	; (8003df4 <xTaskPriorityDisinherit+0xfc>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d009      	beq.n	8003d2c <xTaskPriorityDisinherit+0x34>
 8003d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d1c:	f383 8811 	msr	BASEPRI, r3
 8003d20:	f3bf 8f6f 	isb	sy
 8003d24:	f3bf 8f4f 	dsb	sy
 8003d28:	60fb      	str	r3, [r7, #12]
 8003d2a:	e7fe      	b.n	8003d2a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d109      	bne.n	8003d48 <xTaskPriorityDisinherit+0x50>
 8003d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d38:	f383 8811 	msr	BASEPRI, r3
 8003d3c:	f3bf 8f6f 	isb	sy
 8003d40:	f3bf 8f4f 	dsb	sy
 8003d44:	60bb      	str	r3, [r7, #8]
 8003d46:	e7fe      	b.n	8003d46 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d4c:	1e5a      	subs	r2, r3, #1
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d044      	beq.n	8003de8 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d140      	bne.n	8003de8 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	3304      	adds	r3, #4
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fe fd70 	bl	8002850 <uxListRemove>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d115      	bne.n	8003da2 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d7a:	491f      	ldr	r1, [pc, #124]	; (8003df8 <xTaskPriorityDisinherit+0x100>)
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10a      	bne.n	8003da2 <xTaskPriorityDisinherit+0xaa>
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	2201      	movs	r2, #1
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43da      	mvns	r2, r3
 8003d98:	4b18      	ldr	r3, [pc, #96]	; (8003dfc <xTaskPriorityDisinherit+0x104>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	4a17      	ldr	r2, [pc, #92]	; (8003dfc <xTaskPriorityDisinherit+0x104>)
 8003da0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dae:	f1c3 0205 	rsb	r2, r3, #5
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dba:	2201      	movs	r2, #1
 8003dbc:	409a      	lsls	r2, r3
 8003dbe:	4b0f      	ldr	r3, [pc, #60]	; (8003dfc <xTaskPriorityDisinherit+0x104>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	4a0d      	ldr	r2, [pc, #52]	; (8003dfc <xTaskPriorityDisinherit+0x104>)
 8003dc6:	6013      	str	r3, [r2, #0]
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dcc:	4613      	mov	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4413      	add	r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	4a08      	ldr	r2, [pc, #32]	; (8003df8 <xTaskPriorityDisinherit+0x100>)
 8003dd6:	441a      	add	r2, r3
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	3304      	adds	r3, #4
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4610      	mov	r0, r2
 8003de0:	f7fe fcd9 	bl	8002796 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003de4:	2301      	movs	r3, #1
 8003de6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003de8:	697b      	ldr	r3, [r7, #20]
	}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3718      	adds	r7, #24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	20000094 	.word	0x20000094
 8003df8:	20000098 	.word	0x20000098
 8003dfc:	20000174 	.word	0x20000174

08003e00 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003e0a:	4b29      	ldr	r3, [pc, #164]	; (8003eb0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003e10:	4b28      	ldr	r3, [pc, #160]	; (8003eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	3304      	adds	r3, #4
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fe fd1a 	bl	8002850 <uxListRemove>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10b      	bne.n	8003e3a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003e22:	4b24      	ldr	r3, [pc, #144]	; (8003eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e28:	2201      	movs	r2, #1
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	43da      	mvns	r2, r3
 8003e30:	4b21      	ldr	r3, [pc, #132]	; (8003eb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4013      	ands	r3, r2
 8003e36:	4a20      	ldr	r2, [pc, #128]	; (8003eb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003e38:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e40:	d10a      	bne.n	8003e58 <prvAddCurrentTaskToDelayedList+0x58>
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d007      	beq.n	8003e58 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e48:	4b1a      	ldr	r3, [pc, #104]	; (8003eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	4619      	mov	r1, r3
 8003e50:	481a      	ldr	r0, [pc, #104]	; (8003ebc <prvAddCurrentTaskToDelayedList+0xbc>)
 8003e52:	f7fe fca0 	bl	8002796 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003e56:	e026      	b.n	8003ea6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003e60:	4b14      	ldr	r3, [pc, #80]	; (8003eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d209      	bcs.n	8003e84 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e70:	4b13      	ldr	r3, [pc, #76]	; (8003ec0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	4b0f      	ldr	r3, [pc, #60]	; (8003eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	3304      	adds	r3, #4
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	4610      	mov	r0, r2
 8003e7e:	f7fe fcae 	bl	80027de <vListInsert>
}
 8003e82:	e010      	b.n	8003ea6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e84:	4b0f      	ldr	r3, [pc, #60]	; (8003ec4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	4b0a      	ldr	r3, [pc, #40]	; (8003eb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	3304      	adds	r3, #4
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4610      	mov	r0, r2
 8003e92:	f7fe fca4 	bl	80027de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003e96:	4b0c      	ldr	r3, [pc, #48]	; (8003ec8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d202      	bcs.n	8003ea6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003ea0:	4a09      	ldr	r2, [pc, #36]	; (8003ec8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	6013      	str	r3, [r2, #0]
}
 8003ea6:	bf00      	nop
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000170 	.word	0x20000170
 8003eb4:	20000094 	.word	0x20000094
 8003eb8:	20000174 	.word	0x20000174
 8003ebc:	20000158 	.word	0x20000158
 8003ec0:	20000128 	.word	0x20000128
 8003ec4:	20000124 	.word	0x20000124
 8003ec8:	2000018c 	.word	0x2000018c

08003ecc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003ed6:	f000 fad1 	bl	800447c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003eda:	4b11      	ldr	r3, [pc, #68]	; (8003f20 <xTimerCreateTimerTask+0x54>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00b      	beq.n	8003efa <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8003ee2:	4b10      	ldr	r3, [pc, #64]	; (8003f24 <xTimerCreateTimerTask+0x58>)
 8003ee4:	9301      	str	r3, [sp, #4]
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	2300      	movs	r3, #0
 8003eec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003ef0:	490d      	ldr	r1, [pc, #52]	; (8003f28 <xTimerCreateTimerTask+0x5c>)
 8003ef2:	480e      	ldr	r0, [pc, #56]	; (8003f2c <xTimerCreateTimerTask+0x60>)
 8003ef4:	f7ff f972 	bl	80031dc <xTaskCreate>
 8003ef8:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d109      	bne.n	8003f14 <xTimerCreateTimerTask+0x48>
 8003f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f04:	f383 8811 	msr	BASEPRI, r3
 8003f08:	f3bf 8f6f 	isb	sy
 8003f0c:	f3bf 8f4f 	dsb	sy
 8003f10:	603b      	str	r3, [r7, #0]
 8003f12:	e7fe      	b.n	8003f12 <xTimerCreateTimerTask+0x46>
	return xReturn;
 8003f14:	687b      	ldr	r3, [r7, #4]
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	200001c8 	.word	0x200001c8
 8003f24:	200001cc 	.word	0x200001cc
 8003f28:	08005684 	.word	0x08005684
 8003f2c:	08004061 	.word	0x08004061

08003f30 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b08a      	sub	sp, #40	; 0x28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
 8003f3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d109      	bne.n	8003f5c <xTimerGenericCommand+0x2c>
 8003f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f4c:	f383 8811 	msr	BASEPRI, r3
 8003f50:	f3bf 8f6f 	isb	sy
 8003f54:	f3bf 8f4f 	dsb	sy
 8003f58:	623b      	str	r3, [r7, #32]
 8003f5a:	e7fe      	b.n	8003f5a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003f5c:	4b19      	ldr	r3, [pc, #100]	; (8003fc4 <xTimerGenericCommand+0x94>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d02a      	beq.n	8003fba <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	2b05      	cmp	r3, #5
 8003f74:	dc18      	bgt.n	8003fa8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003f76:	f7ff fea1 	bl	8003cbc <xTaskGetSchedulerState>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d109      	bne.n	8003f94 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003f80:	4b10      	ldr	r3, [pc, #64]	; (8003fc4 <xTimerGenericCommand+0x94>)
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	f107 0114 	add.w	r1, r7, #20
 8003f88:	2300      	movs	r3, #0
 8003f8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f8c:	f7fe fd50 	bl	8002a30 <xQueueGenericSend>
 8003f90:	6278      	str	r0, [r7, #36]	; 0x24
 8003f92:	e012      	b.n	8003fba <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003f94:	4b0b      	ldr	r3, [pc, #44]	; (8003fc4 <xTimerGenericCommand+0x94>)
 8003f96:	6818      	ldr	r0, [r3, #0]
 8003f98:	f107 0114 	add.w	r1, r7, #20
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f7fe fd46 	bl	8002a30 <xQueueGenericSend>
 8003fa4:	6278      	str	r0, [r7, #36]	; 0x24
 8003fa6:	e008      	b.n	8003fba <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003fa8:	4b06      	ldr	r3, [pc, #24]	; (8003fc4 <xTimerGenericCommand+0x94>)
 8003faa:	6818      	ldr	r0, [r3, #0]
 8003fac:	f107 0114 	add.w	r1, r7, #20
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	f7fe fe36 	bl	8002c24 <xQueueGenericSendFromISR>
 8003fb8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3728      	adds	r7, #40	; 0x28
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	200001c8 	.word	0x200001c8

08003fc8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b088      	sub	sp, #32
 8003fcc:	af02      	add	r7, sp, #8
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fd2:	4b22      	ldr	r3, [pc, #136]	; (800405c <prvProcessExpiredTimer+0x94>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	3304      	adds	r3, #4
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7fe fc35 	bl	8002850 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d021      	beq.n	8004038 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	699a      	ldr	r2, [r3, #24]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	18d1      	adds	r1, r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	6978      	ldr	r0, [r7, #20]
 8004002:	f000 f8d1 	bl	80041a8 <prvInsertTimerInActiveList>
 8004006:	4603      	mov	r3, r0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d01e      	beq.n	800404a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800400c:	2300      	movs	r3, #0
 800400e:	9300      	str	r3, [sp, #0]
 8004010:	2300      	movs	r3, #0
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	2100      	movs	r1, #0
 8004016:	6978      	ldr	r0, [r7, #20]
 8004018:	f7ff ff8a 	bl	8003f30 <xTimerGenericCommand>
 800401c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d112      	bne.n	800404a <prvProcessExpiredTimer+0x82>
 8004024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004028:	f383 8811 	msr	BASEPRI, r3
 800402c:	f3bf 8f6f 	isb	sy
 8004030:	f3bf 8f4f 	dsb	sy
 8004034:	60fb      	str	r3, [r7, #12]
 8004036:	e7fe      	b.n	8004036 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800403e:	f023 0301 	bic.w	r3, r3, #1
 8004042:	b2da      	uxtb	r2, r3
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	6978      	ldr	r0, [r7, #20]
 8004050:	4798      	blx	r3
}
 8004052:	bf00      	nop
 8004054:	3718      	adds	r7, #24
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	200001c0 	.word	0x200001c0

08004060 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004068:	f107 0308 	add.w	r3, r7, #8
 800406c:	4618      	mov	r0, r3
 800406e:	f000 f857 	bl	8004120 <prvGetNextExpireTime>
 8004072:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	4619      	mov	r1, r3
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f000 f803 	bl	8004084 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800407e:	f000 f8d5 	bl	800422c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004082:	e7f1      	b.n	8004068 <prvTimerTask+0x8>

08004084 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800408e:	f7ff fa63 	bl	8003558 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004092:	f107 0308 	add.w	r3, r7, #8
 8004096:	4618      	mov	r0, r3
 8004098:	f000 f866 	bl	8004168 <prvSampleTimeNow>
 800409c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d130      	bne.n	8004106 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10a      	bne.n	80040c0 <prvProcessTimerOrBlockTask+0x3c>
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d806      	bhi.n	80040c0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80040b2:	f7ff fa5f 	bl	8003574 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80040b6:	68f9      	ldr	r1, [r7, #12]
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f7ff ff85 	bl	8003fc8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80040be:	e024      	b.n	800410a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d008      	beq.n	80040d8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80040c6:	4b13      	ldr	r3, [pc, #76]	; (8004114 <prvProcessTimerOrBlockTask+0x90>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d101      	bne.n	80040d4 <prvProcessTimerOrBlockTask+0x50>
 80040d0:	2301      	movs	r3, #1
 80040d2:	e000      	b.n	80040d6 <prvProcessTimerOrBlockTask+0x52>
 80040d4:	2300      	movs	r3, #0
 80040d6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80040d8:	4b0f      	ldr	r3, [pc, #60]	; (8004118 <prvProcessTimerOrBlockTask+0x94>)
 80040da:	6818      	ldr	r0, [r3, #0]
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	683a      	ldr	r2, [r7, #0]
 80040e4:	4619      	mov	r1, r3
 80040e6:	f7ff f845 	bl	8003174 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80040ea:	f7ff fa43 	bl	8003574 <xTaskResumeAll>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d10a      	bne.n	800410a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80040f4:	4b09      	ldr	r3, [pc, #36]	; (800411c <prvProcessTimerOrBlockTask+0x98>)
 80040f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040fa:	601a      	str	r2, [r3, #0]
 80040fc:	f3bf 8f4f 	dsb	sy
 8004100:	f3bf 8f6f 	isb	sy
}
 8004104:	e001      	b.n	800410a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004106:	f7ff fa35 	bl	8003574 <xTaskResumeAll>
}
 800410a:	bf00      	nop
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	200001c4 	.word	0x200001c4
 8004118:	200001c8 	.word	0x200001c8
 800411c:	e000ed04 	.word	0xe000ed04

08004120 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004128:	4b0e      	ldr	r3, [pc, #56]	; (8004164 <prvGetNextExpireTime+0x44>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <prvGetNextExpireTime+0x16>
 8004132:	2201      	movs	r2, #1
 8004134:	e000      	b.n	8004138 <prvGetNextExpireTime+0x18>
 8004136:	2200      	movs	r2, #0
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d105      	bne.n	8004150 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004144:	4b07      	ldr	r3, [pc, #28]	; (8004164 <prvGetNextExpireTime+0x44>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	e001      	b.n	8004154 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004154:	68fb      	ldr	r3, [r7, #12]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	200001c0 	.word	0x200001c0

08004168 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004170:	f7ff fa9c 	bl	80036ac <xTaskGetTickCount>
 8004174:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004176:	4b0b      	ldr	r3, [pc, #44]	; (80041a4 <prvSampleTimeNow+0x3c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	429a      	cmp	r2, r3
 800417e:	d205      	bcs.n	800418c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004180:	f000 f918 	bl	80043b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	601a      	str	r2, [r3, #0]
 800418a:	e002      	b.n	8004192 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004192:	4a04      	ldr	r2, [pc, #16]	; (80041a4 <prvSampleTimeNow+0x3c>)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004198:	68fb      	ldr	r3, [r7, #12]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	200001d0 	.word	0x200001d0

080041a8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
 80041b4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80041b6:	2300      	movs	r3, #0
 80041b8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	68ba      	ldr	r2, [r7, #8]
 80041be:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d812      	bhi.n	80041f4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	1ad2      	subs	r2, r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d302      	bcc.n	80041e2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80041dc:	2301      	movs	r3, #1
 80041de:	617b      	str	r3, [r7, #20]
 80041e0:	e01b      	b.n	800421a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80041e2:	4b10      	ldr	r3, [pc, #64]	; (8004224 <prvInsertTimerInActiveList+0x7c>)
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	3304      	adds	r3, #4
 80041ea:	4619      	mov	r1, r3
 80041ec:	4610      	mov	r0, r2
 80041ee:	f7fe faf6 	bl	80027de <vListInsert>
 80041f2:	e012      	b.n	800421a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d206      	bcs.n	800420a <prvInsertTimerInActiveList+0x62>
 80041fc:	68ba      	ldr	r2, [r7, #8]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	429a      	cmp	r2, r3
 8004202:	d302      	bcc.n	800420a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004204:	2301      	movs	r3, #1
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	e007      	b.n	800421a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800420a:	4b07      	ldr	r3, [pc, #28]	; (8004228 <prvInsertTimerInActiveList+0x80>)
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	3304      	adds	r3, #4
 8004212:	4619      	mov	r1, r3
 8004214:	4610      	mov	r0, r2
 8004216:	f7fe fae2 	bl	80027de <vListInsert>
		}
	}

	return xProcessTimerNow;
 800421a:	697b      	ldr	r3, [r7, #20]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}
 8004224:	200001c4 	.word	0x200001c4
 8004228:	200001c0 	.word	0x200001c0

0800422c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b08c      	sub	sp, #48	; 0x30
 8004230:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004232:	e0ac      	b.n	800438e <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2b00      	cmp	r3, #0
 8004238:	f2c0 80a8 	blt.w	800438c <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d004      	beq.n	8004252 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424a:	3304      	adds	r3, #4
 800424c:	4618      	mov	r0, r3
 800424e:	f7fe faff 	bl	8002850 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004252:	1d3b      	adds	r3, r7, #4
 8004254:	4618      	mov	r0, r3
 8004256:	f7ff ff87 	bl	8004168 <prvSampleTimeNow>
 800425a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2b09      	cmp	r3, #9
 8004260:	f200 8095 	bhi.w	800438e <prvProcessReceivedCommands+0x162>
 8004264:	a201      	add	r2, pc, #4	; (adr r2, 800426c <prvProcessReceivedCommands+0x40>)
 8004266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426a:	bf00      	nop
 800426c:	08004295 	.word	0x08004295
 8004270:	08004295 	.word	0x08004295
 8004274:	08004295 	.word	0x08004295
 8004278:	08004307 	.word	0x08004307
 800427c:	0800431b 	.word	0x0800431b
 8004280:	08004363 	.word	0x08004363
 8004284:	08004295 	.word	0x08004295
 8004288:	08004295 	.word	0x08004295
 800428c:	08004307 	.word	0x08004307
 8004290:	0800431b 	.word	0x0800431b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004296:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800429a:	f043 0301 	orr.w	r3, r3, #1
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	18d1      	adds	r1, r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a3a      	ldr	r2, [r7, #32]
 80042b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042b4:	f7ff ff78 	bl	80041a8 <prvInsertTimerInActiveList>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d067      	beq.n	800438e <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80042be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042c4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042cc:	f003 0304 	and.w	r3, r3, #4
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d05c      	beq.n	800438e <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	441a      	add	r2, r3
 80042dc:	2300      	movs	r3, #0
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	2300      	movs	r3, #0
 80042e2:	2100      	movs	r1, #0
 80042e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80042e6:	f7ff fe23 	bl	8003f30 <xTimerGenericCommand>
 80042ea:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d14d      	bne.n	800438e <prvProcessReceivedCommands+0x162>
 80042f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042f6:	f383 8811 	msr	BASEPRI, r3
 80042fa:	f3bf 8f6f 	isb	sy
 80042fe:	f3bf 8f4f 	dsb	sy
 8004302:	61bb      	str	r3, [r7, #24]
 8004304:	e7fe      	b.n	8004304 <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004308:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800430c:	f023 0301 	bic.w	r3, r3, #1
 8004310:	b2da      	uxtb	r2, r3
 8004312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004314:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004318:	e039      	b.n	800438e <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800431a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004320:	f043 0301 	orr.w	r3, r3, #1
 8004324:	b2da      	uxtb	r2, r3
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d109      	bne.n	800434e <prvProcessReceivedCommands+0x122>
 800433a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800433e:	f383 8811 	msr	BASEPRI, r3
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	f3bf 8f4f 	dsb	sy
 800434a:	617b      	str	r3, [r7, #20]
 800434c:	e7fe      	b.n	800434c <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800434e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004350:	699a      	ldr	r2, [r3, #24]
 8004352:	6a3b      	ldr	r3, [r7, #32]
 8004354:	18d1      	adds	r1, r2, r3
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	6a3a      	ldr	r2, [r7, #32]
 800435a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800435c:	f7ff ff24 	bl	80041a8 <prvInsertTimerInActiveList>
					break;
 8004360:	e015      	b.n	800438e <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004364:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d103      	bne.n	8004378 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8004370:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004372:	f000 fbbf 	bl	8004af4 <vPortFree>
 8004376:	e00a      	b.n	800438e <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800437e:	f023 0301 	bic.w	r3, r3, #1
 8004382:	b2da      	uxtb	r2, r3
 8004384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004386:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800438a:	e000      	b.n	800438e <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800438c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800438e:	4b08      	ldr	r3, [pc, #32]	; (80043b0 <prvProcessReceivedCommands+0x184>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f107 0108 	add.w	r1, r7, #8
 8004396:	2200      	movs	r2, #0
 8004398:	4618      	mov	r0, r3
 800439a:	f7fe fcd7 	bl	8002d4c <xQueueReceive>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f47f af47 	bne.w	8004234 <prvProcessReceivedCommands+0x8>
	}
}
 80043a6:	bf00      	nop
 80043a8:	3728      	adds	r7, #40	; 0x28
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	200001c8 	.word	0x200001c8

080043b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b088      	sub	sp, #32
 80043b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80043ba:	e047      	b.n	800444c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043bc:	4b2d      	ldr	r3, [pc, #180]	; (8004474 <prvSwitchTimerLists+0xc0>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043c6:	4b2b      	ldr	r3, [pc, #172]	; (8004474 <prvSwitchTimerLists+0xc0>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	3304      	adds	r3, #4
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7fe fa3b 	bl	8002850 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d02d      	beq.n	800444c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	4413      	add	r3, r2
 80043f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80043fa:	68ba      	ldr	r2, [r7, #8]
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d90e      	bls.n	8004420 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	68ba      	ldr	r2, [r7, #8]
 8004406:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800440e:	4b19      	ldr	r3, [pc, #100]	; (8004474 <prvSwitchTimerLists+0xc0>)
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	3304      	adds	r3, #4
 8004416:	4619      	mov	r1, r3
 8004418:	4610      	mov	r0, r2
 800441a:	f7fe f9e0 	bl	80027de <vListInsert>
 800441e:	e015      	b.n	800444c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004420:	2300      	movs	r3, #0
 8004422:	9300      	str	r3, [sp, #0]
 8004424:	2300      	movs	r3, #0
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	2100      	movs	r1, #0
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f7ff fd80 	bl	8003f30 <xTimerGenericCommand>
 8004430:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d109      	bne.n	800444c <prvSwitchTimerLists+0x98>
 8004438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443c:	f383 8811 	msr	BASEPRI, r3
 8004440:	f3bf 8f6f 	isb	sy
 8004444:	f3bf 8f4f 	dsb	sy
 8004448:	603b      	str	r3, [r7, #0]
 800444a:	e7fe      	b.n	800444a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800444c:	4b09      	ldr	r3, [pc, #36]	; (8004474 <prvSwitchTimerLists+0xc0>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1b2      	bne.n	80043bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004456:	4b07      	ldr	r3, [pc, #28]	; (8004474 <prvSwitchTimerLists+0xc0>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800445c:	4b06      	ldr	r3, [pc, #24]	; (8004478 <prvSwitchTimerLists+0xc4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a04      	ldr	r2, [pc, #16]	; (8004474 <prvSwitchTimerLists+0xc0>)
 8004462:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004464:	4a04      	ldr	r2, [pc, #16]	; (8004478 <prvSwitchTimerLists+0xc4>)
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	6013      	str	r3, [r2, #0]
}
 800446a:	bf00      	nop
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	200001c0 	.word	0x200001c0
 8004478:	200001c4 	.word	0x200001c4

0800447c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800447c:	b580      	push	{r7, lr}
 800447e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004480:	f000 f95c 	bl	800473c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004484:	4b12      	ldr	r3, [pc, #72]	; (80044d0 <prvCheckForValidListAndQueue+0x54>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d11d      	bne.n	80044c8 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800448c:	4811      	ldr	r0, [pc, #68]	; (80044d4 <prvCheckForValidListAndQueue+0x58>)
 800448e:	f7fe f955 	bl	800273c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004492:	4811      	ldr	r0, [pc, #68]	; (80044d8 <prvCheckForValidListAndQueue+0x5c>)
 8004494:	f7fe f952 	bl	800273c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004498:	4b10      	ldr	r3, [pc, #64]	; (80044dc <prvCheckForValidListAndQueue+0x60>)
 800449a:	4a0e      	ldr	r2, [pc, #56]	; (80044d4 <prvCheckForValidListAndQueue+0x58>)
 800449c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800449e:	4b10      	ldr	r3, [pc, #64]	; (80044e0 <prvCheckForValidListAndQueue+0x64>)
 80044a0:	4a0d      	ldr	r2, [pc, #52]	; (80044d8 <prvCheckForValidListAndQueue+0x5c>)
 80044a2:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80044a4:	2200      	movs	r2, #0
 80044a6:	210c      	movs	r1, #12
 80044a8:	200a      	movs	r0, #10
 80044aa:	f7fe fa63 	bl	8002974 <xQueueGenericCreate>
 80044ae:	4602      	mov	r2, r0
 80044b0:	4b07      	ldr	r3, [pc, #28]	; (80044d0 <prvCheckForValidListAndQueue+0x54>)
 80044b2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80044b4:	4b06      	ldr	r3, [pc, #24]	; (80044d0 <prvCheckForValidListAndQueue+0x54>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d005      	beq.n	80044c8 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80044bc:	4b04      	ldr	r3, [pc, #16]	; (80044d0 <prvCheckForValidListAndQueue+0x54>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4908      	ldr	r1, [pc, #32]	; (80044e4 <prvCheckForValidListAndQueue+0x68>)
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7fe fe2e 	bl	8003124 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80044c8:	f000 f966 	bl	8004798 <vPortExitCritical>
}
 80044cc:	bf00      	nop
 80044ce:	bd80      	pop	{r7, pc}
 80044d0:	200001c8 	.word	0x200001c8
 80044d4:	20000198 	.word	0x20000198
 80044d8:	200001ac 	.word	0x200001ac
 80044dc:	200001c0 	.word	0x200001c0
 80044e0:	200001c4 	.word	0x200001c4
 80044e4:	0800568c 	.word	0x0800568c

080044e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	3b04      	subs	r3, #4
 80044f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004500:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	3b04      	subs	r3, #4
 8004506:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f023 0201 	bic.w	r2, r3, #1
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	3b04      	subs	r3, #4
 8004516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004518:	4a0c      	ldr	r2, [pc, #48]	; (800454c <pxPortInitialiseStack+0x64>)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3b14      	subs	r3, #20
 8004522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	3b04      	subs	r3, #4
 800452e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f06f 0202 	mvn.w	r2, #2
 8004536:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	3b20      	subs	r3, #32
 800453c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800453e:	68fb      	ldr	r3, [r7, #12]
}
 8004540:	4618      	mov	r0, r3
 8004542:	3714      	adds	r7, #20
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	08004551 	.word	0x08004551

08004550 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004550:	b480      	push	{r7}
 8004552:	b085      	sub	sp, #20
 8004554:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004556:	2300      	movs	r3, #0
 8004558:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800455a:	4b11      	ldr	r3, [pc, #68]	; (80045a0 <prvTaskExitError+0x50>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004562:	d009      	beq.n	8004578 <prvTaskExitError+0x28>
 8004564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004568:	f383 8811 	msr	BASEPRI, r3
 800456c:	f3bf 8f6f 	isb	sy
 8004570:	f3bf 8f4f 	dsb	sy
 8004574:	60fb      	str	r3, [r7, #12]
 8004576:	e7fe      	b.n	8004576 <prvTaskExitError+0x26>
 8004578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457c:	f383 8811 	msr	BASEPRI, r3
 8004580:	f3bf 8f6f 	isb	sy
 8004584:	f3bf 8f4f 	dsb	sy
 8004588:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800458a:	bf00      	nop
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d0fc      	beq.n	800458c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004592:	bf00      	nop
 8004594:	3714      	adds	r7, #20
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	2000000c 	.word	0x2000000c
	...

080045b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80045b0:	4b07      	ldr	r3, [pc, #28]	; (80045d0 <pxCurrentTCBConst2>)
 80045b2:	6819      	ldr	r1, [r3, #0]
 80045b4:	6808      	ldr	r0, [r1, #0]
 80045b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ba:	f380 8809 	msr	PSP, r0
 80045be:	f3bf 8f6f 	isb	sy
 80045c2:	f04f 0000 	mov.w	r0, #0
 80045c6:	f380 8811 	msr	BASEPRI, r0
 80045ca:	4770      	bx	lr
 80045cc:	f3af 8000 	nop.w

080045d0 <pxCurrentTCBConst2>:
 80045d0:	20000094 	.word	0x20000094
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80045d4:	bf00      	nop
 80045d6:	bf00      	nop

080045d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80045d8:	4808      	ldr	r0, [pc, #32]	; (80045fc <prvPortStartFirstTask+0x24>)
 80045da:	6800      	ldr	r0, [r0, #0]
 80045dc:	6800      	ldr	r0, [r0, #0]
 80045de:	f380 8808 	msr	MSP, r0
 80045e2:	f04f 0000 	mov.w	r0, #0
 80045e6:	f380 8814 	msr	CONTROL, r0
 80045ea:	b662      	cpsie	i
 80045ec:	b661      	cpsie	f
 80045ee:	f3bf 8f4f 	dsb	sy
 80045f2:	f3bf 8f6f 	isb	sy
 80045f6:	df00      	svc	0
 80045f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80045fa:	bf00      	nop
 80045fc:	e000ed08 	.word	0xe000ed08

08004600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004606:	4b44      	ldr	r3, [pc, #272]	; (8004718 <xPortStartScheduler+0x118>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a44      	ldr	r2, [pc, #272]	; (800471c <xPortStartScheduler+0x11c>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d109      	bne.n	8004624 <xPortStartScheduler+0x24>
 8004610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004614:	f383 8811 	msr	BASEPRI, r3
 8004618:	f3bf 8f6f 	isb	sy
 800461c:	f3bf 8f4f 	dsb	sy
 8004620:	613b      	str	r3, [r7, #16]
 8004622:	e7fe      	b.n	8004622 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004624:	4b3c      	ldr	r3, [pc, #240]	; (8004718 <xPortStartScheduler+0x118>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a3d      	ldr	r2, [pc, #244]	; (8004720 <xPortStartScheduler+0x120>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d109      	bne.n	8004642 <xPortStartScheduler+0x42>
 800462e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004632:	f383 8811 	msr	BASEPRI, r3
 8004636:	f3bf 8f6f 	isb	sy
 800463a:	f3bf 8f4f 	dsb	sy
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	e7fe      	b.n	8004640 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004642:	4b38      	ldr	r3, [pc, #224]	; (8004724 <xPortStartScheduler+0x124>)
 8004644:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	b2db      	uxtb	r3, r3
 800464c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	22ff      	movs	r2, #255	; 0xff
 8004652:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	b2db      	uxtb	r3, r3
 800465a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800465c:	78fb      	ldrb	r3, [r7, #3]
 800465e:	b2db      	uxtb	r3, r3
 8004660:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004664:	b2da      	uxtb	r2, r3
 8004666:	4b30      	ldr	r3, [pc, #192]	; (8004728 <xPortStartScheduler+0x128>)
 8004668:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800466a:	4b30      	ldr	r3, [pc, #192]	; (800472c <xPortStartScheduler+0x12c>)
 800466c:	2207      	movs	r2, #7
 800466e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004670:	e009      	b.n	8004686 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004672:	4b2e      	ldr	r3, [pc, #184]	; (800472c <xPortStartScheduler+0x12c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3b01      	subs	r3, #1
 8004678:	4a2c      	ldr	r2, [pc, #176]	; (800472c <xPortStartScheduler+0x12c>)
 800467a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800467c:	78fb      	ldrb	r3, [r7, #3]
 800467e:	b2db      	uxtb	r3, r3
 8004680:	005b      	lsls	r3, r3, #1
 8004682:	b2db      	uxtb	r3, r3
 8004684:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004686:	78fb      	ldrb	r3, [r7, #3]
 8004688:	b2db      	uxtb	r3, r3
 800468a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800468e:	2b80      	cmp	r3, #128	; 0x80
 8004690:	d0ef      	beq.n	8004672 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004692:	4b26      	ldr	r3, [pc, #152]	; (800472c <xPortStartScheduler+0x12c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f1c3 0307 	rsb	r3, r3, #7
 800469a:	2b04      	cmp	r3, #4
 800469c:	d009      	beq.n	80046b2 <xPortStartScheduler+0xb2>
 800469e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a2:	f383 8811 	msr	BASEPRI, r3
 80046a6:	f3bf 8f6f 	isb	sy
 80046aa:	f3bf 8f4f 	dsb	sy
 80046ae:	60bb      	str	r3, [r7, #8]
 80046b0:	e7fe      	b.n	80046b0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80046b2:	4b1e      	ldr	r3, [pc, #120]	; (800472c <xPortStartScheduler+0x12c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	021b      	lsls	r3, r3, #8
 80046b8:	4a1c      	ldr	r2, [pc, #112]	; (800472c <xPortStartScheduler+0x12c>)
 80046ba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80046bc:	4b1b      	ldr	r3, [pc, #108]	; (800472c <xPortStartScheduler+0x12c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046c4:	4a19      	ldr	r2, [pc, #100]	; (800472c <xPortStartScheduler+0x12c>)
 80046c6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80046d0:	4b17      	ldr	r3, [pc, #92]	; (8004730 <xPortStartScheduler+0x130>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a16      	ldr	r2, [pc, #88]	; (8004730 <xPortStartScheduler+0x130>)
 80046d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046da:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80046dc:	4b14      	ldr	r3, [pc, #80]	; (8004730 <xPortStartScheduler+0x130>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a13      	ldr	r2, [pc, #76]	; (8004730 <xPortStartScheduler+0x130>)
 80046e2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80046e6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80046e8:	f000 f8d6 	bl	8004898 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80046ec:	4b11      	ldr	r3, [pc, #68]	; (8004734 <xPortStartScheduler+0x134>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80046f2:	f000 f8f5 	bl	80048e0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80046f6:	4b10      	ldr	r3, [pc, #64]	; (8004738 <xPortStartScheduler+0x138>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a0f      	ldr	r2, [pc, #60]	; (8004738 <xPortStartScheduler+0x138>)
 80046fc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004700:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004702:	f7ff ff69 	bl	80045d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004706:	f7ff f899 	bl	800383c <vTaskSwitchContext>
	prvTaskExitError();
 800470a:	f7ff ff21 	bl	8004550 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800470e:	2300      	movs	r3, #0
}
 8004710:	4618      	mov	r0, r3
 8004712:	3718      	adds	r7, #24
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	e000ed00 	.word	0xe000ed00
 800471c:	410fc271 	.word	0x410fc271
 8004720:	410fc270 	.word	0x410fc270
 8004724:	e000e400 	.word	0xe000e400
 8004728:	200001d4 	.word	0x200001d4
 800472c:	200001d8 	.word	0x200001d8
 8004730:	e000ed20 	.word	0xe000ed20
 8004734:	2000000c 	.word	0x2000000c
 8004738:	e000ef34 	.word	0xe000ef34

0800473c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004746:	f383 8811 	msr	BASEPRI, r3
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	f3bf 8f4f 	dsb	sy
 8004752:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004754:	4b0e      	ldr	r3, [pc, #56]	; (8004790 <vPortEnterCritical+0x54>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	3301      	adds	r3, #1
 800475a:	4a0d      	ldr	r2, [pc, #52]	; (8004790 <vPortEnterCritical+0x54>)
 800475c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800475e:	4b0c      	ldr	r3, [pc, #48]	; (8004790 <vPortEnterCritical+0x54>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d10e      	bne.n	8004784 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004766:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <vPortEnterCritical+0x58>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	d009      	beq.n	8004784 <vPortEnterCritical+0x48>
 8004770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004774:	f383 8811 	msr	BASEPRI, r3
 8004778:	f3bf 8f6f 	isb	sy
 800477c:	f3bf 8f4f 	dsb	sy
 8004780:	603b      	str	r3, [r7, #0]
 8004782:	e7fe      	b.n	8004782 <vPortEnterCritical+0x46>
	}
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr
 8004790:	2000000c 	.word	0x2000000c
 8004794:	e000ed04 	.word	0xe000ed04

08004798 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800479e:	4b11      	ldr	r3, [pc, #68]	; (80047e4 <vPortExitCritical+0x4c>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d109      	bne.n	80047ba <vPortExitCritical+0x22>
 80047a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	607b      	str	r3, [r7, #4]
 80047b8:	e7fe      	b.n	80047b8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80047ba:	4b0a      	ldr	r3, [pc, #40]	; (80047e4 <vPortExitCritical+0x4c>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	3b01      	subs	r3, #1
 80047c0:	4a08      	ldr	r2, [pc, #32]	; (80047e4 <vPortExitCritical+0x4c>)
 80047c2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80047c4:	4b07      	ldr	r3, [pc, #28]	; (80047e4 <vPortExitCritical+0x4c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d104      	bne.n	80047d6 <vPortExitCritical+0x3e>
 80047cc:	2300      	movs	r3, #0
 80047ce:	603b      	str	r3, [r7, #0]
	__asm volatile
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	2000000c 	.word	0x2000000c
	...

080047f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80047f0:	f3ef 8009 	mrs	r0, PSP
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	4b15      	ldr	r3, [pc, #84]	; (8004850 <pxCurrentTCBConst>)
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	f01e 0f10 	tst.w	lr, #16
 8004800:	bf08      	it	eq
 8004802:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004806:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800480a:	6010      	str	r0, [r2, #0]
 800480c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004810:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004814:	f380 8811 	msr	BASEPRI, r0
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	f3bf 8f6f 	isb	sy
 8004820:	f7ff f80c 	bl	800383c <vTaskSwitchContext>
 8004824:	f04f 0000 	mov.w	r0, #0
 8004828:	f380 8811 	msr	BASEPRI, r0
 800482c:	bc09      	pop	{r0, r3}
 800482e:	6819      	ldr	r1, [r3, #0]
 8004830:	6808      	ldr	r0, [r1, #0]
 8004832:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004836:	f01e 0f10 	tst.w	lr, #16
 800483a:	bf08      	it	eq
 800483c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004840:	f380 8809 	msr	PSP, r0
 8004844:	f3bf 8f6f 	isb	sy
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	f3af 8000 	nop.w

08004850 <pxCurrentTCBConst>:
 8004850:	20000094 	.word	0x20000094
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004854:	bf00      	nop
 8004856:	bf00      	nop

08004858 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
	__asm volatile
 800485e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004862:	f383 8811 	msr	BASEPRI, r3
 8004866:	f3bf 8f6f 	isb	sy
 800486a:	f3bf 8f4f 	dsb	sy
 800486e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004870:	f7fe ff2c 	bl	80036cc <xTaskIncrementTick>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d003      	beq.n	8004882 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800487a:	4b06      	ldr	r3, [pc, #24]	; (8004894 <SysTick_Handler+0x3c>)
 800487c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004880:	601a      	str	r2, [r3, #0]
 8004882:	2300      	movs	r3, #0
 8004884:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800488c:	bf00      	nop
 800488e:	3708      	adds	r7, #8
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	e000ed04 	.word	0xe000ed04

08004898 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800489c:	4b0b      	ldr	r3, [pc, #44]	; (80048cc <vPortSetupTimerInterrupt+0x34>)
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80048a2:	4b0b      	ldr	r3, [pc, #44]	; (80048d0 <vPortSetupTimerInterrupt+0x38>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80048a8:	4b0a      	ldr	r3, [pc, #40]	; (80048d4 <vPortSetupTimerInterrupt+0x3c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a0a      	ldr	r2, [pc, #40]	; (80048d8 <vPortSetupTimerInterrupt+0x40>)
 80048ae:	fba2 2303 	umull	r2, r3, r2, r3
 80048b2:	099b      	lsrs	r3, r3, #6
 80048b4:	4a09      	ldr	r2, [pc, #36]	; (80048dc <vPortSetupTimerInterrupt+0x44>)
 80048b6:	3b01      	subs	r3, #1
 80048b8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80048ba:	4b04      	ldr	r3, [pc, #16]	; (80048cc <vPortSetupTimerInterrupt+0x34>)
 80048bc:	2207      	movs	r2, #7
 80048be:	601a      	str	r2, [r3, #0]
}
 80048c0:	bf00      	nop
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	e000e010 	.word	0xe000e010
 80048d0:	e000e018 	.word	0xe000e018
 80048d4:	20000000 	.word	0x20000000
 80048d8:	10624dd3 	.word	0x10624dd3
 80048dc:	e000e014 	.word	0xe000e014

080048e0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80048e0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80048f0 <vPortEnableVFP+0x10>
 80048e4:	6801      	ldr	r1, [r0, #0]
 80048e6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80048ea:	6001      	str	r1, [r0, #0]
 80048ec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80048ee:	bf00      	nop
 80048f0:	e000ed88 	.word	0xe000ed88

080048f4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80048fa:	f3ef 8305 	mrs	r3, IPSR
 80048fe:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2b0f      	cmp	r3, #15
 8004904:	d913      	bls.n	800492e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004906:	4a16      	ldr	r2, [pc, #88]	; (8004960 <vPortValidateInterruptPriority+0x6c>)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	4413      	add	r3, r2
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004910:	4b14      	ldr	r3, [pc, #80]	; (8004964 <vPortValidateInterruptPriority+0x70>)
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	7afa      	ldrb	r2, [r7, #11]
 8004916:	429a      	cmp	r2, r3
 8004918:	d209      	bcs.n	800492e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800491a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491e:	f383 8811 	msr	BASEPRI, r3
 8004922:	f3bf 8f6f 	isb	sy
 8004926:	f3bf 8f4f 	dsb	sy
 800492a:	607b      	str	r3, [r7, #4]
 800492c:	e7fe      	b.n	800492c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800492e:	4b0e      	ldr	r3, [pc, #56]	; (8004968 <vPortValidateInterruptPriority+0x74>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004936:	4b0d      	ldr	r3, [pc, #52]	; (800496c <vPortValidateInterruptPriority+0x78>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	429a      	cmp	r2, r3
 800493c:	d909      	bls.n	8004952 <vPortValidateInterruptPriority+0x5e>
 800493e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004942:	f383 8811 	msr	BASEPRI, r3
 8004946:	f3bf 8f6f 	isb	sy
 800494a:	f3bf 8f4f 	dsb	sy
 800494e:	603b      	str	r3, [r7, #0]
 8004950:	e7fe      	b.n	8004950 <vPortValidateInterruptPriority+0x5c>
	}
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	e000e3f0 	.word	0xe000e3f0
 8004964:	200001d4 	.word	0x200001d4
 8004968:	e000ed0c 	.word	0xe000ed0c
 800496c:	200001d8 	.word	0x200001d8

08004970 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b08a      	sub	sp, #40	; 0x28
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004978:	2300      	movs	r3, #0
 800497a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800497c:	f7fe fdec 	bl	8003558 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004980:	4b57      	ldr	r3, [pc, #348]	; (8004ae0 <pvPortMalloc+0x170>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d101      	bne.n	800498c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004988:	f000 f90c 	bl	8004ba4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800498c:	4b55      	ldr	r3, [pc, #340]	; (8004ae4 <pvPortMalloc+0x174>)
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4013      	ands	r3, r2
 8004994:	2b00      	cmp	r3, #0
 8004996:	f040 808c 	bne.w	8004ab2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d01c      	beq.n	80049da <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80049a0:	2208      	movs	r2, #8
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4413      	add	r3, r2
 80049a6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d013      	beq.n	80049da <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f023 0307 	bic.w	r3, r3, #7
 80049b8:	3308      	adds	r3, #8
 80049ba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f003 0307 	and.w	r3, r3, #7
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d009      	beq.n	80049da <pvPortMalloc+0x6a>
 80049c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	617b      	str	r3, [r7, #20]
 80049d8:	e7fe      	b.n	80049d8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d068      	beq.n	8004ab2 <pvPortMalloc+0x142>
 80049e0:	4b41      	ldr	r3, [pc, #260]	; (8004ae8 <pvPortMalloc+0x178>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d863      	bhi.n	8004ab2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80049ea:	4b40      	ldr	r3, [pc, #256]	; (8004aec <pvPortMalloc+0x17c>)
 80049ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80049ee:	4b3f      	ldr	r3, [pc, #252]	; (8004aec <pvPortMalloc+0x17c>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80049f4:	e004      	b.n	8004a00 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80049fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d903      	bls.n	8004a12 <pvPortMalloc+0xa2>
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f1      	bne.n	80049f6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004a12:	4b33      	ldr	r3, [pc, #204]	; (8004ae0 <pvPortMalloc+0x170>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d04a      	beq.n	8004ab2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004a1c:	6a3b      	ldr	r3, [r7, #32]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2208      	movs	r2, #8
 8004a22:	4413      	add	r3, r2
 8004a24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	6a3b      	ldr	r3, [r7, #32]
 8004a2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	1ad2      	subs	r2, r2, r3
 8004a36:	2308      	movs	r3, #8
 8004a38:	005b      	lsls	r3, r3, #1
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d91e      	bls.n	8004a7c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004a3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4413      	add	r3, r2
 8004a44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d009      	beq.n	8004a64 <pvPortMalloc+0xf4>
 8004a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a54:	f383 8811 	msr	BASEPRI, r3
 8004a58:	f3bf 8f6f 	isb	sy
 8004a5c:	f3bf 8f4f 	dsb	sy
 8004a60:	613b      	str	r3, [r7, #16]
 8004a62:	e7fe      	b.n	8004a62 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	1ad2      	subs	r2, r2, r3
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004a76:	69b8      	ldr	r0, [r7, #24]
 8004a78:	f000 f8f6 	bl	8004c68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004a7c:	4b1a      	ldr	r3, [pc, #104]	; (8004ae8 <pvPortMalloc+0x178>)
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	4a18      	ldr	r2, [pc, #96]	; (8004ae8 <pvPortMalloc+0x178>)
 8004a88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004a8a:	4b17      	ldr	r3, [pc, #92]	; (8004ae8 <pvPortMalloc+0x178>)
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	4b18      	ldr	r3, [pc, #96]	; (8004af0 <pvPortMalloc+0x180>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d203      	bcs.n	8004a9e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004a96:	4b14      	ldr	r3, [pc, #80]	; (8004ae8 <pvPortMalloc+0x178>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a15      	ldr	r2, [pc, #84]	; (8004af0 <pvPortMalloc+0x180>)
 8004a9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa0:	685a      	ldr	r2, [r3, #4]
 8004aa2:	4b10      	ldr	r3, [pc, #64]	; (8004ae4 <pvPortMalloc+0x174>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	431a      	orrs	r2, r3
 8004aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aae:	2200      	movs	r2, #0
 8004ab0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004ab2:	f7fe fd5f 	bl	8003574 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d009      	beq.n	8004ad4 <pvPortMalloc+0x164>
 8004ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac4:	f383 8811 	msr	BASEPRI, r3
 8004ac8:	f3bf 8f6f 	isb	sy
 8004acc:	f3bf 8f4f 	dsb	sy
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	e7fe      	b.n	8004ad2 <pvPortMalloc+0x162>
	return pvReturn;
 8004ad4:	69fb      	ldr	r3, [r7, #28]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3728      	adds	r7, #40	; 0x28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	20012de4 	.word	0x20012de4
 8004ae4:	20012df0 	.word	0x20012df0
 8004ae8:	20012de8 	.word	0x20012de8
 8004aec:	20012ddc 	.word	0x20012ddc
 8004af0:	20012dec 	.word	0x20012dec

08004af4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d046      	beq.n	8004b94 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004b06:	2308      	movs	r3, #8
 8004b08:	425b      	negs	r3, r3
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	4b20      	ldr	r3, [pc, #128]	; (8004b9c <vPortFree+0xa8>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d109      	bne.n	8004b36 <vPortFree+0x42>
 8004b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b26:	f383 8811 	msr	BASEPRI, r3
 8004b2a:	f3bf 8f6f 	isb	sy
 8004b2e:	f3bf 8f4f 	dsb	sy
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	e7fe      	b.n	8004b34 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d009      	beq.n	8004b52 <vPortFree+0x5e>
 8004b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	60bb      	str	r3, [r7, #8]
 8004b50:	e7fe      	b.n	8004b50 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	4b11      	ldr	r3, [pc, #68]	; (8004b9c <vPortFree+0xa8>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d019      	beq.n	8004b94 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d115      	bne.n	8004b94 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	; (8004b9c <vPortFree+0xa8>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	43db      	mvns	r3, r3
 8004b72:	401a      	ands	r2, r3
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004b78:	f7fe fcee 	bl	8003558 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	4b07      	ldr	r3, [pc, #28]	; (8004ba0 <vPortFree+0xac>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4413      	add	r3, r2
 8004b86:	4a06      	ldr	r2, [pc, #24]	; (8004ba0 <vPortFree+0xac>)
 8004b88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004b8a:	6938      	ldr	r0, [r7, #16]
 8004b8c:	f000 f86c 	bl	8004c68 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004b90:	f7fe fcf0 	bl	8003574 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004b94:	bf00      	nop
 8004b96:	3718      	adds	r7, #24
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	20012df0 	.word	0x20012df0
 8004ba0:	20012de8 	.word	0x20012de8

08004ba4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004baa:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004bae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004bb0:	4b27      	ldr	r3, [pc, #156]	; (8004c50 <prvHeapInit+0xac>)
 8004bb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00c      	beq.n	8004bd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	3307      	adds	r3, #7
 8004bc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f023 0307 	bic.w	r3, r3, #7
 8004bca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	4a1f      	ldr	r2, [pc, #124]	; (8004c50 <prvHeapInit+0xac>)
 8004bd4:	4413      	add	r3, r2
 8004bd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004bdc:	4a1d      	ldr	r2, [pc, #116]	; (8004c54 <prvHeapInit+0xb0>)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004be2:	4b1c      	ldr	r3, [pc, #112]	; (8004c54 <prvHeapInit+0xb0>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	4413      	add	r3, r2
 8004bee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004bf0:	2208      	movs	r2, #8
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	1a9b      	subs	r3, r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0307 	bic.w	r3, r3, #7
 8004bfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	4a15      	ldr	r2, [pc, #84]	; (8004c58 <prvHeapInit+0xb4>)
 8004c04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004c06:	4b14      	ldr	r3, [pc, #80]	; (8004c58 <prvHeapInit+0xb4>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004c0e:	4b12      	ldr	r3, [pc, #72]	; (8004c58 <prvHeapInit+0xb4>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	1ad2      	subs	r2, r2, r3
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004c24:	4b0c      	ldr	r3, [pc, #48]	; (8004c58 <prvHeapInit+0xb4>)
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	4a0a      	ldr	r2, [pc, #40]	; (8004c5c <prvHeapInit+0xb8>)
 8004c32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	4a09      	ldr	r2, [pc, #36]	; (8004c60 <prvHeapInit+0xbc>)
 8004c3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004c3c:	4b09      	ldr	r3, [pc, #36]	; (8004c64 <prvHeapInit+0xc0>)
 8004c3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004c42:	601a      	str	r2, [r3, #0]
}
 8004c44:	bf00      	nop
 8004c46:	3714      	adds	r7, #20
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	200001dc 	.word	0x200001dc
 8004c54:	20012ddc 	.word	0x20012ddc
 8004c58:	20012de4 	.word	0x20012de4
 8004c5c:	20012dec 	.word	0x20012dec
 8004c60:	20012de8 	.word	0x20012de8
 8004c64:	20012df0 	.word	0x20012df0

08004c68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004c70:	4b28      	ldr	r3, [pc, #160]	; (8004d14 <prvInsertBlockIntoFreeList+0xac>)
 8004c72:	60fb      	str	r3, [r7, #12]
 8004c74:	e002      	b.n	8004c7c <prvInsertBlockIntoFreeList+0x14>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	60fb      	str	r3, [r7, #12]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d8f7      	bhi.n	8004c76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	4413      	add	r3, r2
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d108      	bne.n	8004caa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	441a      	add	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	441a      	add	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d118      	bne.n	8004cf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	4b15      	ldr	r3, [pc, #84]	; (8004d18 <prvInsertBlockIntoFreeList+0xb0>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d00d      	beq.n	8004ce6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685a      	ldr	r2, [r3, #4]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	441a      	add	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	e008      	b.n	8004cf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ce6:	4b0c      	ldr	r3, [pc, #48]	; (8004d18 <prvInsertBlockIntoFreeList+0xb0>)
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	601a      	str	r2, [r3, #0]
 8004cee:	e003      	b.n	8004cf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d002      	beq.n	8004d06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d06:	bf00      	nop
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	20012ddc 	.word	0x20012ddc
 8004d18:	20012de4 	.word	0x20012de4

08004d1c <__errno>:
 8004d1c:	4b01      	ldr	r3, [pc, #4]	; (8004d24 <__errno+0x8>)
 8004d1e:	6818      	ldr	r0, [r3, #0]
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	20000010 	.word	0x20000010

08004d28 <__libc_init_array>:
 8004d28:	b570      	push	{r4, r5, r6, lr}
 8004d2a:	4e0d      	ldr	r6, [pc, #52]	; (8004d60 <__libc_init_array+0x38>)
 8004d2c:	4c0d      	ldr	r4, [pc, #52]	; (8004d64 <__libc_init_array+0x3c>)
 8004d2e:	1ba4      	subs	r4, r4, r6
 8004d30:	10a4      	asrs	r4, r4, #2
 8004d32:	2500      	movs	r5, #0
 8004d34:	42a5      	cmp	r5, r4
 8004d36:	d109      	bne.n	8004d4c <__libc_init_array+0x24>
 8004d38:	4e0b      	ldr	r6, [pc, #44]	; (8004d68 <__libc_init_array+0x40>)
 8004d3a:	4c0c      	ldr	r4, [pc, #48]	; (8004d6c <__libc_init_array+0x44>)
 8004d3c:	f000 fc80 	bl	8005640 <_init>
 8004d40:	1ba4      	subs	r4, r4, r6
 8004d42:	10a4      	asrs	r4, r4, #2
 8004d44:	2500      	movs	r5, #0
 8004d46:	42a5      	cmp	r5, r4
 8004d48:	d105      	bne.n	8004d56 <__libc_init_array+0x2e>
 8004d4a:	bd70      	pop	{r4, r5, r6, pc}
 8004d4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d50:	4798      	blx	r3
 8004d52:	3501      	adds	r5, #1
 8004d54:	e7ee      	b.n	8004d34 <__libc_init_array+0xc>
 8004d56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d5a:	4798      	blx	r3
 8004d5c:	3501      	adds	r5, #1
 8004d5e:	e7f2      	b.n	8004d46 <__libc_init_array+0x1e>
 8004d60:	0800570c 	.word	0x0800570c
 8004d64:	0800570c 	.word	0x0800570c
 8004d68:	0800570c 	.word	0x0800570c
 8004d6c:	08005710 	.word	0x08005710

08004d70 <__itoa>:
 8004d70:	1e93      	subs	r3, r2, #2
 8004d72:	2b22      	cmp	r3, #34	; 0x22
 8004d74:	b510      	push	{r4, lr}
 8004d76:	460c      	mov	r4, r1
 8004d78:	d904      	bls.n	8004d84 <__itoa+0x14>
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	700b      	strb	r3, [r1, #0]
 8004d7e:	461c      	mov	r4, r3
 8004d80:	4620      	mov	r0, r4
 8004d82:	bd10      	pop	{r4, pc}
 8004d84:	2a0a      	cmp	r2, #10
 8004d86:	d109      	bne.n	8004d9c <__itoa+0x2c>
 8004d88:	2800      	cmp	r0, #0
 8004d8a:	da07      	bge.n	8004d9c <__itoa+0x2c>
 8004d8c:	232d      	movs	r3, #45	; 0x2d
 8004d8e:	700b      	strb	r3, [r1, #0]
 8004d90:	4240      	negs	r0, r0
 8004d92:	2101      	movs	r1, #1
 8004d94:	4421      	add	r1, r4
 8004d96:	f000 f839 	bl	8004e0c <__utoa>
 8004d9a:	e7f1      	b.n	8004d80 <__itoa+0x10>
 8004d9c:	2100      	movs	r1, #0
 8004d9e:	e7f9      	b.n	8004d94 <__itoa+0x24>

08004da0 <itoa>:
 8004da0:	f7ff bfe6 	b.w	8004d70 <__itoa>

08004da4 <memcpy>:
 8004da4:	b510      	push	{r4, lr}
 8004da6:	1e43      	subs	r3, r0, #1
 8004da8:	440a      	add	r2, r1
 8004daa:	4291      	cmp	r1, r2
 8004dac:	d100      	bne.n	8004db0 <memcpy+0xc>
 8004dae:	bd10      	pop	{r4, pc}
 8004db0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004db4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004db8:	e7f7      	b.n	8004daa <memcpy+0x6>

08004dba <memset>:
 8004dba:	4402      	add	r2, r0
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d100      	bne.n	8004dc4 <memset+0xa>
 8004dc2:	4770      	bx	lr
 8004dc4:	f803 1b01 	strb.w	r1, [r3], #1
 8004dc8:	e7f9      	b.n	8004dbe <memset+0x4>
	...

08004dcc <siprintf>:
 8004dcc:	b40e      	push	{r1, r2, r3}
 8004dce:	b500      	push	{lr}
 8004dd0:	b09c      	sub	sp, #112	; 0x70
 8004dd2:	ab1d      	add	r3, sp, #116	; 0x74
 8004dd4:	9002      	str	r0, [sp, #8]
 8004dd6:	9006      	str	r0, [sp, #24]
 8004dd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004ddc:	4809      	ldr	r0, [pc, #36]	; (8004e04 <siprintf+0x38>)
 8004dde:	9107      	str	r1, [sp, #28]
 8004de0:	9104      	str	r1, [sp, #16]
 8004de2:	4909      	ldr	r1, [pc, #36]	; (8004e08 <siprintf+0x3c>)
 8004de4:	f853 2b04 	ldr.w	r2, [r3], #4
 8004de8:	9105      	str	r1, [sp, #20]
 8004dea:	6800      	ldr	r0, [r0, #0]
 8004dec:	9301      	str	r3, [sp, #4]
 8004dee:	a902      	add	r1, sp, #8
 8004df0:	f000 f8a4 	bl	8004f3c <_svfiprintf_r>
 8004df4:	9b02      	ldr	r3, [sp, #8]
 8004df6:	2200      	movs	r2, #0
 8004df8:	701a      	strb	r2, [r3, #0]
 8004dfa:	b01c      	add	sp, #112	; 0x70
 8004dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e00:	b003      	add	sp, #12
 8004e02:	4770      	bx	lr
 8004e04:	20000010 	.word	0x20000010
 8004e08:	ffff0208 	.word	0xffff0208

08004e0c <__utoa>:
 8004e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e0e:	4b1d      	ldr	r3, [pc, #116]	; (8004e84 <__utoa+0x78>)
 8004e10:	b08b      	sub	sp, #44	; 0x2c
 8004e12:	4605      	mov	r5, r0
 8004e14:	460c      	mov	r4, r1
 8004e16:	466e      	mov	r6, sp
 8004e18:	f103 0c20 	add.w	ip, r3, #32
 8004e1c:	6818      	ldr	r0, [r3, #0]
 8004e1e:	6859      	ldr	r1, [r3, #4]
 8004e20:	4637      	mov	r7, r6
 8004e22:	c703      	stmia	r7!, {r0, r1}
 8004e24:	3308      	adds	r3, #8
 8004e26:	4563      	cmp	r3, ip
 8004e28:	463e      	mov	r6, r7
 8004e2a:	d1f7      	bne.n	8004e1c <__utoa+0x10>
 8004e2c:	6818      	ldr	r0, [r3, #0]
 8004e2e:	791b      	ldrb	r3, [r3, #4]
 8004e30:	713b      	strb	r3, [r7, #4]
 8004e32:	1e93      	subs	r3, r2, #2
 8004e34:	2b22      	cmp	r3, #34	; 0x22
 8004e36:	6038      	str	r0, [r7, #0]
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	d904      	bls.n	8004e48 <__utoa+0x3c>
 8004e3e:	7023      	strb	r3, [r4, #0]
 8004e40:	461c      	mov	r4, r3
 8004e42:	4620      	mov	r0, r4
 8004e44:	b00b      	add	sp, #44	; 0x2c
 8004e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e48:	1e66      	subs	r6, r4, #1
 8004e4a:	fbb5 f0f2 	udiv	r0, r5, r2
 8004e4e:	af0a      	add	r7, sp, #40	; 0x28
 8004e50:	fb02 5510 	mls	r5, r2, r0, r5
 8004e54:	443d      	add	r5, r7
 8004e56:	1c59      	adds	r1, r3, #1
 8004e58:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8004e5c:	f806 5f01 	strb.w	r5, [r6, #1]!
 8004e60:	4605      	mov	r5, r0
 8004e62:	b968      	cbnz	r0, 8004e80 <__utoa+0x74>
 8004e64:	5460      	strb	r0, [r4, r1]
 8004e66:	4423      	add	r3, r4
 8004e68:	4622      	mov	r2, r4
 8004e6a:	1b19      	subs	r1, r3, r4
 8004e6c:	1b10      	subs	r0, r2, r4
 8004e6e:	4281      	cmp	r1, r0
 8004e70:	dde7      	ble.n	8004e42 <__utoa+0x36>
 8004e72:	7811      	ldrb	r1, [r2, #0]
 8004e74:	7818      	ldrb	r0, [r3, #0]
 8004e76:	f802 0b01 	strb.w	r0, [r2], #1
 8004e7a:	f803 1901 	strb.w	r1, [r3], #-1
 8004e7e:	e7f4      	b.n	8004e6a <__utoa+0x5e>
 8004e80:	460b      	mov	r3, r1
 8004e82:	e7e2      	b.n	8004e4a <__utoa+0x3e>
 8004e84:	080056ac 	.word	0x080056ac

08004e88 <__ssputs_r>:
 8004e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e8c:	688e      	ldr	r6, [r1, #8]
 8004e8e:	429e      	cmp	r6, r3
 8004e90:	4682      	mov	sl, r0
 8004e92:	460c      	mov	r4, r1
 8004e94:	4690      	mov	r8, r2
 8004e96:	4699      	mov	r9, r3
 8004e98:	d837      	bhi.n	8004f0a <__ssputs_r+0x82>
 8004e9a:	898a      	ldrh	r2, [r1, #12]
 8004e9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004ea0:	d031      	beq.n	8004f06 <__ssputs_r+0x7e>
 8004ea2:	6825      	ldr	r5, [r4, #0]
 8004ea4:	6909      	ldr	r1, [r1, #16]
 8004ea6:	1a6f      	subs	r7, r5, r1
 8004ea8:	6965      	ldr	r5, [r4, #20]
 8004eaa:	2302      	movs	r3, #2
 8004eac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004eb0:	fb95 f5f3 	sdiv	r5, r5, r3
 8004eb4:	f109 0301 	add.w	r3, r9, #1
 8004eb8:	443b      	add	r3, r7
 8004eba:	429d      	cmp	r5, r3
 8004ebc:	bf38      	it	cc
 8004ebe:	461d      	movcc	r5, r3
 8004ec0:	0553      	lsls	r3, r2, #21
 8004ec2:	d530      	bpl.n	8004f26 <__ssputs_r+0x9e>
 8004ec4:	4629      	mov	r1, r5
 8004ec6:	f000 fb21 	bl	800550c <_malloc_r>
 8004eca:	4606      	mov	r6, r0
 8004ecc:	b950      	cbnz	r0, 8004ee4 <__ssputs_r+0x5c>
 8004ece:	230c      	movs	r3, #12
 8004ed0:	f8ca 3000 	str.w	r3, [sl]
 8004ed4:	89a3      	ldrh	r3, [r4, #12]
 8004ed6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004eda:	81a3      	strh	r3, [r4, #12]
 8004edc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ee4:	463a      	mov	r2, r7
 8004ee6:	6921      	ldr	r1, [r4, #16]
 8004ee8:	f7ff ff5c 	bl	8004da4 <memcpy>
 8004eec:	89a3      	ldrh	r3, [r4, #12]
 8004eee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004ef2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ef6:	81a3      	strh	r3, [r4, #12]
 8004ef8:	6126      	str	r6, [r4, #16]
 8004efa:	6165      	str	r5, [r4, #20]
 8004efc:	443e      	add	r6, r7
 8004efe:	1bed      	subs	r5, r5, r7
 8004f00:	6026      	str	r6, [r4, #0]
 8004f02:	60a5      	str	r5, [r4, #8]
 8004f04:	464e      	mov	r6, r9
 8004f06:	454e      	cmp	r6, r9
 8004f08:	d900      	bls.n	8004f0c <__ssputs_r+0x84>
 8004f0a:	464e      	mov	r6, r9
 8004f0c:	4632      	mov	r2, r6
 8004f0e:	4641      	mov	r1, r8
 8004f10:	6820      	ldr	r0, [r4, #0]
 8004f12:	f000 fa93 	bl	800543c <memmove>
 8004f16:	68a3      	ldr	r3, [r4, #8]
 8004f18:	1b9b      	subs	r3, r3, r6
 8004f1a:	60a3      	str	r3, [r4, #8]
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	441e      	add	r6, r3
 8004f20:	6026      	str	r6, [r4, #0]
 8004f22:	2000      	movs	r0, #0
 8004f24:	e7dc      	b.n	8004ee0 <__ssputs_r+0x58>
 8004f26:	462a      	mov	r2, r5
 8004f28:	f000 fb4a 	bl	80055c0 <_realloc_r>
 8004f2c:	4606      	mov	r6, r0
 8004f2e:	2800      	cmp	r0, #0
 8004f30:	d1e2      	bne.n	8004ef8 <__ssputs_r+0x70>
 8004f32:	6921      	ldr	r1, [r4, #16]
 8004f34:	4650      	mov	r0, sl
 8004f36:	f000 fa9b 	bl	8005470 <_free_r>
 8004f3a:	e7c8      	b.n	8004ece <__ssputs_r+0x46>

08004f3c <_svfiprintf_r>:
 8004f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f40:	461d      	mov	r5, r3
 8004f42:	898b      	ldrh	r3, [r1, #12]
 8004f44:	061f      	lsls	r7, r3, #24
 8004f46:	b09d      	sub	sp, #116	; 0x74
 8004f48:	4680      	mov	r8, r0
 8004f4a:	460c      	mov	r4, r1
 8004f4c:	4616      	mov	r6, r2
 8004f4e:	d50f      	bpl.n	8004f70 <_svfiprintf_r+0x34>
 8004f50:	690b      	ldr	r3, [r1, #16]
 8004f52:	b96b      	cbnz	r3, 8004f70 <_svfiprintf_r+0x34>
 8004f54:	2140      	movs	r1, #64	; 0x40
 8004f56:	f000 fad9 	bl	800550c <_malloc_r>
 8004f5a:	6020      	str	r0, [r4, #0]
 8004f5c:	6120      	str	r0, [r4, #16]
 8004f5e:	b928      	cbnz	r0, 8004f6c <_svfiprintf_r+0x30>
 8004f60:	230c      	movs	r3, #12
 8004f62:	f8c8 3000 	str.w	r3, [r8]
 8004f66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f6a:	e0c8      	b.n	80050fe <_svfiprintf_r+0x1c2>
 8004f6c:	2340      	movs	r3, #64	; 0x40
 8004f6e:	6163      	str	r3, [r4, #20]
 8004f70:	2300      	movs	r3, #0
 8004f72:	9309      	str	r3, [sp, #36]	; 0x24
 8004f74:	2320      	movs	r3, #32
 8004f76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004f7a:	2330      	movs	r3, #48	; 0x30
 8004f7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004f80:	9503      	str	r5, [sp, #12]
 8004f82:	f04f 0b01 	mov.w	fp, #1
 8004f86:	4637      	mov	r7, r6
 8004f88:	463d      	mov	r5, r7
 8004f8a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004f8e:	b10b      	cbz	r3, 8004f94 <_svfiprintf_r+0x58>
 8004f90:	2b25      	cmp	r3, #37	; 0x25
 8004f92:	d13e      	bne.n	8005012 <_svfiprintf_r+0xd6>
 8004f94:	ebb7 0a06 	subs.w	sl, r7, r6
 8004f98:	d00b      	beq.n	8004fb2 <_svfiprintf_r+0x76>
 8004f9a:	4653      	mov	r3, sl
 8004f9c:	4632      	mov	r2, r6
 8004f9e:	4621      	mov	r1, r4
 8004fa0:	4640      	mov	r0, r8
 8004fa2:	f7ff ff71 	bl	8004e88 <__ssputs_r>
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	f000 80a4 	beq.w	80050f4 <_svfiprintf_r+0x1b8>
 8004fac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fae:	4453      	add	r3, sl
 8004fb0:	9309      	str	r3, [sp, #36]	; 0x24
 8004fb2:	783b      	ldrb	r3, [r7, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f000 809d 	beq.w	80050f4 <_svfiprintf_r+0x1b8>
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fc4:	9304      	str	r3, [sp, #16]
 8004fc6:	9307      	str	r3, [sp, #28]
 8004fc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004fcc:	931a      	str	r3, [sp, #104]	; 0x68
 8004fce:	462f      	mov	r7, r5
 8004fd0:	2205      	movs	r2, #5
 8004fd2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004fd6:	4850      	ldr	r0, [pc, #320]	; (8005118 <_svfiprintf_r+0x1dc>)
 8004fd8:	f7fb f902 	bl	80001e0 <memchr>
 8004fdc:	9b04      	ldr	r3, [sp, #16]
 8004fde:	b9d0      	cbnz	r0, 8005016 <_svfiprintf_r+0xda>
 8004fe0:	06d9      	lsls	r1, r3, #27
 8004fe2:	bf44      	itt	mi
 8004fe4:	2220      	movmi	r2, #32
 8004fe6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004fea:	071a      	lsls	r2, r3, #28
 8004fec:	bf44      	itt	mi
 8004fee:	222b      	movmi	r2, #43	; 0x2b
 8004ff0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004ff4:	782a      	ldrb	r2, [r5, #0]
 8004ff6:	2a2a      	cmp	r2, #42	; 0x2a
 8004ff8:	d015      	beq.n	8005026 <_svfiprintf_r+0xea>
 8004ffa:	9a07      	ldr	r2, [sp, #28]
 8004ffc:	462f      	mov	r7, r5
 8004ffe:	2000      	movs	r0, #0
 8005000:	250a      	movs	r5, #10
 8005002:	4639      	mov	r1, r7
 8005004:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005008:	3b30      	subs	r3, #48	; 0x30
 800500a:	2b09      	cmp	r3, #9
 800500c:	d94d      	bls.n	80050aa <_svfiprintf_r+0x16e>
 800500e:	b1b8      	cbz	r0, 8005040 <_svfiprintf_r+0x104>
 8005010:	e00f      	b.n	8005032 <_svfiprintf_r+0xf6>
 8005012:	462f      	mov	r7, r5
 8005014:	e7b8      	b.n	8004f88 <_svfiprintf_r+0x4c>
 8005016:	4a40      	ldr	r2, [pc, #256]	; (8005118 <_svfiprintf_r+0x1dc>)
 8005018:	1a80      	subs	r0, r0, r2
 800501a:	fa0b f000 	lsl.w	r0, fp, r0
 800501e:	4318      	orrs	r0, r3
 8005020:	9004      	str	r0, [sp, #16]
 8005022:	463d      	mov	r5, r7
 8005024:	e7d3      	b.n	8004fce <_svfiprintf_r+0x92>
 8005026:	9a03      	ldr	r2, [sp, #12]
 8005028:	1d11      	adds	r1, r2, #4
 800502a:	6812      	ldr	r2, [r2, #0]
 800502c:	9103      	str	r1, [sp, #12]
 800502e:	2a00      	cmp	r2, #0
 8005030:	db01      	blt.n	8005036 <_svfiprintf_r+0xfa>
 8005032:	9207      	str	r2, [sp, #28]
 8005034:	e004      	b.n	8005040 <_svfiprintf_r+0x104>
 8005036:	4252      	negs	r2, r2
 8005038:	f043 0302 	orr.w	r3, r3, #2
 800503c:	9207      	str	r2, [sp, #28]
 800503e:	9304      	str	r3, [sp, #16]
 8005040:	783b      	ldrb	r3, [r7, #0]
 8005042:	2b2e      	cmp	r3, #46	; 0x2e
 8005044:	d10c      	bne.n	8005060 <_svfiprintf_r+0x124>
 8005046:	787b      	ldrb	r3, [r7, #1]
 8005048:	2b2a      	cmp	r3, #42	; 0x2a
 800504a:	d133      	bne.n	80050b4 <_svfiprintf_r+0x178>
 800504c:	9b03      	ldr	r3, [sp, #12]
 800504e:	1d1a      	adds	r2, r3, #4
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	9203      	str	r2, [sp, #12]
 8005054:	2b00      	cmp	r3, #0
 8005056:	bfb8      	it	lt
 8005058:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800505c:	3702      	adds	r7, #2
 800505e:	9305      	str	r3, [sp, #20]
 8005060:	4d2e      	ldr	r5, [pc, #184]	; (800511c <_svfiprintf_r+0x1e0>)
 8005062:	7839      	ldrb	r1, [r7, #0]
 8005064:	2203      	movs	r2, #3
 8005066:	4628      	mov	r0, r5
 8005068:	f7fb f8ba 	bl	80001e0 <memchr>
 800506c:	b138      	cbz	r0, 800507e <_svfiprintf_r+0x142>
 800506e:	2340      	movs	r3, #64	; 0x40
 8005070:	1b40      	subs	r0, r0, r5
 8005072:	fa03 f000 	lsl.w	r0, r3, r0
 8005076:	9b04      	ldr	r3, [sp, #16]
 8005078:	4303      	orrs	r3, r0
 800507a:	3701      	adds	r7, #1
 800507c:	9304      	str	r3, [sp, #16]
 800507e:	7839      	ldrb	r1, [r7, #0]
 8005080:	4827      	ldr	r0, [pc, #156]	; (8005120 <_svfiprintf_r+0x1e4>)
 8005082:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005086:	2206      	movs	r2, #6
 8005088:	1c7e      	adds	r6, r7, #1
 800508a:	f7fb f8a9 	bl	80001e0 <memchr>
 800508e:	2800      	cmp	r0, #0
 8005090:	d038      	beq.n	8005104 <_svfiprintf_r+0x1c8>
 8005092:	4b24      	ldr	r3, [pc, #144]	; (8005124 <_svfiprintf_r+0x1e8>)
 8005094:	bb13      	cbnz	r3, 80050dc <_svfiprintf_r+0x1a0>
 8005096:	9b03      	ldr	r3, [sp, #12]
 8005098:	3307      	adds	r3, #7
 800509a:	f023 0307 	bic.w	r3, r3, #7
 800509e:	3308      	adds	r3, #8
 80050a0:	9303      	str	r3, [sp, #12]
 80050a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050a4:	444b      	add	r3, r9
 80050a6:	9309      	str	r3, [sp, #36]	; 0x24
 80050a8:	e76d      	b.n	8004f86 <_svfiprintf_r+0x4a>
 80050aa:	fb05 3202 	mla	r2, r5, r2, r3
 80050ae:	2001      	movs	r0, #1
 80050b0:	460f      	mov	r7, r1
 80050b2:	e7a6      	b.n	8005002 <_svfiprintf_r+0xc6>
 80050b4:	2300      	movs	r3, #0
 80050b6:	3701      	adds	r7, #1
 80050b8:	9305      	str	r3, [sp, #20]
 80050ba:	4619      	mov	r1, r3
 80050bc:	250a      	movs	r5, #10
 80050be:	4638      	mov	r0, r7
 80050c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050c4:	3a30      	subs	r2, #48	; 0x30
 80050c6:	2a09      	cmp	r2, #9
 80050c8:	d903      	bls.n	80050d2 <_svfiprintf_r+0x196>
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d0c8      	beq.n	8005060 <_svfiprintf_r+0x124>
 80050ce:	9105      	str	r1, [sp, #20]
 80050d0:	e7c6      	b.n	8005060 <_svfiprintf_r+0x124>
 80050d2:	fb05 2101 	mla	r1, r5, r1, r2
 80050d6:	2301      	movs	r3, #1
 80050d8:	4607      	mov	r7, r0
 80050da:	e7f0      	b.n	80050be <_svfiprintf_r+0x182>
 80050dc:	ab03      	add	r3, sp, #12
 80050de:	9300      	str	r3, [sp, #0]
 80050e0:	4622      	mov	r2, r4
 80050e2:	4b11      	ldr	r3, [pc, #68]	; (8005128 <_svfiprintf_r+0x1ec>)
 80050e4:	a904      	add	r1, sp, #16
 80050e6:	4640      	mov	r0, r8
 80050e8:	f3af 8000 	nop.w
 80050ec:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80050f0:	4681      	mov	r9, r0
 80050f2:	d1d6      	bne.n	80050a2 <_svfiprintf_r+0x166>
 80050f4:	89a3      	ldrh	r3, [r4, #12]
 80050f6:	065b      	lsls	r3, r3, #25
 80050f8:	f53f af35 	bmi.w	8004f66 <_svfiprintf_r+0x2a>
 80050fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80050fe:	b01d      	add	sp, #116	; 0x74
 8005100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005104:	ab03      	add	r3, sp, #12
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	4622      	mov	r2, r4
 800510a:	4b07      	ldr	r3, [pc, #28]	; (8005128 <_svfiprintf_r+0x1ec>)
 800510c:	a904      	add	r1, sp, #16
 800510e:	4640      	mov	r0, r8
 8005110:	f000 f882 	bl	8005218 <_printf_i>
 8005114:	e7ea      	b.n	80050ec <_svfiprintf_r+0x1b0>
 8005116:	bf00      	nop
 8005118:	080056d1 	.word	0x080056d1
 800511c:	080056d7 	.word	0x080056d7
 8005120:	080056db 	.word	0x080056db
 8005124:	00000000 	.word	0x00000000
 8005128:	08004e89 	.word	0x08004e89

0800512c <_printf_common>:
 800512c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005130:	4691      	mov	r9, r2
 8005132:	461f      	mov	r7, r3
 8005134:	688a      	ldr	r2, [r1, #8]
 8005136:	690b      	ldr	r3, [r1, #16]
 8005138:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800513c:	4293      	cmp	r3, r2
 800513e:	bfb8      	it	lt
 8005140:	4613      	movlt	r3, r2
 8005142:	f8c9 3000 	str.w	r3, [r9]
 8005146:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800514a:	4606      	mov	r6, r0
 800514c:	460c      	mov	r4, r1
 800514e:	b112      	cbz	r2, 8005156 <_printf_common+0x2a>
 8005150:	3301      	adds	r3, #1
 8005152:	f8c9 3000 	str.w	r3, [r9]
 8005156:	6823      	ldr	r3, [r4, #0]
 8005158:	0699      	lsls	r1, r3, #26
 800515a:	bf42      	ittt	mi
 800515c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005160:	3302      	addmi	r3, #2
 8005162:	f8c9 3000 	strmi.w	r3, [r9]
 8005166:	6825      	ldr	r5, [r4, #0]
 8005168:	f015 0506 	ands.w	r5, r5, #6
 800516c:	d107      	bne.n	800517e <_printf_common+0x52>
 800516e:	f104 0a19 	add.w	sl, r4, #25
 8005172:	68e3      	ldr	r3, [r4, #12]
 8005174:	f8d9 2000 	ldr.w	r2, [r9]
 8005178:	1a9b      	subs	r3, r3, r2
 800517a:	42ab      	cmp	r3, r5
 800517c:	dc28      	bgt.n	80051d0 <_printf_common+0xa4>
 800517e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005182:	6822      	ldr	r2, [r4, #0]
 8005184:	3300      	adds	r3, #0
 8005186:	bf18      	it	ne
 8005188:	2301      	movne	r3, #1
 800518a:	0692      	lsls	r2, r2, #26
 800518c:	d42d      	bmi.n	80051ea <_printf_common+0xbe>
 800518e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005192:	4639      	mov	r1, r7
 8005194:	4630      	mov	r0, r6
 8005196:	47c0      	blx	r8
 8005198:	3001      	adds	r0, #1
 800519a:	d020      	beq.n	80051de <_printf_common+0xb2>
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	68e5      	ldr	r5, [r4, #12]
 80051a0:	f8d9 2000 	ldr.w	r2, [r9]
 80051a4:	f003 0306 	and.w	r3, r3, #6
 80051a8:	2b04      	cmp	r3, #4
 80051aa:	bf08      	it	eq
 80051ac:	1aad      	subeq	r5, r5, r2
 80051ae:	68a3      	ldr	r3, [r4, #8]
 80051b0:	6922      	ldr	r2, [r4, #16]
 80051b2:	bf0c      	ite	eq
 80051b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051b8:	2500      	movne	r5, #0
 80051ba:	4293      	cmp	r3, r2
 80051bc:	bfc4      	itt	gt
 80051be:	1a9b      	subgt	r3, r3, r2
 80051c0:	18ed      	addgt	r5, r5, r3
 80051c2:	f04f 0900 	mov.w	r9, #0
 80051c6:	341a      	adds	r4, #26
 80051c8:	454d      	cmp	r5, r9
 80051ca:	d11a      	bne.n	8005202 <_printf_common+0xd6>
 80051cc:	2000      	movs	r0, #0
 80051ce:	e008      	b.n	80051e2 <_printf_common+0xb6>
 80051d0:	2301      	movs	r3, #1
 80051d2:	4652      	mov	r2, sl
 80051d4:	4639      	mov	r1, r7
 80051d6:	4630      	mov	r0, r6
 80051d8:	47c0      	blx	r8
 80051da:	3001      	adds	r0, #1
 80051dc:	d103      	bne.n	80051e6 <_printf_common+0xba>
 80051de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051e6:	3501      	adds	r5, #1
 80051e8:	e7c3      	b.n	8005172 <_printf_common+0x46>
 80051ea:	18e1      	adds	r1, r4, r3
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	2030      	movs	r0, #48	; 0x30
 80051f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051f4:	4422      	add	r2, r4
 80051f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80051fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80051fe:	3302      	adds	r3, #2
 8005200:	e7c5      	b.n	800518e <_printf_common+0x62>
 8005202:	2301      	movs	r3, #1
 8005204:	4622      	mov	r2, r4
 8005206:	4639      	mov	r1, r7
 8005208:	4630      	mov	r0, r6
 800520a:	47c0      	blx	r8
 800520c:	3001      	adds	r0, #1
 800520e:	d0e6      	beq.n	80051de <_printf_common+0xb2>
 8005210:	f109 0901 	add.w	r9, r9, #1
 8005214:	e7d8      	b.n	80051c8 <_printf_common+0x9c>
	...

08005218 <_printf_i>:
 8005218:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800521c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005220:	460c      	mov	r4, r1
 8005222:	7e09      	ldrb	r1, [r1, #24]
 8005224:	b085      	sub	sp, #20
 8005226:	296e      	cmp	r1, #110	; 0x6e
 8005228:	4617      	mov	r7, r2
 800522a:	4606      	mov	r6, r0
 800522c:	4698      	mov	r8, r3
 800522e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005230:	f000 80b3 	beq.w	800539a <_printf_i+0x182>
 8005234:	d822      	bhi.n	800527c <_printf_i+0x64>
 8005236:	2963      	cmp	r1, #99	; 0x63
 8005238:	d036      	beq.n	80052a8 <_printf_i+0x90>
 800523a:	d80a      	bhi.n	8005252 <_printf_i+0x3a>
 800523c:	2900      	cmp	r1, #0
 800523e:	f000 80b9 	beq.w	80053b4 <_printf_i+0x19c>
 8005242:	2958      	cmp	r1, #88	; 0x58
 8005244:	f000 8083 	beq.w	800534e <_printf_i+0x136>
 8005248:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800524c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005250:	e032      	b.n	80052b8 <_printf_i+0xa0>
 8005252:	2964      	cmp	r1, #100	; 0x64
 8005254:	d001      	beq.n	800525a <_printf_i+0x42>
 8005256:	2969      	cmp	r1, #105	; 0x69
 8005258:	d1f6      	bne.n	8005248 <_printf_i+0x30>
 800525a:	6820      	ldr	r0, [r4, #0]
 800525c:	6813      	ldr	r3, [r2, #0]
 800525e:	0605      	lsls	r5, r0, #24
 8005260:	f103 0104 	add.w	r1, r3, #4
 8005264:	d52a      	bpl.n	80052bc <_printf_i+0xa4>
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6011      	str	r1, [r2, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	da03      	bge.n	8005276 <_printf_i+0x5e>
 800526e:	222d      	movs	r2, #45	; 0x2d
 8005270:	425b      	negs	r3, r3
 8005272:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005276:	486f      	ldr	r0, [pc, #444]	; (8005434 <_printf_i+0x21c>)
 8005278:	220a      	movs	r2, #10
 800527a:	e039      	b.n	80052f0 <_printf_i+0xd8>
 800527c:	2973      	cmp	r1, #115	; 0x73
 800527e:	f000 809d 	beq.w	80053bc <_printf_i+0x1a4>
 8005282:	d808      	bhi.n	8005296 <_printf_i+0x7e>
 8005284:	296f      	cmp	r1, #111	; 0x6f
 8005286:	d020      	beq.n	80052ca <_printf_i+0xb2>
 8005288:	2970      	cmp	r1, #112	; 0x70
 800528a:	d1dd      	bne.n	8005248 <_printf_i+0x30>
 800528c:	6823      	ldr	r3, [r4, #0]
 800528e:	f043 0320 	orr.w	r3, r3, #32
 8005292:	6023      	str	r3, [r4, #0]
 8005294:	e003      	b.n	800529e <_printf_i+0x86>
 8005296:	2975      	cmp	r1, #117	; 0x75
 8005298:	d017      	beq.n	80052ca <_printf_i+0xb2>
 800529a:	2978      	cmp	r1, #120	; 0x78
 800529c:	d1d4      	bne.n	8005248 <_printf_i+0x30>
 800529e:	2378      	movs	r3, #120	; 0x78
 80052a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80052a4:	4864      	ldr	r0, [pc, #400]	; (8005438 <_printf_i+0x220>)
 80052a6:	e055      	b.n	8005354 <_printf_i+0x13c>
 80052a8:	6813      	ldr	r3, [r2, #0]
 80052aa:	1d19      	adds	r1, r3, #4
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	6011      	str	r1, [r2, #0]
 80052b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80052b8:	2301      	movs	r3, #1
 80052ba:	e08c      	b.n	80053d6 <_printf_i+0x1be>
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	6011      	str	r1, [r2, #0]
 80052c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052c4:	bf18      	it	ne
 80052c6:	b21b      	sxthne	r3, r3
 80052c8:	e7cf      	b.n	800526a <_printf_i+0x52>
 80052ca:	6813      	ldr	r3, [r2, #0]
 80052cc:	6825      	ldr	r5, [r4, #0]
 80052ce:	1d18      	adds	r0, r3, #4
 80052d0:	6010      	str	r0, [r2, #0]
 80052d2:	0628      	lsls	r0, r5, #24
 80052d4:	d501      	bpl.n	80052da <_printf_i+0xc2>
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	e002      	b.n	80052e0 <_printf_i+0xc8>
 80052da:	0668      	lsls	r0, r5, #25
 80052dc:	d5fb      	bpl.n	80052d6 <_printf_i+0xbe>
 80052de:	881b      	ldrh	r3, [r3, #0]
 80052e0:	4854      	ldr	r0, [pc, #336]	; (8005434 <_printf_i+0x21c>)
 80052e2:	296f      	cmp	r1, #111	; 0x6f
 80052e4:	bf14      	ite	ne
 80052e6:	220a      	movne	r2, #10
 80052e8:	2208      	moveq	r2, #8
 80052ea:	2100      	movs	r1, #0
 80052ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052f0:	6865      	ldr	r5, [r4, #4]
 80052f2:	60a5      	str	r5, [r4, #8]
 80052f4:	2d00      	cmp	r5, #0
 80052f6:	f2c0 8095 	blt.w	8005424 <_printf_i+0x20c>
 80052fa:	6821      	ldr	r1, [r4, #0]
 80052fc:	f021 0104 	bic.w	r1, r1, #4
 8005300:	6021      	str	r1, [r4, #0]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d13d      	bne.n	8005382 <_printf_i+0x16a>
 8005306:	2d00      	cmp	r5, #0
 8005308:	f040 808e 	bne.w	8005428 <_printf_i+0x210>
 800530c:	4665      	mov	r5, ip
 800530e:	2a08      	cmp	r2, #8
 8005310:	d10b      	bne.n	800532a <_printf_i+0x112>
 8005312:	6823      	ldr	r3, [r4, #0]
 8005314:	07db      	lsls	r3, r3, #31
 8005316:	d508      	bpl.n	800532a <_printf_i+0x112>
 8005318:	6923      	ldr	r3, [r4, #16]
 800531a:	6862      	ldr	r2, [r4, #4]
 800531c:	429a      	cmp	r2, r3
 800531e:	bfde      	ittt	le
 8005320:	2330      	movle	r3, #48	; 0x30
 8005322:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005326:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800532a:	ebac 0305 	sub.w	r3, ip, r5
 800532e:	6123      	str	r3, [r4, #16]
 8005330:	f8cd 8000 	str.w	r8, [sp]
 8005334:	463b      	mov	r3, r7
 8005336:	aa03      	add	r2, sp, #12
 8005338:	4621      	mov	r1, r4
 800533a:	4630      	mov	r0, r6
 800533c:	f7ff fef6 	bl	800512c <_printf_common>
 8005340:	3001      	adds	r0, #1
 8005342:	d14d      	bne.n	80053e0 <_printf_i+0x1c8>
 8005344:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005348:	b005      	add	sp, #20
 800534a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800534e:	4839      	ldr	r0, [pc, #228]	; (8005434 <_printf_i+0x21c>)
 8005350:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005354:	6813      	ldr	r3, [r2, #0]
 8005356:	6821      	ldr	r1, [r4, #0]
 8005358:	1d1d      	adds	r5, r3, #4
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6015      	str	r5, [r2, #0]
 800535e:	060a      	lsls	r2, r1, #24
 8005360:	d50b      	bpl.n	800537a <_printf_i+0x162>
 8005362:	07ca      	lsls	r2, r1, #31
 8005364:	bf44      	itt	mi
 8005366:	f041 0120 	orrmi.w	r1, r1, #32
 800536a:	6021      	strmi	r1, [r4, #0]
 800536c:	b91b      	cbnz	r3, 8005376 <_printf_i+0x15e>
 800536e:	6822      	ldr	r2, [r4, #0]
 8005370:	f022 0220 	bic.w	r2, r2, #32
 8005374:	6022      	str	r2, [r4, #0]
 8005376:	2210      	movs	r2, #16
 8005378:	e7b7      	b.n	80052ea <_printf_i+0xd2>
 800537a:	064d      	lsls	r5, r1, #25
 800537c:	bf48      	it	mi
 800537e:	b29b      	uxthmi	r3, r3
 8005380:	e7ef      	b.n	8005362 <_printf_i+0x14a>
 8005382:	4665      	mov	r5, ip
 8005384:	fbb3 f1f2 	udiv	r1, r3, r2
 8005388:	fb02 3311 	mls	r3, r2, r1, r3
 800538c:	5cc3      	ldrb	r3, [r0, r3]
 800538e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005392:	460b      	mov	r3, r1
 8005394:	2900      	cmp	r1, #0
 8005396:	d1f5      	bne.n	8005384 <_printf_i+0x16c>
 8005398:	e7b9      	b.n	800530e <_printf_i+0xf6>
 800539a:	6813      	ldr	r3, [r2, #0]
 800539c:	6825      	ldr	r5, [r4, #0]
 800539e:	6961      	ldr	r1, [r4, #20]
 80053a0:	1d18      	adds	r0, r3, #4
 80053a2:	6010      	str	r0, [r2, #0]
 80053a4:	0628      	lsls	r0, r5, #24
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	d501      	bpl.n	80053ae <_printf_i+0x196>
 80053aa:	6019      	str	r1, [r3, #0]
 80053ac:	e002      	b.n	80053b4 <_printf_i+0x19c>
 80053ae:	066a      	lsls	r2, r5, #25
 80053b0:	d5fb      	bpl.n	80053aa <_printf_i+0x192>
 80053b2:	8019      	strh	r1, [r3, #0]
 80053b4:	2300      	movs	r3, #0
 80053b6:	6123      	str	r3, [r4, #16]
 80053b8:	4665      	mov	r5, ip
 80053ba:	e7b9      	b.n	8005330 <_printf_i+0x118>
 80053bc:	6813      	ldr	r3, [r2, #0]
 80053be:	1d19      	adds	r1, r3, #4
 80053c0:	6011      	str	r1, [r2, #0]
 80053c2:	681d      	ldr	r5, [r3, #0]
 80053c4:	6862      	ldr	r2, [r4, #4]
 80053c6:	2100      	movs	r1, #0
 80053c8:	4628      	mov	r0, r5
 80053ca:	f7fa ff09 	bl	80001e0 <memchr>
 80053ce:	b108      	cbz	r0, 80053d4 <_printf_i+0x1bc>
 80053d0:	1b40      	subs	r0, r0, r5
 80053d2:	6060      	str	r0, [r4, #4]
 80053d4:	6863      	ldr	r3, [r4, #4]
 80053d6:	6123      	str	r3, [r4, #16]
 80053d8:	2300      	movs	r3, #0
 80053da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053de:	e7a7      	b.n	8005330 <_printf_i+0x118>
 80053e0:	6923      	ldr	r3, [r4, #16]
 80053e2:	462a      	mov	r2, r5
 80053e4:	4639      	mov	r1, r7
 80053e6:	4630      	mov	r0, r6
 80053e8:	47c0      	blx	r8
 80053ea:	3001      	adds	r0, #1
 80053ec:	d0aa      	beq.n	8005344 <_printf_i+0x12c>
 80053ee:	6823      	ldr	r3, [r4, #0]
 80053f0:	079b      	lsls	r3, r3, #30
 80053f2:	d413      	bmi.n	800541c <_printf_i+0x204>
 80053f4:	68e0      	ldr	r0, [r4, #12]
 80053f6:	9b03      	ldr	r3, [sp, #12]
 80053f8:	4298      	cmp	r0, r3
 80053fa:	bfb8      	it	lt
 80053fc:	4618      	movlt	r0, r3
 80053fe:	e7a3      	b.n	8005348 <_printf_i+0x130>
 8005400:	2301      	movs	r3, #1
 8005402:	464a      	mov	r2, r9
 8005404:	4639      	mov	r1, r7
 8005406:	4630      	mov	r0, r6
 8005408:	47c0      	blx	r8
 800540a:	3001      	adds	r0, #1
 800540c:	d09a      	beq.n	8005344 <_printf_i+0x12c>
 800540e:	3501      	adds	r5, #1
 8005410:	68e3      	ldr	r3, [r4, #12]
 8005412:	9a03      	ldr	r2, [sp, #12]
 8005414:	1a9b      	subs	r3, r3, r2
 8005416:	42ab      	cmp	r3, r5
 8005418:	dcf2      	bgt.n	8005400 <_printf_i+0x1e8>
 800541a:	e7eb      	b.n	80053f4 <_printf_i+0x1dc>
 800541c:	2500      	movs	r5, #0
 800541e:	f104 0919 	add.w	r9, r4, #25
 8005422:	e7f5      	b.n	8005410 <_printf_i+0x1f8>
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1ac      	bne.n	8005382 <_printf_i+0x16a>
 8005428:	7803      	ldrb	r3, [r0, #0]
 800542a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800542e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005432:	e76c      	b.n	800530e <_printf_i+0xf6>
 8005434:	080056e2 	.word	0x080056e2
 8005438:	080056f3 	.word	0x080056f3

0800543c <memmove>:
 800543c:	4288      	cmp	r0, r1
 800543e:	b510      	push	{r4, lr}
 8005440:	eb01 0302 	add.w	r3, r1, r2
 8005444:	d807      	bhi.n	8005456 <memmove+0x1a>
 8005446:	1e42      	subs	r2, r0, #1
 8005448:	4299      	cmp	r1, r3
 800544a:	d00a      	beq.n	8005462 <memmove+0x26>
 800544c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005450:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005454:	e7f8      	b.n	8005448 <memmove+0xc>
 8005456:	4283      	cmp	r3, r0
 8005458:	d9f5      	bls.n	8005446 <memmove+0xa>
 800545a:	1881      	adds	r1, r0, r2
 800545c:	1ad2      	subs	r2, r2, r3
 800545e:	42d3      	cmn	r3, r2
 8005460:	d100      	bne.n	8005464 <memmove+0x28>
 8005462:	bd10      	pop	{r4, pc}
 8005464:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005468:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800546c:	e7f7      	b.n	800545e <memmove+0x22>
	...

08005470 <_free_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	4605      	mov	r5, r0
 8005474:	2900      	cmp	r1, #0
 8005476:	d045      	beq.n	8005504 <_free_r+0x94>
 8005478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800547c:	1f0c      	subs	r4, r1, #4
 800547e:	2b00      	cmp	r3, #0
 8005480:	bfb8      	it	lt
 8005482:	18e4      	addlt	r4, r4, r3
 8005484:	f000 f8d2 	bl	800562c <__malloc_lock>
 8005488:	4a1f      	ldr	r2, [pc, #124]	; (8005508 <_free_r+0x98>)
 800548a:	6813      	ldr	r3, [r2, #0]
 800548c:	4610      	mov	r0, r2
 800548e:	b933      	cbnz	r3, 800549e <_free_r+0x2e>
 8005490:	6063      	str	r3, [r4, #4]
 8005492:	6014      	str	r4, [r2, #0]
 8005494:	4628      	mov	r0, r5
 8005496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800549a:	f000 b8c8 	b.w	800562e <__malloc_unlock>
 800549e:	42a3      	cmp	r3, r4
 80054a0:	d90c      	bls.n	80054bc <_free_r+0x4c>
 80054a2:	6821      	ldr	r1, [r4, #0]
 80054a4:	1862      	adds	r2, r4, r1
 80054a6:	4293      	cmp	r3, r2
 80054a8:	bf04      	itt	eq
 80054aa:	681a      	ldreq	r2, [r3, #0]
 80054ac:	685b      	ldreq	r3, [r3, #4]
 80054ae:	6063      	str	r3, [r4, #4]
 80054b0:	bf04      	itt	eq
 80054b2:	1852      	addeq	r2, r2, r1
 80054b4:	6022      	streq	r2, [r4, #0]
 80054b6:	6004      	str	r4, [r0, #0]
 80054b8:	e7ec      	b.n	8005494 <_free_r+0x24>
 80054ba:	4613      	mov	r3, r2
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	b10a      	cbz	r2, 80054c4 <_free_r+0x54>
 80054c0:	42a2      	cmp	r2, r4
 80054c2:	d9fa      	bls.n	80054ba <_free_r+0x4a>
 80054c4:	6819      	ldr	r1, [r3, #0]
 80054c6:	1858      	adds	r0, r3, r1
 80054c8:	42a0      	cmp	r0, r4
 80054ca:	d10b      	bne.n	80054e4 <_free_r+0x74>
 80054cc:	6820      	ldr	r0, [r4, #0]
 80054ce:	4401      	add	r1, r0
 80054d0:	1858      	adds	r0, r3, r1
 80054d2:	4282      	cmp	r2, r0
 80054d4:	6019      	str	r1, [r3, #0]
 80054d6:	d1dd      	bne.n	8005494 <_free_r+0x24>
 80054d8:	6810      	ldr	r0, [r2, #0]
 80054da:	6852      	ldr	r2, [r2, #4]
 80054dc:	605a      	str	r2, [r3, #4]
 80054de:	4401      	add	r1, r0
 80054e0:	6019      	str	r1, [r3, #0]
 80054e2:	e7d7      	b.n	8005494 <_free_r+0x24>
 80054e4:	d902      	bls.n	80054ec <_free_r+0x7c>
 80054e6:	230c      	movs	r3, #12
 80054e8:	602b      	str	r3, [r5, #0]
 80054ea:	e7d3      	b.n	8005494 <_free_r+0x24>
 80054ec:	6820      	ldr	r0, [r4, #0]
 80054ee:	1821      	adds	r1, r4, r0
 80054f0:	428a      	cmp	r2, r1
 80054f2:	bf04      	itt	eq
 80054f4:	6811      	ldreq	r1, [r2, #0]
 80054f6:	6852      	ldreq	r2, [r2, #4]
 80054f8:	6062      	str	r2, [r4, #4]
 80054fa:	bf04      	itt	eq
 80054fc:	1809      	addeq	r1, r1, r0
 80054fe:	6021      	streq	r1, [r4, #0]
 8005500:	605c      	str	r4, [r3, #4]
 8005502:	e7c7      	b.n	8005494 <_free_r+0x24>
 8005504:	bd38      	pop	{r3, r4, r5, pc}
 8005506:	bf00      	nop
 8005508:	20012df4 	.word	0x20012df4

0800550c <_malloc_r>:
 800550c:	b570      	push	{r4, r5, r6, lr}
 800550e:	1ccd      	adds	r5, r1, #3
 8005510:	f025 0503 	bic.w	r5, r5, #3
 8005514:	3508      	adds	r5, #8
 8005516:	2d0c      	cmp	r5, #12
 8005518:	bf38      	it	cc
 800551a:	250c      	movcc	r5, #12
 800551c:	2d00      	cmp	r5, #0
 800551e:	4606      	mov	r6, r0
 8005520:	db01      	blt.n	8005526 <_malloc_r+0x1a>
 8005522:	42a9      	cmp	r1, r5
 8005524:	d903      	bls.n	800552e <_malloc_r+0x22>
 8005526:	230c      	movs	r3, #12
 8005528:	6033      	str	r3, [r6, #0]
 800552a:	2000      	movs	r0, #0
 800552c:	bd70      	pop	{r4, r5, r6, pc}
 800552e:	f000 f87d 	bl	800562c <__malloc_lock>
 8005532:	4a21      	ldr	r2, [pc, #132]	; (80055b8 <_malloc_r+0xac>)
 8005534:	6814      	ldr	r4, [r2, #0]
 8005536:	4621      	mov	r1, r4
 8005538:	b991      	cbnz	r1, 8005560 <_malloc_r+0x54>
 800553a:	4c20      	ldr	r4, [pc, #128]	; (80055bc <_malloc_r+0xb0>)
 800553c:	6823      	ldr	r3, [r4, #0]
 800553e:	b91b      	cbnz	r3, 8005548 <_malloc_r+0x3c>
 8005540:	4630      	mov	r0, r6
 8005542:	f000 f863 	bl	800560c <_sbrk_r>
 8005546:	6020      	str	r0, [r4, #0]
 8005548:	4629      	mov	r1, r5
 800554a:	4630      	mov	r0, r6
 800554c:	f000 f85e 	bl	800560c <_sbrk_r>
 8005550:	1c43      	adds	r3, r0, #1
 8005552:	d124      	bne.n	800559e <_malloc_r+0x92>
 8005554:	230c      	movs	r3, #12
 8005556:	6033      	str	r3, [r6, #0]
 8005558:	4630      	mov	r0, r6
 800555a:	f000 f868 	bl	800562e <__malloc_unlock>
 800555e:	e7e4      	b.n	800552a <_malloc_r+0x1e>
 8005560:	680b      	ldr	r3, [r1, #0]
 8005562:	1b5b      	subs	r3, r3, r5
 8005564:	d418      	bmi.n	8005598 <_malloc_r+0x8c>
 8005566:	2b0b      	cmp	r3, #11
 8005568:	d90f      	bls.n	800558a <_malloc_r+0x7e>
 800556a:	600b      	str	r3, [r1, #0]
 800556c:	50cd      	str	r5, [r1, r3]
 800556e:	18cc      	adds	r4, r1, r3
 8005570:	4630      	mov	r0, r6
 8005572:	f000 f85c 	bl	800562e <__malloc_unlock>
 8005576:	f104 000b 	add.w	r0, r4, #11
 800557a:	1d23      	adds	r3, r4, #4
 800557c:	f020 0007 	bic.w	r0, r0, #7
 8005580:	1ac3      	subs	r3, r0, r3
 8005582:	d0d3      	beq.n	800552c <_malloc_r+0x20>
 8005584:	425a      	negs	r2, r3
 8005586:	50e2      	str	r2, [r4, r3]
 8005588:	e7d0      	b.n	800552c <_malloc_r+0x20>
 800558a:	428c      	cmp	r4, r1
 800558c:	684b      	ldr	r3, [r1, #4]
 800558e:	bf16      	itet	ne
 8005590:	6063      	strne	r3, [r4, #4]
 8005592:	6013      	streq	r3, [r2, #0]
 8005594:	460c      	movne	r4, r1
 8005596:	e7eb      	b.n	8005570 <_malloc_r+0x64>
 8005598:	460c      	mov	r4, r1
 800559a:	6849      	ldr	r1, [r1, #4]
 800559c:	e7cc      	b.n	8005538 <_malloc_r+0x2c>
 800559e:	1cc4      	adds	r4, r0, #3
 80055a0:	f024 0403 	bic.w	r4, r4, #3
 80055a4:	42a0      	cmp	r0, r4
 80055a6:	d005      	beq.n	80055b4 <_malloc_r+0xa8>
 80055a8:	1a21      	subs	r1, r4, r0
 80055aa:	4630      	mov	r0, r6
 80055ac:	f000 f82e 	bl	800560c <_sbrk_r>
 80055b0:	3001      	adds	r0, #1
 80055b2:	d0cf      	beq.n	8005554 <_malloc_r+0x48>
 80055b4:	6025      	str	r5, [r4, #0]
 80055b6:	e7db      	b.n	8005570 <_malloc_r+0x64>
 80055b8:	20012df4 	.word	0x20012df4
 80055bc:	20012df8 	.word	0x20012df8

080055c0 <_realloc_r>:
 80055c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055c2:	4607      	mov	r7, r0
 80055c4:	4614      	mov	r4, r2
 80055c6:	460e      	mov	r6, r1
 80055c8:	b921      	cbnz	r1, 80055d4 <_realloc_r+0x14>
 80055ca:	4611      	mov	r1, r2
 80055cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80055d0:	f7ff bf9c 	b.w	800550c <_malloc_r>
 80055d4:	b922      	cbnz	r2, 80055e0 <_realloc_r+0x20>
 80055d6:	f7ff ff4b 	bl	8005470 <_free_r>
 80055da:	4625      	mov	r5, r4
 80055dc:	4628      	mov	r0, r5
 80055de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055e0:	f000 f826 	bl	8005630 <_malloc_usable_size_r>
 80055e4:	42a0      	cmp	r0, r4
 80055e6:	d20f      	bcs.n	8005608 <_realloc_r+0x48>
 80055e8:	4621      	mov	r1, r4
 80055ea:	4638      	mov	r0, r7
 80055ec:	f7ff ff8e 	bl	800550c <_malloc_r>
 80055f0:	4605      	mov	r5, r0
 80055f2:	2800      	cmp	r0, #0
 80055f4:	d0f2      	beq.n	80055dc <_realloc_r+0x1c>
 80055f6:	4631      	mov	r1, r6
 80055f8:	4622      	mov	r2, r4
 80055fa:	f7ff fbd3 	bl	8004da4 <memcpy>
 80055fe:	4631      	mov	r1, r6
 8005600:	4638      	mov	r0, r7
 8005602:	f7ff ff35 	bl	8005470 <_free_r>
 8005606:	e7e9      	b.n	80055dc <_realloc_r+0x1c>
 8005608:	4635      	mov	r5, r6
 800560a:	e7e7      	b.n	80055dc <_realloc_r+0x1c>

0800560c <_sbrk_r>:
 800560c:	b538      	push	{r3, r4, r5, lr}
 800560e:	4c06      	ldr	r4, [pc, #24]	; (8005628 <_sbrk_r+0x1c>)
 8005610:	2300      	movs	r3, #0
 8005612:	4605      	mov	r5, r0
 8005614:	4608      	mov	r0, r1
 8005616:	6023      	str	r3, [r4, #0]
 8005618:	f7fb f9ea 	bl	80009f0 <_sbrk>
 800561c:	1c43      	adds	r3, r0, #1
 800561e:	d102      	bne.n	8005626 <_sbrk_r+0x1a>
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	b103      	cbz	r3, 8005626 <_sbrk_r+0x1a>
 8005624:	602b      	str	r3, [r5, #0]
 8005626:	bd38      	pop	{r3, r4, r5, pc}
 8005628:	20012ec0 	.word	0x20012ec0

0800562c <__malloc_lock>:
 800562c:	4770      	bx	lr

0800562e <__malloc_unlock>:
 800562e:	4770      	bx	lr

08005630 <_malloc_usable_size_r>:
 8005630:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005634:	1f18      	subs	r0, r3, #4
 8005636:	2b00      	cmp	r3, #0
 8005638:	bfbc      	itt	lt
 800563a:	580b      	ldrlt	r3, [r1, r0]
 800563c:	18c0      	addlt	r0, r0, r3
 800563e:	4770      	bx	lr

08005640 <_init>:
 8005640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005642:	bf00      	nop
 8005644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005646:	bc08      	pop	{r3}
 8005648:	469e      	mov	lr, r3
 800564a:	4770      	bx	lr

0800564c <_fini>:
 800564c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564e:	bf00      	nop
 8005650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005652:	bc08      	pop	{r3}
 8005654:	469e      	mov	lr, r3
 8005656:	4770      	bx	lr
