
discovery_uart_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abec  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800ad74  0800ad74  0000bd74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad98  0800ad98  0000c07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ad98  0800ad98  0000bd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ada0  0800ada0  0000c07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ada0  0800ada0  0000bda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ada4  0800ada4  0000bda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800ada8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c07c  2**0
                  CONTENTS
 10 .bss          00000f0c  2000007c  2000007c  0000c07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000f88  20000f88  0000c07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a51f  00000000  00000000  0000c0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040c5  00000000  00000000  000265cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001520  00000000  00000000  0002a690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000104b  00000000  00000000  0002bbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025386  00000000  00000000  0002cbfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d42d  00000000  00000000  00051f81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dac54  00000000  00000000  0006f3ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014a002  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c04  00000000  00000000  0014a048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  0014fc4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ad5c 	.word	0x0800ad5c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800ad5c 	.word	0x0800ad5c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <HAL_ADC_ConvHalfCpltCallback>:
static void MX_ADC1_Init(void);
void MX_USB_HOST_Process(void);

/* USER CODE BEGIN PFP */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart2, (uint8_t*)&adc_buf, ADC_BUF_LEN);
 80004fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000500:	4903      	ldr	r1, [pc, #12]	@ (8000510 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8000502:	4804      	ldr	r0, [pc, #16]	@ (8000514 <HAL_ADC_ConvHalfCpltCallback+0x20>)
 8000504:	f005 fed3 	bl	80062ae <HAL_UART_Transmit_IT>
}
 8000508:	bf00      	nop
 800050a:	3708      	adds	r7, #8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	2000027c 	.word	0x2000027c
 8000514:	20000234 	.word	0x20000234

08000518 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart2, (uint8_t*)&adc_buf[ADC_BUF_LEN/2], ADC_BUF_LEN);
 8000520:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000524:	4903      	ldr	r1, [pc, #12]	@ (8000534 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000526:	4804      	ldr	r0, [pc, #16]	@ (8000538 <HAL_ADC_ConvCpltCallback+0x20>)
 8000528:	f005 fec1 	bl	80062ae <HAL_UART_Transmit_IT>
}
 800052c:	bf00      	nop
 800052e:	3708      	adds	r7, #8
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	2000047c 	.word	0x2000047c
 8000538:	20000234 	.word	0x20000234

0800053c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000540:	f000 fdac 	bl	800109c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000544:	f000 f81e 	bl	8000584 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000548:	f000 f9c4 	bl	80008d4 <MX_GPIO_Init>
  MX_DMA_Init();
 800054c:	f000 f9a2 	bl	8000894 <MX_DMA_Init>
  MX_I2C1_Init();
 8000550:	f000 f8e2 	bl	8000718 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000554:	f000 f90e 	bl	8000774 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000558:	f000 f93c 	bl	80007d4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800055c:	f009 ffba 	bl	800a4d4 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8000560:	f000 f96e 	bl	8000840 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000564:	f000 f878 	bl	8000658 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
//  uint8_t msg[] = "Hello World!\r\n";

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 8000568:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800056c:	4903      	ldr	r1, [pc, #12]	@ (800057c <main+0x40>)
 800056e:	4804      	ldr	r0, [pc, #16]	@ (8000580 <main+0x44>)
 8000570:	f000 fe6e 	bl	8001250 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000574:	f009 ffd4 	bl	800a520 <MX_USB_HOST_Process>
 8000578:	e7fc      	b.n	8000574 <main+0x38>
 800057a:	bf00      	nop
 800057c:	2000027c 	.word	0x2000027c
 8000580:	20000098 	.word	0x20000098

08000584 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b094      	sub	sp, #80	@ 0x50
 8000588:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058a:	f107 0320 	add.w	r3, r7, #32
 800058e:	2230      	movs	r2, #48	@ 0x30
 8000590:	2100      	movs	r1, #0
 8000592:	4618      	mov	r0, r3
 8000594:	f00a fb54 	bl	800ac40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000598:	f107 030c 	add.w	r3, r7, #12
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a8:	2300      	movs	r3, #0
 80005aa:	60bb      	str	r3, [r7, #8]
 80005ac:	4b28      	ldr	r3, [pc, #160]	@ (8000650 <SystemClock_Config+0xcc>)
 80005ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005b0:	4a27      	ldr	r2, [pc, #156]	@ (8000650 <SystemClock_Config+0xcc>)
 80005b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80005b8:	4b25      	ldr	r3, [pc, #148]	@ (8000650 <SystemClock_Config+0xcc>)
 80005ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005c4:	2300      	movs	r3, #0
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	4b22      	ldr	r3, [pc, #136]	@ (8000654 <SystemClock_Config+0xd0>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a21      	ldr	r2, [pc, #132]	@ (8000654 <SystemClock_Config+0xd0>)
 80005ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005d2:	6013      	str	r3, [r2, #0]
 80005d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <SystemClock_Config+0xd0>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005e0:	2301      	movs	r3, #1
 80005e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ea:	2302      	movs	r3, #2
 80005ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005f4:	2308      	movs	r3, #8
 80005f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005f8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005fe:	2302      	movs	r3, #2
 8000600:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000602:	2307      	movs	r3, #7
 8000604:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000606:	f107 0320 	add.w	r3, r7, #32
 800060a:	4618      	mov	r0, r3
 800060c:	f004 ff9c 	bl	8005548 <HAL_RCC_OscConfig>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000616:	f000 fa5b 	bl	8000ad0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061a:	230f      	movs	r3, #15
 800061c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061e:	2302      	movs	r3, #2
 8000620:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000622:	2300      	movs	r3, #0
 8000624:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000626:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800062a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800062c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000630:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000632:	f107 030c 	add.w	r3, r7, #12
 8000636:	2105      	movs	r1, #5
 8000638:	4618      	mov	r0, r3
 800063a:	f005 f9fd 	bl	8005a38 <HAL_RCC_ClockConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000644:	f000 fa44 	bl	8000ad0 <Error_Handler>
  }
}
 8000648:	bf00      	nop
 800064a:	3750      	adds	r7, #80	@ 0x50
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	40023800 	.word	0x40023800
 8000654:	40007000 	.word	0x40007000

08000658 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b084      	sub	sp, #16
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800065e:	463b      	mov	r3, r7
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800066a:	4b28      	ldr	r3, [pc, #160]	@ (800070c <MX_ADC1_Init+0xb4>)
 800066c:	4a28      	ldr	r2, [pc, #160]	@ (8000710 <MX_ADC1_Init+0xb8>)
 800066e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000670:	4b26      	ldr	r3, [pc, #152]	@ (800070c <MX_ADC1_Init+0xb4>)
 8000672:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000676:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000678:	4b24      	ldr	r3, [pc, #144]	@ (800070c <MX_ADC1_Init+0xb4>)
 800067a:	2200      	movs	r2, #0
 800067c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800067e:	4b23      	ldr	r3, [pc, #140]	@ (800070c <MX_ADC1_Init+0xb4>)
 8000680:	2201      	movs	r2, #1
 8000682:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000684:	4b21      	ldr	r3, [pc, #132]	@ (800070c <MX_ADC1_Init+0xb4>)
 8000686:	2201      	movs	r2, #1
 8000688:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800068a:	4b20      	ldr	r3, [pc, #128]	@ (800070c <MX_ADC1_Init+0xb4>)
 800068c:	2200      	movs	r2, #0
 800068e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000692:	4b1e      	ldr	r3, [pc, #120]	@ (800070c <MX_ADC1_Init+0xb4>)
 8000694:	2200      	movs	r2, #0
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000698:	4b1c      	ldr	r3, [pc, #112]	@ (800070c <MX_ADC1_Init+0xb4>)
 800069a:	4a1e      	ldr	r2, [pc, #120]	@ (8000714 <MX_ADC1_Init+0xbc>)
 800069c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800069e:	4b1b      	ldr	r3, [pc, #108]	@ (800070c <MX_ADC1_Init+0xb4>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80006a4:	4b19      	ldr	r3, [pc, #100]	@ (800070c <MX_ADC1_Init+0xb4>)
 80006a6:	2202      	movs	r2, #2
 80006a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80006aa:	4b18      	ldr	r3, [pc, #96]	@ (800070c <MX_ADC1_Init+0xb4>)
 80006ac:	2201      	movs	r2, #1
 80006ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006b2:	4b16      	ldr	r3, [pc, #88]	@ (800070c <MX_ADC1_Init+0xb4>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006b8:	4814      	ldr	r0, [pc, #80]	@ (800070c <MX_ADC1_Init+0xb4>)
 80006ba:	f000 fd85 	bl	80011c8 <HAL_ADC_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80006c4:	f000 fa04 	bl	8000ad0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006c8:	2301      	movs	r3, #1
 80006ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006cc:	2301      	movs	r3, #1
 80006ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80006d0:	2301      	movs	r3, #1
 80006d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d4:	463b      	mov	r3, r7
 80006d6:	4619      	mov	r1, r3
 80006d8:	480c      	ldr	r0, [pc, #48]	@ (800070c <MX_ADC1_Init+0xb4>)
 80006da:	f000 fed7 	bl	800148c <HAL_ADC_ConfigChannel>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80006e4:	f000 f9f4 	bl	8000ad0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006e8:	2303      	movs	r3, #3
 80006ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80006ec:	2302      	movs	r3, #2
 80006ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f0:	463b      	mov	r3, r7
 80006f2:	4619      	mov	r1, r3
 80006f4:	4805      	ldr	r0, [pc, #20]	@ (800070c <MX_ADC1_Init+0xb4>)
 80006f6:	f000 fec9 	bl	800148c <HAL_ADC_ConfigChannel>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000700:	f000 f9e6 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000704:	bf00      	nop
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20000098 	.word	0x20000098
 8000710:	40012000 	.word	0x40012000
 8000714:	0f000001 	.word	0x0f000001

08000718 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800071c:	4b12      	ldr	r3, [pc, #72]	@ (8000768 <MX_I2C1_Init+0x50>)
 800071e:	4a13      	ldr	r2, [pc, #76]	@ (800076c <MX_I2C1_Init+0x54>)
 8000720:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000722:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000724:	4a12      	ldr	r2, [pc, #72]	@ (8000770 <MX_I2C1_Init+0x58>)
 8000726:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <MX_I2C1_Init+0x50>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000730:	2200      	movs	r2, #0
 8000732:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000734:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000736:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800073a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800073c:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <MX_I2C1_Init+0x50>)
 800073e:	2200      	movs	r2, #0
 8000740:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000742:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000748:	4b07      	ldr	r3, [pc, #28]	@ (8000768 <MX_I2C1_Init+0x50>)
 800074a:	2200      	movs	r2, #0
 800074c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074e:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000750:	2200      	movs	r2, #0
 8000752:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000754:	4804      	ldr	r0, [pc, #16]	@ (8000768 <MX_I2C1_Init+0x50>)
 8000756:	f004 f913 	bl	8004980 <HAL_I2C_Init>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000760:	f000 f9b6 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000764:	bf00      	nop
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000140 	.word	0x20000140
 800076c:	40005400 	.word	0x40005400
 8000770:	000186a0 	.word	0x000186a0

08000774 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800077a:	4a14      	ldr	r2, [pc, #80]	@ (80007cc <MX_I2S3_Init+0x58>)
 800077c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000780:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000784:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000786:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800078c:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000792:	4b0d      	ldr	r3, [pc, #52]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000794:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000798:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800079a:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800079c:	4a0c      	ldr	r2, [pc, #48]	@ (80007d0 <MX_I2S3_Init+0x5c>)
 800079e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007b4:	f004 fa28 	bl	8004c08 <HAL_I2S_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007be:	f000 f987 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000194 	.word	0x20000194
 80007cc:	40003c00 	.word	0x40003c00
 80007d0:	00017700 	.word	0x00017700

080007d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007d8:	4b17      	ldr	r3, [pc, #92]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007da:	4a18      	ldr	r2, [pc, #96]	@ (800083c <MX_SPI1_Init+0x68>)
 80007dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007de:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007e6:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_SPI1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000804:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000806:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800080c:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <MX_SPI1_Init+0x64>)
 800080e:	2200      	movs	r2, #0
 8000810:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000812:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000814:	2200      	movs	r2, #0
 8000816:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000818:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <MX_SPI1_Init+0x64>)
 800081a:	2200      	movs	r2, #0
 800081c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800081e:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000820:	220a      	movs	r2, #10
 8000822:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000824:	4804      	ldr	r0, [pc, #16]	@ (8000838 <MX_SPI1_Init+0x64>)
 8000826:	f005 fc69 	bl	80060fc <HAL_SPI_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000830:	f000 f94e 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	200001dc 	.word	0x200001dc
 800083c:	40013000 	.word	0x40013000

08000840 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000844:	4b11      	ldr	r3, [pc, #68]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000846:	4a12      	ldr	r2, [pc, #72]	@ (8000890 <MX_USART2_UART_Init+0x50>)
 8000848:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800084a:	4b10      	ldr	r3, [pc, #64]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800084c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000850:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000852:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000858:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000866:	220c      	movs	r2, #12
 8000868:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	4b08      	ldr	r3, [pc, #32]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000878:	f005 fcc9 	bl	800620e <HAL_UART_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000882:	f000 f925 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000234 	.word	0x20000234
 8000890:	40004400 	.word	0x40004400

08000894 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <MX_DMA_Init+0x3c>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	4a0b      	ldr	r2, [pc, #44]	@ (80008d0 <MX_DMA_Init+0x3c>)
 80008a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008aa:	4b09      	ldr	r3, [pc, #36]	@ (80008d0 <MX_DMA_Init+0x3c>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2100      	movs	r1, #0
 80008ba:	2038      	movs	r0, #56	@ 0x38
 80008bc:	f001 f961 	bl	8001b82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008c0:	2038      	movs	r0, #56	@ 0x38
 80008c2:	f001 f97a 	bl	8001bba <HAL_NVIC_EnableIRQ>

}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40023800 	.word	0x40023800

080008d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b08c      	sub	sp, #48	@ 0x30
 80008d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008da:	f107 031c 	add.w	r3, r7, #28
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	61bb      	str	r3, [r7, #24]
 80008ee:	4b72      	ldr	r3, [pc, #456]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a71      	ldr	r2, [pc, #452]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 80008f4:	f043 0310 	orr.w	r3, r3, #16
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b6f      	ldr	r3, [pc, #444]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0310 	and.w	r3, r3, #16
 8000902:	61bb      	str	r3, [r7, #24]
 8000904:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]
 800090a:	4b6b      	ldr	r3, [pc, #428]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	4a6a      	ldr	r2, [pc, #424]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	6313      	str	r3, [r2, #48]	@ 0x30
 8000916:	4b68      	ldr	r3, [pc, #416]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	617b      	str	r3, [r7, #20]
 8000920:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	613b      	str	r3, [r7, #16]
 8000926:	4b64      	ldr	r3, [pc, #400]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092a:	4a63      	ldr	r2, [pc, #396]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 800092c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000930:	6313      	str	r3, [r2, #48]	@ 0x30
 8000932:	4b61      	ldr	r3, [pc, #388]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	60fb      	str	r3, [r7, #12]
 8000942:	4b5d      	ldr	r3, [pc, #372]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	4a5c      	ldr	r2, [pc, #368]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6313      	str	r3, [r2, #48]	@ 0x30
 800094e:	4b5a      	ldr	r3, [pc, #360]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	60bb      	str	r3, [r7, #8]
 800095e:	4b56      	ldr	r3, [pc, #344]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	4a55      	ldr	r2, [pc, #340]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000964:	f043 0302 	orr.w	r3, r3, #2
 8000968:	6313      	str	r3, [r2, #48]	@ 0x30
 800096a:	4b53      	ldr	r3, [pc, #332]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	f003 0302 	and.w	r3, r3, #2
 8000972:	60bb      	str	r3, [r7, #8]
 8000974:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	607b      	str	r3, [r7, #4]
 800097a:	4b4f      	ldr	r3, [pc, #316]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	4a4e      	ldr	r2, [pc, #312]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000980:	f043 0308 	orr.w	r3, r3, #8
 8000984:	6313      	str	r3, [r2, #48]	@ 0x30
 8000986:	4b4c      	ldr	r3, [pc, #304]	@ (8000ab8 <MX_GPIO_Init+0x1e4>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	f003 0308 	and.w	r3, r3, #8
 800098e:	607b      	str	r3, [r7, #4]
 8000990:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	2108      	movs	r1, #8
 8000996:	4849      	ldr	r0, [pc, #292]	@ (8000abc <MX_GPIO_Init+0x1e8>)
 8000998:	f001 fec8 	bl	800272c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800099c:	2201      	movs	r2, #1
 800099e:	2101      	movs	r1, #1
 80009a0:	4847      	ldr	r0, [pc, #284]	@ (8000ac0 <MX_GPIO_Init+0x1ec>)
 80009a2:	f001 fec3 	bl	800272c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80009a6:	2200      	movs	r2, #0
 80009a8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80009ac:	4845      	ldr	r0, [pc, #276]	@ (8000ac4 <MX_GPIO_Init+0x1f0>)
 80009ae:	f001 febd 	bl	800272c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80009b2:	2308      	movs	r3, #8
 80009b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b6:	2301      	movs	r3, #1
 80009b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009be:	2300      	movs	r3, #0
 80009c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009c2:	f107 031c 	add.w	r3, r7, #28
 80009c6:	4619      	mov	r1, r3
 80009c8:	483c      	ldr	r0, [pc, #240]	@ (8000abc <MX_GPIO_Init+0x1e8>)
 80009ca:	f001 fd13 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80009ce:	2301      	movs	r3, #1
 80009d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d2:	2301      	movs	r3, #1
 80009d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009da:	2300      	movs	r3, #0
 80009dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	4619      	mov	r1, r3
 80009e4:	4836      	ldr	r0, [pc, #216]	@ (8000ac0 <MX_GPIO_Init+0x1ec>)
 80009e6:	f001 fd05 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80009ea:	2308      	movs	r3, #8
 80009ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ee:	2302      	movs	r3, #2
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f6:	2300      	movs	r3, #0
 80009f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009fa:	2305      	movs	r3, #5
 80009fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	4619      	mov	r1, r3
 8000a04:	482e      	ldr	r0, [pc, #184]	@ (8000ac0 <MX_GPIO_Init+0x1ec>)
 8000a06:	f001 fcf5 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a0e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	482a      	ldr	r0, [pc, #168]	@ (8000ac8 <MX_GPIO_Init+0x1f4>)
 8000a20:	f001 fce8 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a24:	2304      	movs	r3, #4
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a30:	f107 031c 	add.w	r3, r7, #28
 8000a34:	4619      	mov	r1, r3
 8000a36:	4825      	ldr	r0, [pc, #148]	@ (8000acc <MX_GPIO_Init+0x1f8>)
 8000a38:	f001 fcdc 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000a3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a42:	2302      	movs	r3, #2
 8000a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a4e:	2305      	movs	r3, #5
 8000a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	4619      	mov	r1, r3
 8000a58:	481c      	ldr	r0, [pc, #112]	@ (8000acc <MX_GPIO_Init+0x1f8>)
 8000a5a:	f001 fccb 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a5e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000a62:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a64:	2301      	movs	r3, #1
 8000a66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a70:	f107 031c 	add.w	r3, r7, #28
 8000a74:	4619      	mov	r1, r3
 8000a76:	4813      	ldr	r0, [pc, #76]	@ (8000ac4 <MX_GPIO_Init+0x1f0>)
 8000a78:	f001 fcbc 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a7c:	2320      	movs	r3, #32
 8000a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a80:	2300      	movs	r3, #0
 8000a82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a88:	f107 031c 	add.w	r3, r7, #28
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	480d      	ldr	r0, [pc, #52]	@ (8000ac4 <MX_GPIO_Init+0x1f0>)
 8000a90:	f001 fcb0 	bl	80023f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a94:	2302      	movs	r3, #2
 8000a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a98:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000aa2:	f107 031c 	add.w	r3, r7, #28
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4804      	ldr	r0, [pc, #16]	@ (8000abc <MX_GPIO_Init+0x1e8>)
 8000aaa:	f001 fca3 	bl	80023f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000aae:	bf00      	nop
 8000ab0:	3730      	adds	r7, #48	@ 0x30
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40023800 	.word	0x40023800
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	40020800 	.word	0x40020800
 8000ac4:	40020c00 	.word	0x40020c00
 8000ac8:	40020000 	.word	0x40020000
 8000acc:	40020400 	.word	0x40020400

08000ad0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad4:	b672      	cpsid	i
}
 8000ad6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <Error_Handler+0x8>

08000adc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <HAL_MspInit+0x4c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aea:	4a0f      	ldr	r2, [pc, #60]	@ (8000b28 <HAL_MspInit+0x4c>)
 8000aec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000af0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000af2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b28 <HAL_MspInit+0x4c>)
 8000af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	603b      	str	r3, [r7, #0]
 8000b02:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <HAL_MspInit+0x4c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b06:	4a08      	ldr	r2, [pc, #32]	@ (8000b28 <HAL_MspInit+0x4c>)
 8000b08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b0e:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <HAL_MspInit+0x4c>)
 8000b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b1a:	2007      	movs	r0, #7
 8000b1c:	f001 f826 	bl	8001b6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b20:	bf00      	nop
 8000b22:	3708      	adds	r7, #8
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40023800 	.word	0x40023800

08000b2c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08a      	sub	sp, #40	@ 0x28
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]
 8000b42:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a2f      	ldr	r2, [pc, #188]	@ (8000c08 <HAL_ADC_MspInit+0xdc>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d158      	bne.n	8000c00 <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	4b2e      	ldr	r3, [pc, #184]	@ (8000c0c <HAL_ADC_MspInit+0xe0>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b56:	4a2d      	ldr	r2, [pc, #180]	@ (8000c0c <HAL_ADC_MspInit+0xe0>)
 8000b58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8000c0c <HAL_ADC_MspInit+0xe0>)
 8000b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b66:	613b      	str	r3, [r7, #16]
 8000b68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	4b27      	ldr	r3, [pc, #156]	@ (8000c0c <HAL_ADC_MspInit+0xe0>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	4a26      	ldr	r2, [pc, #152]	@ (8000c0c <HAL_ADC_MspInit+0xe0>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7a:	4b24      	ldr	r3, [pc, #144]	@ (8000c0c <HAL_ADC_MspInit+0xe0>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	f003 0301 	and.w	r3, r3, #1
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000b86:	230a      	movs	r3, #10
 8000b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b92:	f107 0314 	add.w	r3, r7, #20
 8000b96:	4619      	mov	r1, r3
 8000b98:	481d      	ldr	r0, [pc, #116]	@ (8000c10 <HAL_ADC_MspInit+0xe4>)
 8000b9a:	f001 fc2b 	bl	80023f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8000c18 <HAL_ADC_MspInit+0xec>)
 8000ba2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000baa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bb0:	4b18      	ldr	r3, [pc, #96]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000bb6:	4b17      	ldr	r3, [pc, #92]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bbc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bbe:	4b15      	ldr	r3, [pc, #84]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bc0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000bc4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000bc6:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bcc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000bce:	4b11      	ldr	r3, [pc, #68]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bd4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bd8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000bdc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bde:	4b0d      	ldr	r3, [pc, #52]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000be4:	480b      	ldr	r0, [pc, #44]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000be6:	f001 f803 	bl	8001bf0 <HAL_DMA_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8000bf0:	f7ff ff6e 	bl	8000ad0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a07      	ldr	r2, [pc, #28]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bf8:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bfa:	4a06      	ldr	r2, [pc, #24]	@ (8000c14 <HAL_ADC_MspInit+0xe8>)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c00:	bf00      	nop
 8000c02:	3728      	adds	r7, #40	@ 0x28
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40012000 	.word	0x40012000
 8000c0c:	40023800 	.word	0x40023800
 8000c10:	40020000 	.word	0x40020000
 8000c14:	200000e0 	.word	0x200000e0
 8000c18:	40026410 	.word	0x40026410

08000c1c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c24:	f107 0314 	add.w	r3, r7, #20
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
 8000c30:	60da      	str	r2, [r3, #12]
 8000c32:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a19      	ldr	r2, [pc, #100]	@ (8000ca0 <HAL_I2C_MspInit+0x84>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d12c      	bne.n	8000c98 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	613b      	str	r3, [r7, #16]
 8000c42:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <HAL_I2C_MspInit+0x88>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a17      	ldr	r2, [pc, #92]	@ (8000ca4 <HAL_I2C_MspInit+0x88>)
 8000c48:	f043 0302 	orr.w	r3, r3, #2
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ca4 <HAL_I2C_MspInit+0x88>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0302 	and.w	r3, r3, #2
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000c5a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000c5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c60:	2312      	movs	r3, #18
 8000c62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c64:	2301      	movs	r3, #1
 8000c66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c6c:	2304      	movs	r3, #4
 8000c6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	4619      	mov	r1, r3
 8000c76:	480c      	ldr	r0, [pc, #48]	@ (8000ca8 <HAL_I2C_MspInit+0x8c>)
 8000c78:	f001 fbbc 	bl	80023f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <HAL_I2C_MspInit+0x88>)
 8000c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c84:	4a07      	ldr	r2, [pc, #28]	@ (8000ca4 <HAL_I2C_MspInit+0x88>)
 8000c86:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ca4 <HAL_I2C_MspInit+0x88>)
 8000c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c98:	bf00      	nop
 8000c9a:	3728      	adds	r7, #40	@ 0x28
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	40005400 	.word	0x40005400
 8000ca4:	40023800 	.word	0x40023800
 8000ca8:	40020400 	.word	0x40020400

08000cac <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b08e      	sub	sp, #56	@ 0x38
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	605a      	str	r2, [r3, #4]
 8000cbe:	609a      	str	r2, [r3, #8]
 8000cc0:	60da      	str	r2, [r3, #12]
 8000cc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cc4:	f107 0314 	add.w	r3, r7, #20
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a31      	ldr	r2, [pc, #196]	@ (8000d9c <HAL_I2S_MspInit+0xf0>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d15a      	bne.n	8000d92 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000ce0:	23c0      	movs	r3, #192	@ 0xc0
 8000ce2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	4618      	mov	r0, r3
 8000cee:	f005 f8c3 	bl	8005e78 <HAL_RCCEx_PeriphCLKConfig>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000cf8:	f7ff feea 	bl	8000ad0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	4b27      	ldr	r3, [pc, #156]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d04:	4a26      	ldr	r2, [pc, #152]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d0c:	4b24      	ldr	r3, [pc, #144]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d14:	613b      	str	r3, [r7, #16]
 8000d16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	4b20      	ldr	r3, [pc, #128]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d20:	4a1f      	ldr	r2, [pc, #124]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d22:	f043 0301 	orr.w	r3, r3, #1
 8000d26:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d28:	4b1d      	ldr	r3, [pc, #116]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2c:	f003 0301 	and.w	r3, r3, #1
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d34:	2300      	movs	r3, #0
 8000d36:	60bb      	str	r3, [r7, #8]
 8000d38:	4b19      	ldr	r3, [pc, #100]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3c:	4a18      	ldr	r2, [pc, #96]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d3e:	f043 0304 	orr.w	r3, r3, #4
 8000d42:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d44:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <HAL_I2S_MspInit+0xf4>)
 8000d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d48:	f003 0304 	and.w	r3, r3, #4
 8000d4c:	60bb      	str	r3, [r7, #8]
 8000d4e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d50:	2310      	movs	r3, #16
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d54:	2302      	movs	r3, #2
 8000d56:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d60:	2306      	movs	r3, #6
 8000d62:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000d64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d68:	4619      	mov	r1, r3
 8000d6a:	480e      	ldr	r0, [pc, #56]	@ (8000da4 <HAL_I2S_MspInit+0xf8>)
 8000d6c:	f001 fb42 	bl	80023f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000d70:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000d74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d76:	2302      	movs	r3, #2
 8000d78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d82:	2306      	movs	r3, #6
 8000d84:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4806      	ldr	r0, [pc, #24]	@ (8000da8 <HAL_I2S_MspInit+0xfc>)
 8000d8e:	f001 fb31 	bl	80023f4 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000d92:	bf00      	nop
 8000d94:	3738      	adds	r7, #56	@ 0x38
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40003c00 	.word	0x40003c00
 8000da0:	40023800 	.word	0x40023800
 8000da4:	40020000 	.word	0x40020000
 8000da8:	40020800 	.word	0x40020800

08000dac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08a      	sub	sp, #40	@ 0x28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	609a      	str	r2, [r3, #8]
 8000dc0:	60da      	str	r2, [r3, #12]
 8000dc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a19      	ldr	r2, [pc, #100]	@ (8000e30 <HAL_SPI_MspInit+0x84>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d12b      	bne.n	8000e26 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <HAL_SPI_MspInit+0x88>)
 8000dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd6:	4a17      	ldr	r2, [pc, #92]	@ (8000e34 <HAL_SPI_MspInit+0x88>)
 8000dd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ddc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000dde:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <HAL_SPI_MspInit+0x88>)
 8000de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000de2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	4b11      	ldr	r3, [pc, #68]	@ (8000e34 <HAL_SPI_MspInit+0x88>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	4a10      	ldr	r2, [pc, #64]	@ (8000e34 <HAL_SPI_MspInit+0x88>)
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000e34 <HAL_SPI_MspInit+0x88>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	f003 0301 	and.w	r3, r3, #1
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000e06:	23e0      	movs	r3, #224	@ 0xe0
 8000e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2300      	movs	r3, #0
 8000e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e16:	2305      	movs	r3, #5
 8000e18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <HAL_SPI_MspInit+0x8c>)
 8000e22:	f001 fae7 	bl	80023f4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e26:	bf00      	nop
 8000e28:	3728      	adds	r7, #40	@ 0x28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40013000 	.word	0x40013000
 8000e34:	40023800 	.word	0x40023800
 8000e38:	40020000 	.word	0x40020000

08000e3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b08a      	sub	sp, #40	@ 0x28
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a2c      	ldr	r2, [pc, #176]	@ (8000f0c <HAL_UART_MspInit+0xd0>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d151      	bne.n	8000f02 <HAL_UART_MspInit+0xc6>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	613b      	str	r3, [r7, #16]
 8000e62:	4b2b      	ldr	r3, [pc, #172]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e66:	4a2a      	ldr	r2, [pc, #168]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e6e:	4b28      	ldr	r3, [pc, #160]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e76:	613b      	str	r3, [r7, #16]
 8000e78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]
 8000e7e:	4b24      	ldr	r3, [pc, #144]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	4a23      	ldr	r2, [pc, #140]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8a:	4b21      	ldr	r3, [pc, #132]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000ea0:	f043 0308 	orr.w	r3, r3, #8
 8000ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <HAL_UART_MspInit+0xd4>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	f003 0308 	and.w	r3, r3, #8
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000eb2:	2304      	movs	r3, #4
 8000eb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ec2:	2307      	movs	r3, #7
 8000ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ec6:	f107 0314 	add.w	r3, r7, #20
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4811      	ldr	r0, [pc, #68]	@ (8000f14 <HAL_UART_MspInit+0xd8>)
 8000ece:	f001 fa91 	bl	80023f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ed2:	2340      	movs	r3, #64	@ 0x40
 8000ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ee2:	2307      	movs	r3, #7
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	4619      	mov	r1, r3
 8000eec:	480a      	ldr	r0, [pc, #40]	@ (8000f18 <HAL_UART_MspInit+0xdc>)
 8000eee:	f001 fa81 	bl	80023f4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	2026      	movs	r0, #38	@ 0x26
 8000ef8:	f000 fe43 	bl	8001b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000efc:	2026      	movs	r0, #38	@ 0x26
 8000efe:	f000 fe5c 	bl	8001bba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f02:	bf00      	nop
 8000f04:	3728      	adds	r7, #40	@ 0x28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40004400 	.word	0x40004400
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40020000 	.word	0x40020000
 8000f18:	40020c00 	.word	0x40020c00

08000f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <NMI_Handler+0x4>

08000f24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <HardFault_Handler+0x4>

08000f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <MemManage_Handler+0x4>

08000f34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f38:	bf00      	nop
 8000f3a:	e7fd      	b.n	8000f38 <BusFault_Handler+0x4>

08000f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <UsageFault_Handler+0x4>

08000f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f52:	b480      	push	{r7}
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f72:	f000 f8e5 	bl	8001140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f80:	4802      	ldr	r0, [pc, #8]	@ (8000f8c <USART2_IRQHandler+0x10>)
 8000f82:	f005 f9cb 	bl	800631c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000234 	.word	0x20000234

08000f90 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f94:	4802      	ldr	r0, [pc, #8]	@ (8000fa0 <DMA2_Stream0_IRQHandler+0x10>)
 8000f96:	f000 ffc3 	bl	8001f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	200000e0 	.word	0x200000e0

08000fa4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000fa8:	4802      	ldr	r0, [pc, #8]	@ (8000fb4 <OTG_FS_IRQHandler+0x10>)
 8000faa:	f001 fe95 	bl	8002cd8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000a60 	.word	0x20000a60

08000fb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fc0:	4a14      	ldr	r2, [pc, #80]	@ (8001014 <_sbrk+0x5c>)
 8000fc2:	4b15      	ldr	r3, [pc, #84]	@ (8001018 <_sbrk+0x60>)
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fcc:	4b13      	ldr	r3, [pc, #76]	@ (800101c <_sbrk+0x64>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d102      	bne.n	8000fda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fd4:	4b11      	ldr	r3, [pc, #68]	@ (800101c <_sbrk+0x64>)
 8000fd6:	4a12      	ldr	r2, [pc, #72]	@ (8001020 <_sbrk+0x68>)
 8000fd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fda:	4b10      	ldr	r3, [pc, #64]	@ (800101c <_sbrk+0x64>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d207      	bcs.n	8000ff8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fe8:	f009 fe42 	bl	800ac70 <__errno>
 8000fec:	4603      	mov	r3, r0
 8000fee:	220c      	movs	r2, #12
 8000ff0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	e009      	b.n	800100c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ff8:	4b08      	ldr	r3, [pc, #32]	@ (800101c <_sbrk+0x64>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ffe:	4b07      	ldr	r3, [pc, #28]	@ (800101c <_sbrk+0x64>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4413      	add	r3, r2
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <_sbrk+0x64>)
 8001008:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800100a:	68fb      	ldr	r3, [r7, #12]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20020000 	.word	0x20020000
 8001018:	00000400 	.word	0x00000400
 800101c:	2000067c 	.word	0x2000067c
 8001020:	20000f88 	.word	0x20000f88

08001024 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <SystemInit+0x20>)
 800102a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800102e:	4a05      	ldr	r2, [pc, #20]	@ (8001044 <SystemInit+0x20>)
 8001030:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001034:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001048:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001080 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800104c:	f7ff ffea 	bl	8001024 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001052:	490d      	ldr	r1, [pc, #52]	@ (8001088 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001054:	4a0d      	ldr	r2, [pc, #52]	@ (800108c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001058:	e002      	b.n	8001060 <LoopCopyDataInit>

0800105a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800105a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800105c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800105e:	3304      	adds	r3, #4

08001060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001064:	d3f9      	bcc.n	800105a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001066:	4a0a      	ldr	r2, [pc, #40]	@ (8001090 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001068:	4c0a      	ldr	r4, [pc, #40]	@ (8001094 <LoopFillZerobss+0x22>)
  movs r3, #0
 800106a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800106c:	e001      	b.n	8001072 <LoopFillZerobss>

0800106e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800106e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001070:	3204      	adds	r2, #4

08001072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001074:	d3fb      	bcc.n	800106e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001076:	f009 fe01 	bl	800ac7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800107a:	f7ff fa5f 	bl	800053c <main>
  bx  lr    
 800107e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001080:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001088:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800108c:	0800ada8 	.word	0x0800ada8
  ldr r2, =_sbss
 8001090:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001094:	20000f88 	.word	0x20000f88

08001098 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001098:	e7fe      	b.n	8001098 <ADC_IRQHandler>
	...

0800109c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010a0:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <HAL_Init+0x40>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a0d      	ldr	r2, [pc, #52]	@ (80010dc <HAL_Init+0x40>)
 80010a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <HAL_Init+0x40>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <HAL_Init+0x40>)
 80010b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010b8:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <HAL_Init+0x40>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a07      	ldr	r2, [pc, #28]	@ (80010dc <HAL_Init+0x40>)
 80010be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c4:	2003      	movs	r0, #3
 80010c6:	f000 fd51 	bl	8001b6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ca:	2000      	movs	r0, #0
 80010cc:	f000 f808 	bl	80010e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010d0:	f7ff fd04 	bl	8000adc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40023c00 	.word	0x40023c00

080010e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010e8:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <HAL_InitTick+0x54>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <HAL_InitTick+0x58>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 fd69 	bl	8001bd6 <HAL_SYSTICK_Config>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e00e      	b.n	800112c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b0f      	cmp	r3, #15
 8001112:	d80a      	bhi.n	800112a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001114:	2200      	movs	r2, #0
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	f04f 30ff 	mov.w	r0, #4294967295
 800111c:	f000 fd31 	bl	8001b82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001120:	4a06      	ldr	r2, [pc, #24]	@ (800113c <HAL_InitTick+0x5c>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	e000      	b.n	800112c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
}
 800112c:	4618      	mov	r0, r3
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000000 	.word	0x20000000
 8001138:	20000008 	.word	0x20000008
 800113c:	20000004 	.word	0x20000004

08001140 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <HAL_IncTick+0x20>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	461a      	mov	r2, r3
 800114a:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <HAL_IncTick+0x24>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4413      	add	r3, r2
 8001150:	4a04      	ldr	r2, [pc, #16]	@ (8001164 <HAL_IncTick+0x24>)
 8001152:	6013      	str	r3, [r2, #0]
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	20000008 	.word	0x20000008
 8001164:	20000680 	.word	0x20000680

08001168 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  return uwTick;
 800116c:	4b03      	ldr	r3, [pc, #12]	@ (800117c <HAL_GetTick+0x14>)
 800116e:	681b      	ldr	r3, [r3, #0]
}
 8001170:	4618      	mov	r0, r3
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	20000680 	.word	0x20000680

08001180 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001188:	f7ff ffee 	bl	8001168 <HAL_GetTick>
 800118c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001198:	d005      	beq.n	80011a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800119a:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <HAL_Delay+0x44>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	461a      	mov	r2, r3
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4413      	add	r3, r2
 80011a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011a6:	bf00      	nop
 80011a8:	f7ff ffde 	bl	8001168 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d8f7      	bhi.n	80011a8 <HAL_Delay+0x28>
  {
  }
}
 80011b8:	bf00      	nop
 80011ba:	bf00      	nop
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000008 	.word	0x20000008

080011c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011d0:	2300      	movs	r3, #0
 80011d2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e033      	b.n	8001246 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d109      	bne.n	80011fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff fca0 	bl	8000b2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2200      	movs	r2, #0
 80011f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2200      	movs	r2, #0
 80011f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fe:	f003 0310 	and.w	r3, r3, #16
 8001202:	2b00      	cmp	r3, #0
 8001204:	d118      	bne.n	8001238 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800120e:	f023 0302 	bic.w	r3, r3, #2
 8001212:	f043 0202 	orr.w	r2, r3, #2
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f000 fa58 	bl	80016d0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2200      	movs	r2, #0
 8001224:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122a:	f023 0303 	bic.w	r3, r3, #3
 800122e:	f043 0201 	orr.w	r2, r3, #1
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	641a      	str	r2, [r3, #64]	@ 0x40
 8001236:	e001      	b.n	800123c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001244:	7bfb      	ldrb	r3, [r7, #15]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001260:	2300      	movs	r3, #0
 8001262:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800126a:	2b01      	cmp	r3, #1
 800126c:	d101      	bne.n	8001272 <HAL_ADC_Start_DMA+0x22>
 800126e:	2302      	movs	r3, #2
 8001270:	e0eb      	b.n	800144a <HAL_ADC_Start_DMA+0x1fa>
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	2201      	movs	r2, #1
 8001276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	f003 0301 	and.w	r3, r3, #1
 8001284:	2b01      	cmp	r3, #1
 8001286:	d018      	beq.n	80012ba <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	689a      	ldr	r2, [r3, #8]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f042 0201 	orr.w	r2, r2, #1
 8001296:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001298:	4b6e      	ldr	r3, [pc, #440]	@ (8001454 <HAL_ADC_Start_DMA+0x204>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a6e      	ldr	r2, [pc, #440]	@ (8001458 <HAL_ADC_Start_DMA+0x208>)
 800129e:	fba2 2303 	umull	r2, r3, r2, r3
 80012a2:	0c9a      	lsrs	r2, r3, #18
 80012a4:	4613      	mov	r3, r2
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	4413      	add	r3, r2
 80012aa:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80012ac:	e002      	b.n	80012b4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1f9      	bne.n	80012ae <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012c8:	d107      	bne.n	80012da <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80012d8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	f003 0301 	and.w	r3, r3, #1
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	f040 80a3 	bne.w	8001430 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ee:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80012f2:	f023 0301 	bic.w	r3, r3, #1
 80012f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001308:	2b00      	cmp	r3, #0
 800130a:	d007      	beq.n	800131c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001310:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001314:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001320:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001324:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001328:	d106      	bne.n	8001338 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132e:	f023 0206 	bic.w	r2, r3, #6
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	645a      	str	r2, [r3, #68]	@ 0x44
 8001336:	e002      	b.n	800133e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2200      	movs	r2, #0
 800133c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2200      	movs	r2, #0
 8001342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001346:	4b45      	ldr	r3, [pc, #276]	@ (800145c <HAL_ADC_Start_DMA+0x20c>)
 8001348:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800134e:	4a44      	ldr	r2, [pc, #272]	@ (8001460 <HAL_ADC_Start_DMA+0x210>)
 8001350:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001356:	4a43      	ldr	r2, [pc, #268]	@ (8001464 <HAL_ADC_Start_DMA+0x214>)
 8001358:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800135e:	4a42      	ldr	r2, [pc, #264]	@ (8001468 <HAL_ADC_Start_DMA+0x218>)
 8001360:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800136a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	685a      	ldr	r2, [r3, #4]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800137a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	689a      	ldr	r2, [r3, #8]
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800138a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	334c      	adds	r3, #76	@ 0x4c
 8001396:	4619      	mov	r1, r3
 8001398:	68ba      	ldr	r2, [r7, #8]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f000 fcd6 	bl	8001d4c <HAL_DMA_Start_IT>
 80013a0:	4603      	mov	r3, r0
 80013a2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 031f 	and.w	r3, r3, #31
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d12a      	bne.n	8001406 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a2d      	ldr	r2, [pc, #180]	@ (800146c <HAL_ADC_Start_DMA+0x21c>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d015      	beq.n	80013e6 <HAL_ADC_Start_DMA+0x196>
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a2c      	ldr	r2, [pc, #176]	@ (8001470 <HAL_ADC_Start_DMA+0x220>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d105      	bne.n	80013d0 <HAL_ADC_Start_DMA+0x180>
 80013c4:	4b25      	ldr	r3, [pc, #148]	@ (800145c <HAL_ADC_Start_DMA+0x20c>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 031f 	and.w	r3, r3, #31
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00a      	beq.n	80013e6 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a27      	ldr	r2, [pc, #156]	@ (8001474 <HAL_ADC_Start_DMA+0x224>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d136      	bne.n	8001448 <HAL_ADC_Start_DMA+0x1f8>
 80013da:	4b20      	ldr	r3, [pc, #128]	@ (800145c <HAL_ADC_Start_DMA+0x20c>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f003 0310 	and.w	r3, r3, #16
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d130      	bne.n	8001448 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d129      	bne.n	8001448 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	689a      	ldr	r2, [r3, #8]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	e020      	b.n	8001448 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a18      	ldr	r2, [pc, #96]	@ (800146c <HAL_ADC_Start_DMA+0x21c>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d11b      	bne.n	8001448 <HAL_ADC_Start_DMA+0x1f8>
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d114      	bne.n	8001448 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689a      	ldr	r2, [r3, #8]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	e00b      	b.n	8001448 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	f043 0210 	orr.w	r2, r3, #16
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001440:	f043 0201 	orr.w	r2, r3, #1
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8001448:	7ffb      	ldrb	r3, [r7, #31]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3720      	adds	r7, #32
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000000 	.word	0x20000000
 8001458:	431bde83 	.word	0x431bde83
 800145c:	40012300 	.word	0x40012300
 8001460:	080018c9 	.word	0x080018c9
 8001464:	08001983 	.word	0x08001983
 8001468:	0800199f 	.word	0x0800199f
 800146c:	40012000 	.word	0x40012000
 8001470:	40012100 	.word	0x40012100
 8001474:	40012200 	.word	0x40012200

08001478 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d101      	bne.n	80014a8 <HAL_ADC_ConfigChannel+0x1c>
 80014a4:	2302      	movs	r3, #2
 80014a6:	e105      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x228>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2b09      	cmp	r3, #9
 80014b6:	d925      	bls.n	8001504 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	68d9      	ldr	r1, [r3, #12]
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	461a      	mov	r2, r3
 80014c6:	4613      	mov	r3, r2
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	4413      	add	r3, r2
 80014cc:	3b1e      	subs	r3, #30
 80014ce:	2207      	movs	r2, #7
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	43da      	mvns	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	400a      	ands	r2, r1
 80014dc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	68d9      	ldr	r1, [r3, #12]
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	4618      	mov	r0, r3
 80014f0:	4603      	mov	r3, r0
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	4403      	add	r3, r0
 80014f6:	3b1e      	subs	r3, #30
 80014f8:	409a      	lsls	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	e022      	b.n	800154a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	6919      	ldr	r1, [r3, #16]
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	b29b      	uxth	r3, r3
 8001510:	461a      	mov	r2, r3
 8001512:	4613      	mov	r3, r2
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	4413      	add	r3, r2
 8001518:	2207      	movs	r2, #7
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43da      	mvns	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	400a      	ands	r2, r1
 8001526:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	6919      	ldr	r1, [r3, #16]
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	689a      	ldr	r2, [r3, #8]
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	b29b      	uxth	r3, r3
 8001538:	4618      	mov	r0, r3
 800153a:	4603      	mov	r3, r0
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	4403      	add	r3, r0
 8001540:	409a      	lsls	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	430a      	orrs	r2, r1
 8001548:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	2b06      	cmp	r3, #6
 8001550:	d824      	bhi.n	800159c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	4413      	add	r3, r2
 8001562:	3b05      	subs	r3, #5
 8001564:	221f      	movs	r2, #31
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43da      	mvns	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	400a      	ands	r2, r1
 8001572:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	b29b      	uxth	r3, r3
 8001580:	4618      	mov	r0, r3
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	4613      	mov	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4413      	add	r3, r2
 800158c:	3b05      	subs	r3, #5
 800158e:	fa00 f203 	lsl.w	r2, r0, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	430a      	orrs	r2, r1
 8001598:	635a      	str	r2, [r3, #52]	@ 0x34
 800159a:	e04c      	b.n	8001636 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	2b0c      	cmp	r3, #12
 80015a2:	d824      	bhi.n	80015ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	4613      	mov	r3, r2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	3b23      	subs	r3, #35	@ 0x23
 80015b6:	221f      	movs	r2, #31
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	43da      	mvns	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	400a      	ands	r2, r1
 80015c4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	4613      	mov	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	4413      	add	r3, r2
 80015de:	3b23      	subs	r3, #35	@ 0x23
 80015e0:	fa00 f203 	lsl.w	r2, r0, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	430a      	orrs	r2, r1
 80015ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80015ec:	e023      	b.n	8001636 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	4613      	mov	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	3b41      	subs	r3, #65	@ 0x41
 8001600:	221f      	movs	r2, #31
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43da      	mvns	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	400a      	ands	r2, r1
 800160e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	b29b      	uxth	r3, r3
 800161c:	4618      	mov	r0, r3
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	4613      	mov	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	3b41      	subs	r3, #65	@ 0x41
 800162a:	fa00 f203 	lsl.w	r2, r0, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	430a      	orrs	r2, r1
 8001634:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001636:	4b22      	ldr	r3, [pc, #136]	@ (80016c0 <HAL_ADC_ConfigChannel+0x234>)
 8001638:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a21      	ldr	r2, [pc, #132]	@ (80016c4 <HAL_ADC_ConfigChannel+0x238>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d109      	bne.n	8001658 <HAL_ADC_ConfigChannel+0x1cc>
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b12      	cmp	r3, #18
 800164a:	d105      	bne.n	8001658 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a19      	ldr	r2, [pc, #100]	@ (80016c4 <HAL_ADC_ConfigChannel+0x238>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d123      	bne.n	80016aa <HAL_ADC_ConfigChannel+0x21e>
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2b10      	cmp	r3, #16
 8001668:	d003      	beq.n	8001672 <HAL_ADC_ConfigChannel+0x1e6>
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2b11      	cmp	r3, #17
 8001670:	d11b      	bne.n	80016aa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b10      	cmp	r3, #16
 8001684:	d111      	bne.n	80016aa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001686:	4b10      	ldr	r3, [pc, #64]	@ (80016c8 <HAL_ADC_ConfigChannel+0x23c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a10      	ldr	r2, [pc, #64]	@ (80016cc <HAL_ADC_ConfigChannel+0x240>)
 800168c:	fba2 2303 	umull	r2, r3, r2, r3
 8001690:	0c9a      	lsrs	r2, r3, #18
 8001692:	4613      	mov	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	4413      	add	r3, r2
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800169c:	e002      	b.n	80016a4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	3b01      	subs	r3, #1
 80016a2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d1f9      	bne.n	800169e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2200      	movs	r2, #0
 80016ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	40012300 	.word	0x40012300
 80016c4:	40012000 	.word	0x40012000
 80016c8:	20000000 	.word	0x20000000
 80016cc:	431bde83 	.word	0x431bde83

080016d0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016d8:	4b79      	ldr	r3, [pc, #484]	@ (80018c0 <ADC_Init+0x1f0>)
 80016da:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	431a      	orrs	r2, r3
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	685a      	ldr	r2, [r3, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001704:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6859      	ldr	r1, [r3, #4]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	691b      	ldr	r3, [r3, #16]
 8001710:	021a      	lsls	r2, r3, #8
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	430a      	orrs	r2, r1
 8001718:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	685a      	ldr	r2, [r3, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001728:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6859      	ldr	r1, [r3, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800174a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6899      	ldr	r1, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	68da      	ldr	r2, [r3, #12]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	430a      	orrs	r2, r1
 800175c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001762:	4a58      	ldr	r2, [pc, #352]	@ (80018c4 <ADC_Init+0x1f4>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d022      	beq.n	80017ae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	689a      	ldr	r2, [r3, #8]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001776:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6899      	ldr	r1, [r3, #8]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	430a      	orrs	r2, r1
 8001788:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001798:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6899      	ldr	r1, [r3, #8]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	430a      	orrs	r2, r1
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	e00f      	b.n	80017ce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017cc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f022 0202 	bic.w	r2, r2, #2
 80017dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	6899      	ldr	r1, [r3, #8]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	7e1b      	ldrb	r3, [r3, #24]
 80017e8:	005a      	lsls	r2, r3, #1
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d01b      	beq.n	8001834 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800180a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	685a      	ldr	r2, [r3, #4]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800181a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6859      	ldr	r1, [r3, #4]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001826:	3b01      	subs	r3, #1
 8001828:	035a      	lsls	r2, r3, #13
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	430a      	orrs	r2, r1
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	e007      	b.n	8001844 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	685a      	ldr	r2, [r3, #4]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001842:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001852:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	3b01      	subs	r3, #1
 8001860:	051a      	lsls	r2, r3, #20
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	430a      	orrs	r2, r1
 8001868:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001878:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6899      	ldr	r1, [r3, #8]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001886:	025a      	lsls	r2, r3, #9
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	430a      	orrs	r2, r1
 800188e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800189e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6899      	ldr	r1, [r3, #8]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	695b      	ldr	r3, [r3, #20]
 80018aa:	029a      	lsls	r2, r3, #10
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	430a      	orrs	r2, r1
 80018b2:	609a      	str	r2, [r3, #8]
}
 80018b4:	bf00      	nop
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	40012300 	.word	0x40012300
 80018c4:	0f000001 	.word	0x0f000001

080018c8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018d4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018da:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d13c      	bne.n	800195c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d12b      	bne.n	8001954 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001900:	2b00      	cmp	r3, #0
 8001902:	d127      	bne.n	8001954 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800190a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800190e:	2b00      	cmp	r3, #0
 8001910:	d006      	beq.n	8001920 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800191c:	2b00      	cmp	r3, #0
 800191e:	d119      	bne.n	8001954 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	685a      	ldr	r2, [r3, #4]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f022 0220 	bic.w	r2, r2, #32
 800192e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001934:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001940:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d105      	bne.n	8001954 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194c:	f043 0201 	orr.w	r2, r3, #1
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001954:	68f8      	ldr	r0, [r7, #12]
 8001956:	f7fe fddf 	bl	8000518 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800195a:	e00e      	b.n	800197a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001960:	f003 0310 	and.w	r3, r3, #16
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001968:	68f8      	ldr	r0, [r7, #12]
 800196a:	f7ff fd85 	bl	8001478 <HAL_ADC_ErrorCallback>
}
 800196e:	e004      	b.n	800197a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001974:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	4798      	blx	r3
}
 800197a:	bf00      	nop
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b084      	sub	sp, #16
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800198e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f7fe fdaf 	bl	80004f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b084      	sub	sp, #16
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019aa:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2240      	movs	r2, #64	@ 0x40
 80019b0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b6:	f043 0204 	orr.w	r2, r3, #4
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80019be:	68f8      	ldr	r0, [r7, #12]
 80019c0:	f7ff fd5a 	bl	8001478 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80019c4:	bf00      	nop
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <__NVIC_SetPriorityGrouping+0x44>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019e8:	4013      	ands	r3, r2
 80019ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fe:	4a04      	ldr	r2, [pc, #16]	@ (8001a10 <__NVIC_SetPriorityGrouping+0x44>)
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	60d3      	str	r3, [r2, #12]
}
 8001a04:	bf00      	nop
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a18:	4b04      	ldr	r3, [pc, #16]	@ (8001a2c <__NVIC_GetPriorityGrouping+0x18>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	0a1b      	lsrs	r3, r3, #8
 8001a1e:	f003 0307 	and.w	r3, r3, #7
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	db0b      	blt.n	8001a5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	f003 021f 	and.w	r2, r3, #31
 8001a48:	4907      	ldr	r1, [pc, #28]	@ (8001a68 <__NVIC_EnableIRQ+0x38>)
 8001a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4e:	095b      	lsrs	r3, r3, #5
 8001a50:	2001      	movs	r0, #1
 8001a52:	fa00 f202 	lsl.w	r2, r0, r2
 8001a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	e000e100 	.word	0xe000e100

08001a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	6039      	str	r1, [r7, #0]
 8001a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	db0a      	blt.n	8001a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	490c      	ldr	r1, [pc, #48]	@ (8001ab8 <__NVIC_SetPriority+0x4c>)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	0112      	lsls	r2, r2, #4
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	440b      	add	r3, r1
 8001a90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a94:	e00a      	b.n	8001aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	4908      	ldr	r1, [pc, #32]	@ (8001abc <__NVIC_SetPriority+0x50>)
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	f003 030f 	and.w	r3, r3, #15
 8001aa2:	3b04      	subs	r3, #4
 8001aa4:	0112      	lsls	r2, r2, #4
 8001aa6:	b2d2      	uxtb	r2, r2
 8001aa8:	440b      	add	r3, r1
 8001aaa:	761a      	strb	r2, [r3, #24]
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000e100 	.word	0xe000e100
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b089      	sub	sp, #36	@ 0x24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad4:	69fb      	ldr	r3, [r7, #28]
 8001ad6:	f1c3 0307 	rsb	r3, r3, #7
 8001ada:	2b04      	cmp	r3, #4
 8001adc:	bf28      	it	cs
 8001ade:	2304      	movcs	r3, #4
 8001ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	3304      	adds	r3, #4
 8001ae6:	2b06      	cmp	r3, #6
 8001ae8:	d902      	bls.n	8001af0 <NVIC_EncodePriority+0x30>
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	3b03      	subs	r3, #3
 8001aee:	e000      	b.n	8001af2 <NVIC_EncodePriority+0x32>
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af4:	f04f 32ff 	mov.w	r2, #4294967295
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	43da      	mvns	r2, r3
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	401a      	ands	r2, r3
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b08:	f04f 31ff 	mov.w	r1, #4294967295
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b12:	43d9      	mvns	r1, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b18:	4313      	orrs	r3, r2
         );
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3724      	adds	r7, #36	@ 0x24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b38:	d301      	bcc.n	8001b3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e00f      	b.n	8001b5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b68 <SysTick_Config+0x40>)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b46:	210f      	movs	r1, #15
 8001b48:	f04f 30ff 	mov.w	r0, #4294967295
 8001b4c:	f7ff ff8e 	bl	8001a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b50:	4b05      	ldr	r3, [pc, #20]	@ (8001b68 <SysTick_Config+0x40>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b56:	4b04      	ldr	r3, [pc, #16]	@ (8001b68 <SysTick_Config+0x40>)
 8001b58:	2207      	movs	r2, #7
 8001b5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	e000e010 	.word	0xe000e010

08001b6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff ff29 	bl	80019cc <__NVIC_SetPriorityGrouping>
}
 8001b7a:	bf00      	nop
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b086      	sub	sp, #24
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	4603      	mov	r3, r0
 8001b8a:	60b9      	str	r1, [r7, #8]
 8001b8c:	607a      	str	r2, [r7, #4]
 8001b8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b94:	f7ff ff3e 	bl	8001a14 <__NVIC_GetPriorityGrouping>
 8001b98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	68b9      	ldr	r1, [r7, #8]
 8001b9e:	6978      	ldr	r0, [r7, #20]
 8001ba0:	f7ff ff8e 	bl	8001ac0 <NVIC_EncodePriority>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001baa:	4611      	mov	r1, r2
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ff5d 	bl	8001a6c <__NVIC_SetPriority>
}
 8001bb2:	bf00      	nop
 8001bb4:	3718      	adds	r7, #24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b082      	sub	sp, #8
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff ff31 	bl	8001a30 <__NVIC_EnableIRQ>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b082      	sub	sp, #8
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff ffa2 	bl	8001b28 <SysTick_Config>
 8001be4:	4603      	mov	r3, r0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
	...

08001bf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bfc:	f7ff fab4 	bl	8001168 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d101      	bne.n	8001c0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e099      	b.n	8001d40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2202      	movs	r2, #2
 8001c10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f022 0201 	bic.w	r2, r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c2c:	e00f      	b.n	8001c4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c2e:	f7ff fa9b 	bl	8001168 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b05      	cmp	r3, #5
 8001c3a:	d908      	bls.n	8001c4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2203      	movs	r2, #3
 8001c46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e078      	b.n	8001d40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1e8      	bne.n	8001c2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	4b38      	ldr	r3, [pc, #224]	@ (8001d48 <HAL_DMA_Init+0x158>)
 8001c68:	4013      	ands	r3, r2
 8001c6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685a      	ldr	r2, [r3, #4]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
 8001c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a1b      	ldr	r3, [r3, #32]
 8001c98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca4:	2b04      	cmp	r3, #4
 8001ca6:	d107      	bne.n	8001cb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	697a      	ldr	r2, [r7, #20]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f023 0307 	bic.w	r3, r3, #7
 8001cce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d117      	bne.n	8001d12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce6:	697a      	ldr	r2, [r7, #20]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d00e      	beq.n	8001d12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 fb01 	bl	80022fc <DMA_CheckFifoParam>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d008      	beq.n	8001d12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2240      	movs	r2, #64	@ 0x40
 8001d04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e016      	b.n	8001d40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 fab8 	bl	8002290 <DMA_CalcBaseAndBitshift>
 8001d20:	4603      	mov	r3, r0
 8001d22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d28:	223f      	movs	r2, #63	@ 0x3f
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3718      	adds	r7, #24
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	f010803f 	.word	0xf010803f

08001d4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
 8001d58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d101      	bne.n	8001d72 <HAL_DMA_Start_IT+0x26>
 8001d6e:	2302      	movs	r3, #2
 8001d70:	e040      	b.n	8001df4 <HAL_DMA_Start_IT+0xa8>
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d12f      	bne.n	8001de6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2202      	movs	r2, #2
 8001d8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2200      	movs	r2, #0
 8001d92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	68b9      	ldr	r1, [r7, #8]
 8001d9a:	68f8      	ldr	r0, [r7, #12]
 8001d9c:	f000 fa4a 	bl	8002234 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da4:	223f      	movs	r2, #63	@ 0x3f
 8001da6:	409a      	lsls	r2, r3
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 0216 	orr.w	r2, r2, #22
 8001dba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d007      	beq.n	8001dd4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0208 	orr.w	r2, r2, #8
 8001dd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f042 0201 	orr.w	r2, r2, #1
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	e005      	b.n	8001df2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2200      	movs	r2, #0
 8001dea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001dee:	2302      	movs	r3, #2
 8001df0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001e0a:	f7ff f9ad 	bl	8001168 <HAL_GetTick>
 8001e0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d008      	beq.n	8001e2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2280      	movs	r2, #128	@ 0x80
 8001e20:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e052      	b.n	8001ed4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 0216 	bic.w	r2, r2, #22
 8001e3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	695a      	ldr	r2, [r3, #20]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d103      	bne.n	8001e5e <HAL_DMA_Abort+0x62>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d007      	beq.n	8001e6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 0208 	bic.w	r2, r2, #8
 8001e6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f022 0201 	bic.w	r2, r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e7e:	e013      	b.n	8001ea8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e80:	f7ff f972 	bl	8001168 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b05      	cmp	r3, #5
 8001e8c:	d90c      	bls.n	8001ea8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2220      	movs	r2, #32
 8001e92:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2203      	movs	r2, #3
 8001e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e015      	b.n	8001ed4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1e4      	bne.n	8001e80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eba:	223f      	movs	r2, #63	@ 0x3f
 8001ebc:	409a      	lsls	r2, r3
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d004      	beq.n	8001efa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2280      	movs	r2, #128	@ 0x80
 8001ef4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e00c      	b.n	8001f14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2205      	movs	r2, #5
 8001efe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f022 0201 	bic.w	r2, r2, #1
 8001f10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f2c:	4b8e      	ldr	r3, [pc, #568]	@ (8002168 <HAL_DMA_IRQHandler+0x248>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a8e      	ldr	r2, [pc, #568]	@ (800216c <HAL_DMA_IRQHandler+0x24c>)
 8001f32:	fba2 2303 	umull	r2, r3, r2, r3
 8001f36:	0a9b      	lsrs	r3, r3, #10
 8001f38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f4a:	2208      	movs	r2, #8
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4013      	ands	r3, r2
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d01a      	beq.n	8001f8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0304 	and.w	r3, r3, #4
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d013      	beq.n	8001f8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f022 0204 	bic.w	r2, r2, #4
 8001f72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f78:	2208      	movs	r2, #8
 8001f7a:	409a      	lsls	r2, r3
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f84:	f043 0201 	orr.w	r2, r3, #1
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f90:	2201      	movs	r2, #1
 8001f92:	409a      	lsls	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	4013      	ands	r3, r2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d012      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00b      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fae:	2201      	movs	r2, #1
 8001fb0:	409a      	lsls	r2, r3
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fba:	f043 0202 	orr.w	r2, r3, #2
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc6:	2204      	movs	r2, #4
 8001fc8:	409a      	lsls	r2, r3
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d012      	beq.n	8001ff8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00b      	beq.n	8001ff8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fe4:	2204      	movs	r2, #4
 8001fe6:	409a      	lsls	r2, r3
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ff0:	f043 0204 	orr.w	r2, r3, #4
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ffc:	2210      	movs	r2, #16
 8001ffe:	409a      	lsls	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4013      	ands	r3, r2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d043      	beq.n	8002090 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0308 	and.w	r3, r3, #8
 8002012:	2b00      	cmp	r3, #0
 8002014:	d03c      	beq.n	8002090 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800201a:	2210      	movs	r2, #16
 800201c:	409a      	lsls	r2, r3
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d018      	beq.n	8002062 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d108      	bne.n	8002050 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d024      	beq.n	8002090 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	4798      	blx	r3
 800204e:	e01f      	b.n	8002090 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002054:	2b00      	cmp	r3, #0
 8002056:	d01b      	beq.n	8002090 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	4798      	blx	r3
 8002060:	e016      	b.n	8002090 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206c:	2b00      	cmp	r3, #0
 800206e:	d107      	bne.n	8002080 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 0208 	bic.w	r2, r2, #8
 800207e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002084:	2b00      	cmp	r3, #0
 8002086:	d003      	beq.n	8002090 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002094:	2220      	movs	r2, #32
 8002096:	409a      	lsls	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4013      	ands	r3, r2
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 808f 	beq.w	80021c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0310 	and.w	r3, r3, #16
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f000 8087 	beq.w	80021c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b6:	2220      	movs	r2, #32
 80020b8:	409a      	lsls	r2, r3
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2b05      	cmp	r3, #5
 80020c8:	d136      	bne.n	8002138 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0216 	bic.w	r2, r2, #22
 80020d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	695a      	ldr	r2, [r3, #20]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d103      	bne.n	80020fa <HAL_DMA_IRQHandler+0x1da>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d007      	beq.n	800210a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f022 0208 	bic.w	r2, r2, #8
 8002108:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800210e:	223f      	movs	r2, #63	@ 0x3f
 8002110:	409a      	lsls	r2, r3
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2201      	movs	r2, #1
 800211a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800212a:	2b00      	cmp	r3, #0
 800212c:	d07e      	beq.n	800222c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	4798      	blx	r3
        }
        return;
 8002136:	e079      	b.n	800222c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d01d      	beq.n	8002182 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10d      	bne.n	8002170 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002158:	2b00      	cmp	r3, #0
 800215a:	d031      	beq.n	80021c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	4798      	blx	r3
 8002164:	e02c      	b.n	80021c0 <HAL_DMA_IRQHandler+0x2a0>
 8002166:	bf00      	nop
 8002168:	20000000 	.word	0x20000000
 800216c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002174:	2b00      	cmp	r3, #0
 8002176:	d023      	beq.n	80021c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	4798      	blx	r3
 8002180:	e01e      	b.n	80021c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218c:	2b00      	cmp	r3, #0
 800218e:	d10f      	bne.n	80021b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f022 0210 	bic.w	r2, r2, #16
 800219e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d003      	beq.n	80021c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d032      	beq.n	800222e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d022      	beq.n	800221a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2205      	movs	r2, #5
 80021d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 0201 	bic.w	r2, r2, #1
 80021ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	3301      	adds	r3, #1
 80021f0:	60bb      	str	r3, [r7, #8]
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d307      	bcc.n	8002208 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1f2      	bne.n	80021ec <HAL_DMA_IRQHandler+0x2cc>
 8002206:	e000      	b.n	800220a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002208:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2201      	movs	r2, #1
 800220e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221e:	2b00      	cmp	r3, #0
 8002220:	d005      	beq.n	800222e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	4798      	blx	r3
 800222a:	e000      	b.n	800222e <HAL_DMA_IRQHandler+0x30e>
        return;
 800222c:	bf00      	nop
    }
  }
}
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
 8002240:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002250:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	683a      	ldr	r2, [r7, #0]
 8002258:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	2b40      	cmp	r3, #64	@ 0x40
 8002260:	d108      	bne.n	8002274 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68ba      	ldr	r2, [r7, #8]
 8002270:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002272:	e007      	b.n	8002284 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	60da      	str	r2, [r3, #12]
}
 8002284:	bf00      	nop
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	b2db      	uxtb	r3, r3
 800229e:	3b10      	subs	r3, #16
 80022a0:	4a14      	ldr	r2, [pc, #80]	@ (80022f4 <DMA_CalcBaseAndBitshift+0x64>)
 80022a2:	fba2 2303 	umull	r2, r3, r2, r3
 80022a6:	091b      	lsrs	r3, r3, #4
 80022a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022aa:	4a13      	ldr	r2, [pc, #76]	@ (80022f8 <DMA_CalcBaseAndBitshift+0x68>)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4413      	add	r3, r2
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	461a      	mov	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2b03      	cmp	r3, #3
 80022bc:	d909      	bls.n	80022d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022c6:	f023 0303 	bic.w	r3, r3, #3
 80022ca:	1d1a      	adds	r2, r3, #4
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80022d0:	e007      	b.n	80022e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022da:	f023 0303 	bic.w	r3, r3, #3
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3714      	adds	r7, #20
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	aaaaaaab 	.word	0xaaaaaaab
 80022f8:	0800ad90 	.word	0x0800ad90

080022fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002304:	2300      	movs	r3, #0
 8002306:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d11f      	bne.n	8002356 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	2b03      	cmp	r3, #3
 800231a:	d856      	bhi.n	80023ca <DMA_CheckFifoParam+0xce>
 800231c:	a201      	add	r2, pc, #4	@ (adr r2, 8002324 <DMA_CheckFifoParam+0x28>)
 800231e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002322:	bf00      	nop
 8002324:	08002335 	.word	0x08002335
 8002328:	08002347 	.word	0x08002347
 800232c:	08002335 	.word	0x08002335
 8002330:	080023cb 	.word	0x080023cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002338:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d046      	beq.n	80023ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002344:	e043      	b.n	80023ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800234e:	d140      	bne.n	80023d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002354:	e03d      	b.n	80023d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800235e:	d121      	bne.n	80023a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	2b03      	cmp	r3, #3
 8002364:	d837      	bhi.n	80023d6 <DMA_CheckFifoParam+0xda>
 8002366:	a201      	add	r2, pc, #4	@ (adr r2, 800236c <DMA_CheckFifoParam+0x70>)
 8002368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800236c:	0800237d 	.word	0x0800237d
 8002370:	08002383 	.word	0x08002383
 8002374:	0800237d 	.word	0x0800237d
 8002378:	08002395 	.word	0x08002395
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	73fb      	strb	r3, [r7, #15]
      break;
 8002380:	e030      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002386:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d025      	beq.n	80023da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002392:	e022      	b.n	80023da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002398:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800239c:	d11f      	bne.n	80023de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023a2:	e01c      	b.n	80023de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d903      	bls.n	80023b2 <DMA_CheckFifoParam+0xb6>
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	2b03      	cmp	r3, #3
 80023ae:	d003      	beq.n	80023b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80023b0:	e018      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	73fb      	strb	r3, [r7, #15]
      break;
 80023b6:	e015      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00e      	beq.n	80023e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	73fb      	strb	r3, [r7, #15]
      break;
 80023c8:	e00b      	b.n	80023e2 <DMA_CheckFifoParam+0xe6>
      break;
 80023ca:	bf00      	nop
 80023cc:	e00a      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
      break;
 80023ce:	bf00      	nop
 80023d0:	e008      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
      break;
 80023d2:	bf00      	nop
 80023d4:	e006      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
      break;
 80023d6:	bf00      	nop
 80023d8:	e004      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
      break;
 80023da:	bf00      	nop
 80023dc:	e002      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80023de:	bf00      	nop
 80023e0:	e000      	b.n	80023e4 <DMA_CheckFifoParam+0xe8>
      break;
 80023e2:	bf00      	nop
    }
  } 
  
  return status; 
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop

080023f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b089      	sub	sp, #36	@ 0x24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023fe:	2300      	movs	r3, #0
 8002400:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002402:	2300      	movs	r3, #0
 8002404:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002406:	2300      	movs	r3, #0
 8002408:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800240a:	2300      	movs	r3, #0
 800240c:	61fb      	str	r3, [r7, #28]
 800240e:	e16b      	b.n	80026e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002410:	2201      	movs	r2, #1
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	4013      	ands	r3, r2
 8002422:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	429a      	cmp	r2, r3
 800242a:	f040 815a 	bne.w	80026e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	2b01      	cmp	r3, #1
 8002438:	d005      	beq.n	8002446 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002442:	2b02      	cmp	r3, #2
 8002444:	d130      	bne.n	80024a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	2203      	movs	r2, #3
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4013      	ands	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	68da      	ldr	r2, [r3, #12]
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	4313      	orrs	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800247c:	2201      	movs	r2, #1
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	43db      	mvns	r3, r3
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	4013      	ands	r3, r2
 800248a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	091b      	lsrs	r3, r3, #4
 8002492:	f003 0201 	and.w	r2, r3, #1
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	4313      	orrs	r3, r2
 80024a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f003 0303 	and.w	r3, r3, #3
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d017      	beq.n	80024e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	2203      	movs	r2, #3
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	43db      	mvns	r3, r3
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	4013      	ands	r3, r2
 80024ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4313      	orrs	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 0303 	and.w	r3, r3, #3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d123      	bne.n	8002538 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	08da      	lsrs	r2, r3, #3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3208      	adds	r2, #8
 80024f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	f003 0307 	and.w	r3, r3, #7
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	220f      	movs	r2, #15
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	43db      	mvns	r3, r3
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	4013      	ands	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	691a      	ldr	r2, [r3, #16]
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4313      	orrs	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	08da      	lsrs	r2, r3, #3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	3208      	adds	r2, #8
 8002532:	69b9      	ldr	r1, [r7, #24]
 8002534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	2203      	movs	r2, #3
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	43db      	mvns	r3, r3
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4013      	ands	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 0203 	and.w	r2, r3, #3
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4313      	orrs	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 80b4 	beq.w	80026e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	4b60      	ldr	r3, [pc, #384]	@ (8002700 <HAL_GPIO_Init+0x30c>)
 8002580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002582:	4a5f      	ldr	r2, [pc, #380]	@ (8002700 <HAL_GPIO_Init+0x30c>)
 8002584:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002588:	6453      	str	r3, [r2, #68]	@ 0x44
 800258a:	4b5d      	ldr	r3, [pc, #372]	@ (8002700 <HAL_GPIO_Init+0x30c>)
 800258c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002596:	4a5b      	ldr	r2, [pc, #364]	@ (8002704 <HAL_GPIO_Init+0x310>)
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	089b      	lsrs	r3, r3, #2
 800259c:	3302      	adds	r3, #2
 800259e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	220f      	movs	r2, #15
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a52      	ldr	r2, [pc, #328]	@ (8002708 <HAL_GPIO_Init+0x314>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d02b      	beq.n	800261a <HAL_GPIO_Init+0x226>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a51      	ldr	r2, [pc, #324]	@ (800270c <HAL_GPIO_Init+0x318>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d025      	beq.n	8002616 <HAL_GPIO_Init+0x222>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a50      	ldr	r2, [pc, #320]	@ (8002710 <HAL_GPIO_Init+0x31c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d01f      	beq.n	8002612 <HAL_GPIO_Init+0x21e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002714 <HAL_GPIO_Init+0x320>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d019      	beq.n	800260e <HAL_GPIO_Init+0x21a>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002718 <HAL_GPIO_Init+0x324>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d013      	beq.n	800260a <HAL_GPIO_Init+0x216>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a4d      	ldr	r2, [pc, #308]	@ (800271c <HAL_GPIO_Init+0x328>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d00d      	beq.n	8002606 <HAL_GPIO_Init+0x212>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002720 <HAL_GPIO_Init+0x32c>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d007      	beq.n	8002602 <HAL_GPIO_Init+0x20e>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002724 <HAL_GPIO_Init+0x330>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d101      	bne.n	80025fe <HAL_GPIO_Init+0x20a>
 80025fa:	2307      	movs	r3, #7
 80025fc:	e00e      	b.n	800261c <HAL_GPIO_Init+0x228>
 80025fe:	2308      	movs	r3, #8
 8002600:	e00c      	b.n	800261c <HAL_GPIO_Init+0x228>
 8002602:	2306      	movs	r3, #6
 8002604:	e00a      	b.n	800261c <HAL_GPIO_Init+0x228>
 8002606:	2305      	movs	r3, #5
 8002608:	e008      	b.n	800261c <HAL_GPIO_Init+0x228>
 800260a:	2304      	movs	r3, #4
 800260c:	e006      	b.n	800261c <HAL_GPIO_Init+0x228>
 800260e:	2303      	movs	r3, #3
 8002610:	e004      	b.n	800261c <HAL_GPIO_Init+0x228>
 8002612:	2302      	movs	r3, #2
 8002614:	e002      	b.n	800261c <HAL_GPIO_Init+0x228>
 8002616:	2301      	movs	r3, #1
 8002618:	e000      	b.n	800261c <HAL_GPIO_Init+0x228>
 800261a:	2300      	movs	r3, #0
 800261c:	69fa      	ldr	r2, [r7, #28]
 800261e:	f002 0203 	and.w	r2, r2, #3
 8002622:	0092      	lsls	r2, r2, #2
 8002624:	4093      	lsls	r3, r2
 8002626:	69ba      	ldr	r2, [r7, #24]
 8002628:	4313      	orrs	r3, r2
 800262a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800262c:	4935      	ldr	r1, [pc, #212]	@ (8002704 <HAL_GPIO_Init+0x310>)
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	089b      	lsrs	r3, r3, #2
 8002632:	3302      	adds	r3, #2
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800263a:	4b3b      	ldr	r3, [pc, #236]	@ (8002728 <HAL_GPIO_Init+0x334>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	43db      	mvns	r3, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4013      	ands	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	4313      	orrs	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800265e:	4a32      	ldr	r2, [pc, #200]	@ (8002728 <HAL_GPIO_Init+0x334>)
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002664:	4b30      	ldr	r3, [pc, #192]	@ (8002728 <HAL_GPIO_Init+0x334>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	43db      	mvns	r3, r3
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	4013      	ands	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	4313      	orrs	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002688:	4a27      	ldr	r2, [pc, #156]	@ (8002728 <HAL_GPIO_Init+0x334>)
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800268e:	4b26      	ldr	r3, [pc, #152]	@ (8002728 <HAL_GPIO_Init+0x334>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	43db      	mvns	r3, r3
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	4013      	ands	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002728 <HAL_GPIO_Init+0x334>)
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002728 <HAL_GPIO_Init+0x334>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	43db      	mvns	r3, r3
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	4013      	ands	r3, r2
 80026c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026dc:	4a12      	ldr	r2, [pc, #72]	@ (8002728 <HAL_GPIO_Init+0x334>)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	3301      	adds	r3, #1
 80026e6:	61fb      	str	r3, [r7, #28]
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	2b0f      	cmp	r3, #15
 80026ec:	f67f ae90 	bls.w	8002410 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026f0:	bf00      	nop
 80026f2:	bf00      	nop
 80026f4:	3724      	adds	r7, #36	@ 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	40023800 	.word	0x40023800
 8002704:	40013800 	.word	0x40013800
 8002708:	40020000 	.word	0x40020000
 800270c:	40020400 	.word	0x40020400
 8002710:	40020800 	.word	0x40020800
 8002714:	40020c00 	.word	0x40020c00
 8002718:	40021000 	.word	0x40021000
 800271c:	40021400 	.word	0x40021400
 8002720:	40021800 	.word	0x40021800
 8002724:	40021c00 	.word	0x40021c00
 8002728:	40013c00 	.word	0x40013c00

0800272c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	460b      	mov	r3, r1
 8002736:	807b      	strh	r3, [r7, #2]
 8002738:	4613      	mov	r3, r2
 800273a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800273c:	787b      	ldrb	r3, [r7, #1]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d003      	beq.n	800274a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002742:	887a      	ldrh	r2, [r7, #2]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002748:	e003      	b.n	8002752 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800274a:	887b      	ldrh	r3, [r7, #2]
 800274c:	041a      	lsls	r2, r3, #16
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	619a      	str	r2, [r3, #24]
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b086      	sub	sp, #24
 8002762:	af02      	add	r7, sp, #8
 8002764:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e059      	b.n	8002824 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d106      	bne.n	8002790 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f007 ff00 	bl	800a590 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2203      	movs	r2, #3
 8002794:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800279e:	d102      	bne.n	80027a6 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f004 fd0d 	bl	80071ca <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6818      	ldr	r0, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	7c1a      	ldrb	r2, [r3, #16]
 80027b8:	f88d 2000 	strb.w	r2, [sp]
 80027bc:	3304      	adds	r3, #4
 80027be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027c0:	f004 fc8e 	bl	80070e0 <USB_CoreInit>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d005      	beq.n	80027d6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2202      	movs	r2, #2
 80027ce:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e026      	b.n	8002824 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2101      	movs	r1, #1
 80027dc:	4618      	mov	r0, r3
 80027de:	f004 fd05 	bl	80071ec <USB_SetCurrentMode>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d005      	beq.n	80027f4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2202      	movs	r2, #2
 80027ec:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e017      	b.n	8002824 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6818      	ldr	r0, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	7c1a      	ldrb	r2, [r3, #16]
 80027fc:	f88d 2000 	strb.w	r2, [sp]
 8002800:	3304      	adds	r3, #4
 8002802:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002804:	f004 feae 	bl	8007564 <USB_HostInit>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d005      	beq.n	800281a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2202      	movs	r2, #2
 8002812:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e004      	b.n	8002824 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2201      	movs	r2, #1
 800281e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b08b      	sub	sp, #44	@ 0x2c
 8002830:	af04      	add	r7, sp, #16
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	4608      	mov	r0, r1
 8002836:	4611      	mov	r1, r2
 8002838:	461a      	mov	r2, r3
 800283a:	4603      	mov	r3, r0
 800283c:	70fb      	strb	r3, [r7, #3]
 800283e:	460b      	mov	r3, r1
 8002840:	70bb      	strb	r3, [r7, #2]
 8002842:	4613      	mov	r3, r2
 8002844:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002846:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002848:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_HCD_HC_Init+0x2c>
 8002854:	2302      	movs	r3, #2
 8002856:	e09d      	b.n	8002994 <HAL_HCD_HC_Init+0x168>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	3319      	adds	r3, #25
 8002870:	2200      	movs	r2, #0
 8002872:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002874:	78fa      	ldrb	r2, [r7, #3]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	011b      	lsls	r3, r3, #4
 800287c:	1a9b      	subs	r3, r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	3314      	adds	r3, #20
 8002884:	787a      	ldrb	r2, [r7, #1]
 8002886:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002888:	78fa      	ldrb	r2, [r7, #3]
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	4613      	mov	r3, r2
 800288e:	011b      	lsls	r3, r3, #4
 8002890:	1a9b      	subs	r3, r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	440b      	add	r3, r1
 8002896:	3315      	adds	r3, #21
 8002898:	78fa      	ldrb	r2, [r7, #3]
 800289a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800289c:	78fa      	ldrb	r2, [r7, #3]
 800289e:	6879      	ldr	r1, [r7, #4]
 80028a0:	4613      	mov	r3, r2
 80028a2:	011b      	lsls	r3, r3, #4
 80028a4:	1a9b      	subs	r3, r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	440b      	add	r3, r1
 80028aa:	3326      	adds	r3, #38	@ 0x26
 80028ac:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80028b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80028b2:	78fa      	ldrb	r2, [r7, #3]
 80028b4:	78bb      	ldrb	r3, [r7, #2]
 80028b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028ba:	b2d8      	uxtb	r0, r3
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	4613      	mov	r3, r2
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	1a9b      	subs	r3, r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	440b      	add	r3, r1
 80028c8:	3316      	adds	r3, #22
 80028ca:	4602      	mov	r2, r0
 80028cc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80028ce:	78fb      	ldrb	r3, [r7, #3]
 80028d0:	4619      	mov	r1, r3
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fba4 	bl	8003020 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80028d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	da0a      	bge.n	80028f6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80028e0:	78fa      	ldrb	r2, [r7, #3]
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	011b      	lsls	r3, r3, #4
 80028e8:	1a9b      	subs	r3, r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	440b      	add	r3, r1
 80028ee:	3317      	adds	r3, #23
 80028f0:	2201      	movs	r2, #1
 80028f2:	701a      	strb	r2, [r3, #0]
 80028f4:	e009      	b.n	800290a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80028f6:	78fa      	ldrb	r2, [r7, #3]
 80028f8:	6879      	ldr	r1, [r7, #4]
 80028fa:	4613      	mov	r3, r2
 80028fc:	011b      	lsls	r3, r3, #4
 80028fe:	1a9b      	subs	r3, r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	440b      	add	r3, r1
 8002904:	3317      	adds	r3, #23
 8002906:	2200      	movs	r2, #0
 8002908:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f004 ff8c 	bl	800782c <USB_GetHostSpeed>
 8002914:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002916:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800291a:	2b01      	cmp	r3, #1
 800291c:	d10b      	bne.n	8002936 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800291e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002922:	2b01      	cmp	r3, #1
 8002924:	d107      	bne.n	8002936 <HAL_HCD_HC_Init+0x10a>
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d104      	bne.n	8002936 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	2bbc      	cmp	r3, #188	@ 0xbc
 8002930:	d901      	bls.n	8002936 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002932:	23bc      	movs	r3, #188	@ 0xbc
 8002934:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	3318      	adds	r3, #24
 8002946:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800294a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	b298      	uxth	r0, r3
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	011b      	lsls	r3, r3, #4
 8002958:	1a9b      	subs	r3, r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	440b      	add	r3, r1
 800295e:	3328      	adds	r3, #40	@ 0x28
 8002960:	4602      	mov	r2, r0
 8002962:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6818      	ldr	r0, [r3, #0]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	b29b      	uxth	r3, r3
 800296c:	787c      	ldrb	r4, [r7, #1]
 800296e:	78ba      	ldrb	r2, [r7, #2]
 8002970:	78f9      	ldrb	r1, [r7, #3]
 8002972:	9302      	str	r3, [sp, #8]
 8002974:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	4623      	mov	r3, r4
 8002982:	f004 ff7b 	bl	800787c <USB_HC_Init>
 8002986:	4603      	mov	r3, r0
 8002988:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002992:	7bfb      	ldrb	r3, [r7, #15]
}
 8002994:	4618      	mov	r0, r3
 8002996:	371c      	adds	r7, #28
 8002998:	46bd      	mov	sp, r7
 800299a:	bd90      	pop	{r4, r7, pc}

0800299c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	4608      	mov	r0, r1
 80029a6:	4611      	mov	r1, r2
 80029a8:	461a      	mov	r2, r3
 80029aa:	4603      	mov	r3, r0
 80029ac:	70fb      	strb	r3, [r7, #3]
 80029ae:	460b      	mov	r3, r1
 80029b0:	70bb      	strb	r3, [r7, #2]
 80029b2:	4613      	mov	r3, r2
 80029b4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80029b6:	78fa      	ldrb	r2, [r7, #3]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	1a9b      	subs	r3, r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	3317      	adds	r3, #23
 80029c6:	78ba      	ldrb	r2, [r7, #2]
 80029c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80029ca:	78fa      	ldrb	r2, [r7, #3]
 80029cc:	6879      	ldr	r1, [r7, #4]
 80029ce:	4613      	mov	r3, r2
 80029d0:	011b      	lsls	r3, r3, #4
 80029d2:	1a9b      	subs	r3, r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	440b      	add	r3, r1
 80029d8:	3326      	adds	r3, #38	@ 0x26
 80029da:	787a      	ldrb	r2, [r7, #1]
 80029dc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80029de:	7c3b      	ldrb	r3, [r7, #16]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d114      	bne.n	8002a0e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80029e4:	78fa      	ldrb	r2, [r7, #3]
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	011b      	lsls	r3, r3, #4
 80029ec:	1a9b      	subs	r3, r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	332a      	adds	r3, #42	@ 0x2a
 80029f4:	2203      	movs	r2, #3
 80029f6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80029f8:	78fa      	ldrb	r2, [r7, #3]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	4613      	mov	r3, r2
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	1a9b      	subs	r3, r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	3319      	adds	r3, #25
 8002a08:	7f3a      	ldrb	r2, [r7, #28]
 8002a0a:	701a      	strb	r2, [r3, #0]
 8002a0c:	e009      	b.n	8002a22 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a0e:	78fa      	ldrb	r2, [r7, #3]
 8002a10:	6879      	ldr	r1, [r7, #4]
 8002a12:	4613      	mov	r3, r2
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	1a9b      	subs	r3, r3, r2
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	332a      	adds	r3, #42	@ 0x2a
 8002a1e:	2202      	movs	r2, #2
 8002a20:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002a22:	787b      	ldrb	r3, [r7, #1]
 8002a24:	2b03      	cmp	r3, #3
 8002a26:	f200 8102 	bhi.w	8002c2e <HAL_HCD_HC_SubmitRequest+0x292>
 8002a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a30 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a30:	08002a41 	.word	0x08002a41
 8002a34:	08002c19 	.word	0x08002c19
 8002a38:	08002b05 	.word	0x08002b05
 8002a3c:	08002b8f 	.word	0x08002b8f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002a40:	7c3b      	ldrb	r3, [r7, #16]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	f040 80f5 	bne.w	8002c32 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002a48:	78bb      	ldrb	r3, [r7, #2]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d12d      	bne.n	8002aaa <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002a4e:	8b3b      	ldrh	r3, [r7, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d109      	bne.n	8002a68 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	1a9b      	subs	r3, r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	333d      	adds	r3, #61	@ 0x3d
 8002a64:	2201      	movs	r2, #1
 8002a66:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002a68:	78fa      	ldrb	r2, [r7, #3]
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	1a9b      	subs	r3, r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	333d      	adds	r3, #61	@ 0x3d
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10a      	bne.n	8002a94 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002a7e:	78fa      	ldrb	r2, [r7, #3]
 8002a80:	6879      	ldr	r1, [r7, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	1a9b      	subs	r3, r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	332a      	adds	r3, #42	@ 0x2a
 8002a8e:	2200      	movs	r2, #0
 8002a90:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002a92:	e0ce      	b.n	8002c32 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002a94:	78fa      	ldrb	r2, [r7, #3]
 8002a96:	6879      	ldr	r1, [r7, #4]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	1a9b      	subs	r3, r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	332a      	adds	r3, #42	@ 0x2a
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	701a      	strb	r2, [r3, #0]
      break;
 8002aa8:	e0c3      	b.n	8002c32 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002aaa:	78fa      	ldrb	r2, [r7, #3]
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	011b      	lsls	r3, r3, #4
 8002ab2:	1a9b      	subs	r3, r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	331a      	adds	r3, #26
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	f040 80b8 	bne.w	8002c32 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	333c      	adds	r3, #60	@ 0x3c
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10a      	bne.n	8002aee <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ad8:	78fa      	ldrb	r2, [r7, #3]
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	4613      	mov	r3, r2
 8002ade:	011b      	lsls	r3, r3, #4
 8002ae0:	1a9b      	subs	r3, r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	332a      	adds	r3, #42	@ 0x2a
 8002ae8:	2200      	movs	r2, #0
 8002aea:	701a      	strb	r2, [r3, #0]
      break;
 8002aec:	e0a1      	b.n	8002c32 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002aee:	78fa      	ldrb	r2, [r7, #3]
 8002af0:	6879      	ldr	r1, [r7, #4]
 8002af2:	4613      	mov	r3, r2
 8002af4:	011b      	lsls	r3, r3, #4
 8002af6:	1a9b      	subs	r3, r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	440b      	add	r3, r1
 8002afc:	332a      	adds	r3, #42	@ 0x2a
 8002afe:	2202      	movs	r2, #2
 8002b00:	701a      	strb	r2, [r3, #0]
      break;
 8002b02:	e096      	b.n	8002c32 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002b04:	78bb      	ldrb	r3, [r7, #2]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d120      	bne.n	8002b4c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002b0a:	78fa      	ldrb	r2, [r7, #3]
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	011b      	lsls	r3, r3, #4
 8002b12:	1a9b      	subs	r3, r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	333d      	adds	r3, #61	@ 0x3d
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10a      	bne.n	8002b36 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	1a9b      	subs	r3, r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	332a      	adds	r3, #42	@ 0x2a
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002b34:	e07e      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b36:	78fa      	ldrb	r2, [r7, #3]
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	011b      	lsls	r3, r3, #4
 8002b3e:	1a9b      	subs	r3, r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	440b      	add	r3, r1
 8002b44:	332a      	adds	r3, #42	@ 0x2a
 8002b46:	2202      	movs	r2, #2
 8002b48:	701a      	strb	r2, [r3, #0]
      break;
 8002b4a:	e073      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002b4c:	78fa      	ldrb	r2, [r7, #3]
 8002b4e:	6879      	ldr	r1, [r7, #4]
 8002b50:	4613      	mov	r3, r2
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	1a9b      	subs	r3, r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	333c      	adds	r3, #60	@ 0x3c
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10a      	bne.n	8002b78 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002b62:	78fa      	ldrb	r2, [r7, #3]
 8002b64:	6879      	ldr	r1, [r7, #4]
 8002b66:	4613      	mov	r3, r2
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	1a9b      	subs	r3, r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	440b      	add	r3, r1
 8002b70:	332a      	adds	r3, #42	@ 0x2a
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]
      break;
 8002b76:	e05d      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002b78:	78fa      	ldrb	r2, [r7, #3]
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	011b      	lsls	r3, r3, #4
 8002b80:	1a9b      	subs	r3, r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	332a      	adds	r3, #42	@ 0x2a
 8002b88:	2202      	movs	r2, #2
 8002b8a:	701a      	strb	r2, [r3, #0]
      break;
 8002b8c:	e052      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002b8e:	78bb      	ldrb	r3, [r7, #2]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d120      	bne.n	8002bd6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002b94:	78fa      	ldrb	r2, [r7, #3]
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	1a9b      	subs	r3, r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	333d      	adds	r3, #61	@ 0x3d
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10a      	bne.n	8002bc0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	332a      	adds	r3, #42	@ 0x2a
 8002bba:	2200      	movs	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002bbe:	e039      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002bc0:	78fa      	ldrb	r2, [r7, #3]
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	1a9b      	subs	r3, r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	332a      	adds	r3, #42	@ 0x2a
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	701a      	strb	r2, [r3, #0]
      break;
 8002bd4:	e02e      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002bd6:	78fa      	ldrb	r2, [r7, #3]
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	011b      	lsls	r3, r3, #4
 8002bde:	1a9b      	subs	r3, r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	333c      	adds	r3, #60	@ 0x3c
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10a      	bne.n	8002c02 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002bec:	78fa      	ldrb	r2, [r7, #3]
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	1a9b      	subs	r3, r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	332a      	adds	r3, #42	@ 0x2a
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	701a      	strb	r2, [r3, #0]
      break;
 8002c00:	e018      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c02:	78fa      	ldrb	r2, [r7, #3]
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	011b      	lsls	r3, r3, #4
 8002c0a:	1a9b      	subs	r3, r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	440b      	add	r3, r1
 8002c10:	332a      	adds	r3, #42	@ 0x2a
 8002c12:	2202      	movs	r2, #2
 8002c14:	701a      	strb	r2, [r3, #0]
      break;
 8002c16:	e00d      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002c18:	78fa      	ldrb	r2, [r7, #3]
 8002c1a:	6879      	ldr	r1, [r7, #4]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	011b      	lsls	r3, r3, #4
 8002c20:	1a9b      	subs	r3, r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	440b      	add	r3, r1
 8002c26:	332a      	adds	r3, #42	@ 0x2a
 8002c28:	2200      	movs	r2, #0
 8002c2a:	701a      	strb	r2, [r3, #0]
      break;
 8002c2c:	e002      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002c2e:	bf00      	nop
 8002c30:	e000      	b.n	8002c34 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002c32:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	1a9b      	subs	r3, r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	332c      	adds	r3, #44	@ 0x2c
 8002c44:	697a      	ldr	r2, [r7, #20]
 8002c46:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	8b39      	ldrh	r1, [r7, #24]
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	1a9b      	subs	r3, r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4403      	add	r3, r0
 8002c58:	3334      	adds	r3, #52	@ 0x34
 8002c5a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002c5c:	78fa      	ldrb	r2, [r7, #3]
 8002c5e:	6879      	ldr	r1, [r7, #4]
 8002c60:	4613      	mov	r3, r2
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	440b      	add	r3, r1
 8002c6a:	334c      	adds	r3, #76	@ 0x4c
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002c70:	78fa      	ldrb	r2, [r7, #3]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	3338      	adds	r3, #56	@ 0x38
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	1a9b      	subs	r3, r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	3315      	adds	r3, #21
 8002c94:	78fa      	ldrb	r2, [r7, #3]
 8002c96:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	334d      	adds	r3, #77	@ 0x4d
 8002ca8:	2200      	movs	r2, #0
 8002caa:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6818      	ldr	r0, [r3, #0]
 8002cb0:	78fa      	ldrb	r2, [r7, #3]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	3310      	adds	r3, #16
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	1d19      	adds	r1, r3, #4
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	799b      	ldrb	r3, [r3, #6]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	f004 ff04 	bl	8007ad4 <USB_HC_StartXfer>
 8002ccc:	4603      	mov	r3, r0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop

08002cd8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f004 fbf2 	bl	80074d8 <USB_GetMode>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	f040 80fb 	bne.w	8002ef2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f004 fbb5 	bl	8007470 <USB_ReadInterrupts>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 80f1 	beq.w	8002ef0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f004 fbac 	bl	8007470 <USB_ReadInterrupts>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d1e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d22:	d104      	bne.n	8002d2e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002d2c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f004 fb9c 	bl	8007470 <USB_ReadInterrupts>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d42:	d104      	bne.n	8002d4e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002d4c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f004 fb8c 	bl	8007470 <USB_ReadInterrupts>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d62:	d104      	bne.n	8002d6e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002d6c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f004 fb7c 	bl	8007470 <USB_ReadInterrupts>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d103      	bne.n	8002d8a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2202      	movs	r2, #2
 8002d88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f004 fb6e 	bl	8007470 <USB_ReadInterrupts>
 8002d94:	4603      	mov	r3, r0
 8002d96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d9e:	d120      	bne.n	8002de2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002da8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d113      	bne.n	8002de2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002dba:	2110      	movs	r1, #16
 8002dbc:	6938      	ldr	r0, [r7, #16]
 8002dbe:	f004 fa61 	bl	8007284 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002dc2:	6938      	ldr	r0, [r7, #16]
 8002dc4:	f004 fa90 	bl	80072e8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	7a5b      	ldrb	r3, [r3, #9]
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d105      	bne.n	8002ddc <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f004 fc88 	bl	80076ec <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f007 fc55 	bl	800a68c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f004 fb42 	bl	8007470 <USB_ReadInterrupts>
 8002dec:	4603      	mov	r3, r0
 8002dee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002df2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002df6:	d102      	bne.n	8002dfe <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f001 fd4d 	bl	8004898 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f004 fb34 	bl	8007470 <USB_ReadInterrupts>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f003 0308 	and.w	r3, r3, #8
 8002e0e:	2b08      	cmp	r3, #8
 8002e10:	d106      	bne.n	8002e20 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f007 fc1e 	bl	800a654 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2208      	movs	r2, #8
 8002e1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f004 fb23 	bl	8007470 <USB_ReadInterrupts>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e34:	d139      	bne.n	8002eaa <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f005 f8c4 	bl	8007fc8 <USB_HC_ReadInterrupt>
 8002e40:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002e42:	2300      	movs	r3, #0
 8002e44:	617b      	str	r3, [r7, #20]
 8002e46:	e025      	b.n	8002e94 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	fa22 f303 	lsr.w	r3, r2, r3
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d018      	beq.n	8002e8e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	015a      	lsls	r2, r3, #5
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4413      	add	r3, r2
 8002e64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e72:	d106      	bne.n	8002e82 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	4619      	mov	r1, r3
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 f905 	bl	800308a <HCD_HC_IN_IRQHandler>
 8002e80:	e005      	b.n	8002e8e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	4619      	mov	r1, r3
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 ff67 	bl	8003d5c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	3301      	adds	r3, #1
 8002e92:	617b      	str	r3, [r7, #20]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	795b      	ldrb	r3, [r3, #5]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d3d3      	bcc.n	8002e48 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ea8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f004 fade 	bl	8007470 <USB_ReadInterrupts>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	f003 0310 	and.w	r3, r3, #16
 8002eba:	2b10      	cmp	r3, #16
 8002ebc:	d101      	bne.n	8002ec2 <HAL_HCD_IRQHandler+0x1ea>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <HAL_HCD_IRQHandler+0x1ec>
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d014      	beq.n	8002ef2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	699a      	ldr	r2, [r3, #24]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0210 	bic.w	r2, r2, #16
 8002ed6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f001 fbfe 	bl	80046da <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699a      	ldr	r2, [r3, #24]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f042 0210 	orr.w	r2, r2, #16
 8002eec:	619a      	str	r2, [r3, #24]
 8002eee:	e000      	b.n	8002ef2 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002ef0:	bf00      	nop
    }
  }
}
 8002ef2:	3718      	adds	r7, #24
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d101      	bne.n	8002f0e <HAL_HCD_Start+0x16>
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	e013      	b.n	8002f36 <HAL_HCD_Start+0x3e>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2101      	movs	r1, #1
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f004 fc4c 	bl	80077ba <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f004 f93e 	bl	80071a8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3708      	adds	r7, #8
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b082      	sub	sp, #8
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d101      	bne.n	8002f54 <HAL_HCD_Stop+0x16>
 8002f50:	2302      	movs	r3, #2
 8002f52:	e00d      	b.n	8002f70 <HAL_HCD_Stop+0x32>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f005 f99f 	bl	80082a4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f004 fbee 	bl	8007766 <USB_ResetPort>
 8002f8a:	4603      	mov	r3, r0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002fa0:	78fa      	ldrb	r2, [r7, #3]
 8002fa2:	6879      	ldr	r1, [r7, #4]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	1a9b      	subs	r3, r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	334c      	adds	r3, #76	@ 0x4c
 8002fb0:	781b      	ldrb	r3, [r3, #0]
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b083      	sub	sp, #12
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	3338      	adds	r3, #56	@ 0x38
 8002fda:	681b      	ldr	r3, [r3, #0]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f004 fc30 	bl	800785a <USB_GetCurrentFrame>
 8002ffa:	4603      	mov	r3, r0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f004 fc0b 	bl	800782c <USB_GetHostSpeed>
 8003016:	4603      	mov	r3, r0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800302c:	78fa      	ldrb	r2, [r7, #3]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	4613      	mov	r3, r2
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	1a9b      	subs	r3, r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	440b      	add	r3, r1
 800303a:	331a      	adds	r3, #26
 800303c:	2200      	movs	r2, #0
 800303e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003040:	78fa      	ldrb	r2, [r7, #3]
 8003042:	6879      	ldr	r1, [r7, #4]
 8003044:	4613      	mov	r3, r2
 8003046:	011b      	lsls	r3, r3, #4
 8003048:	1a9b      	subs	r3, r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	440b      	add	r3, r1
 800304e:	331b      	adds	r3, #27
 8003050:	2200      	movs	r2, #0
 8003052:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003054:	78fa      	ldrb	r2, [r7, #3]
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	011b      	lsls	r3, r3, #4
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	3325      	adds	r3, #37	@ 0x25
 8003064:	2200      	movs	r2, #0
 8003066:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003068:	78fa      	ldrb	r2, [r7, #3]
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	4613      	mov	r3, r2
 800306e:	011b      	lsls	r3, r3, #4
 8003070:	1a9b      	subs	r3, r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	3324      	adds	r3, #36	@ 0x24
 8003078:	2200      	movs	r2, #0
 800307a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b086      	sub	sp, #24
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
 8003092:	460b      	mov	r3, r1
 8003094:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	78fa      	ldrb	r2, [r7, #3]
 80030a6:	4611      	mov	r1, r2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f004 f9f4 	bl	8007496 <USB_ReadChInterrupts>
 80030ae:	4603      	mov	r3, r0
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d11a      	bne.n	80030ee <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80030b8:	78fb      	ldrb	r3, [r7, #3]
 80030ba:	015a      	lsls	r2, r3, #5
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	4413      	add	r3, r2
 80030c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030c4:	461a      	mov	r2, r3
 80030c6:	2304      	movs	r3, #4
 80030c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80030ca:	78fa      	ldrb	r2, [r7, #3]
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	4613      	mov	r3, r2
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	1a9b      	subs	r3, r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	440b      	add	r3, r1
 80030d8:	334d      	adds	r3, #77	@ 0x4d
 80030da:	2207      	movs	r2, #7
 80030dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	4611      	mov	r1, r2
 80030e6:	4618      	mov	r0, r3
 80030e8:	f004 ff7f 	bl	8007fea <USB_HC_Halt>
 80030ec:	e09e      	b.n	800322c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	78fa      	ldrb	r2, [r7, #3]
 80030f4:	4611      	mov	r1, r2
 80030f6:	4618      	mov	r0, r3
 80030f8:	f004 f9cd 	bl	8007496 <USB_ReadChInterrupts>
 80030fc:	4603      	mov	r3, r0
 80030fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003102:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003106:	d11b      	bne.n	8003140 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003108:	78fb      	ldrb	r3, [r7, #3]
 800310a:	015a      	lsls	r2, r3, #5
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4413      	add	r3, r2
 8003110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003114:	461a      	mov	r2, r3
 8003116:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800311a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800311c:	78fa      	ldrb	r2, [r7, #3]
 800311e:	6879      	ldr	r1, [r7, #4]
 8003120:	4613      	mov	r3, r2
 8003122:	011b      	lsls	r3, r3, #4
 8003124:	1a9b      	subs	r3, r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	440b      	add	r3, r1
 800312a:	334d      	adds	r3, #77	@ 0x4d
 800312c:	2208      	movs	r2, #8
 800312e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	78fa      	ldrb	r2, [r7, #3]
 8003136:	4611      	mov	r1, r2
 8003138:	4618      	mov	r0, r3
 800313a:	f004 ff56 	bl	8007fea <USB_HC_Halt>
 800313e:	e075      	b.n	800322c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	78fa      	ldrb	r2, [r7, #3]
 8003146:	4611      	mov	r1, r2
 8003148:	4618      	mov	r0, r3
 800314a:	f004 f9a4 	bl	8007496 <USB_ReadChInterrupts>
 800314e:	4603      	mov	r3, r0
 8003150:	f003 0308 	and.w	r3, r3, #8
 8003154:	2b08      	cmp	r3, #8
 8003156:	d11a      	bne.n	800318e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003158:	78fb      	ldrb	r3, [r7, #3]
 800315a:	015a      	lsls	r2, r3, #5
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	4413      	add	r3, r2
 8003160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003164:	461a      	mov	r2, r3
 8003166:	2308      	movs	r3, #8
 8003168:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800316a:	78fa      	ldrb	r2, [r7, #3]
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	011b      	lsls	r3, r3, #4
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	334d      	adds	r3, #77	@ 0x4d
 800317a:	2206      	movs	r2, #6
 800317c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	4611      	mov	r1, r2
 8003186:	4618      	mov	r0, r3
 8003188:	f004 ff2f 	bl	8007fea <USB_HC_Halt>
 800318c:	e04e      	b.n	800322c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	78fa      	ldrb	r2, [r7, #3]
 8003194:	4611      	mov	r1, r2
 8003196:	4618      	mov	r0, r3
 8003198:	f004 f97d 	bl	8007496 <USB_ReadChInterrupts>
 800319c:	4603      	mov	r3, r0
 800319e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a6:	d11b      	bne.n	80031e0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	015a      	lsls	r2, r3, #5
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	4413      	add	r3, r2
 80031b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031b4:	461a      	mov	r2, r3
 80031b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80031bc:	78fa      	ldrb	r2, [r7, #3]
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	4613      	mov	r3, r2
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	1a9b      	subs	r3, r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	334d      	adds	r3, #77	@ 0x4d
 80031cc:	2209      	movs	r2, #9
 80031ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	78fa      	ldrb	r2, [r7, #3]
 80031d6:	4611      	mov	r1, r2
 80031d8:	4618      	mov	r0, r3
 80031da:	f004 ff06 	bl	8007fea <USB_HC_Halt>
 80031de:	e025      	b.n	800322c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	78fa      	ldrb	r2, [r7, #3]
 80031e6:	4611      	mov	r1, r2
 80031e8:	4618      	mov	r0, r3
 80031ea:	f004 f954 	bl	8007496 <USB_ReadChInterrupts>
 80031ee:	4603      	mov	r3, r0
 80031f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f4:	2b80      	cmp	r3, #128	@ 0x80
 80031f6:	d119      	bne.n	800322c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80031f8:	78fb      	ldrb	r3, [r7, #3]
 80031fa:	015a      	lsls	r2, r3, #5
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	4413      	add	r3, r2
 8003200:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003204:	461a      	mov	r2, r3
 8003206:	2380      	movs	r3, #128	@ 0x80
 8003208:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800320a:	78fa      	ldrb	r2, [r7, #3]
 800320c:	6879      	ldr	r1, [r7, #4]
 800320e:	4613      	mov	r3, r2
 8003210:	011b      	lsls	r3, r3, #4
 8003212:	1a9b      	subs	r3, r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	440b      	add	r3, r1
 8003218:	334d      	adds	r3, #77	@ 0x4d
 800321a:	2207      	movs	r2, #7
 800321c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	78fa      	ldrb	r2, [r7, #3]
 8003224:	4611      	mov	r1, r2
 8003226:	4618      	mov	r0, r3
 8003228:	f004 fedf 	bl	8007fea <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	78fa      	ldrb	r2, [r7, #3]
 8003232:	4611      	mov	r1, r2
 8003234:	4618      	mov	r0, r3
 8003236:	f004 f92e 	bl	8007496 <USB_ReadChInterrupts>
 800323a:	4603      	mov	r3, r0
 800323c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003244:	d112      	bne.n	800326c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	78fa      	ldrb	r2, [r7, #3]
 800324c:	4611      	mov	r1, r2
 800324e:	4618      	mov	r0, r3
 8003250:	f004 fecb 	bl	8007fea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003254:	78fb      	ldrb	r3, [r7, #3]
 8003256:	015a      	lsls	r2, r3, #5
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	4413      	add	r3, r2
 800325c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003260:	461a      	mov	r2, r3
 8003262:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003266:	6093      	str	r3, [r2, #8]
 8003268:	f000 bd75 	b.w	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	78fa      	ldrb	r2, [r7, #3]
 8003272:	4611      	mov	r1, r2
 8003274:	4618      	mov	r0, r3
 8003276:	f004 f90e 	bl	8007496 <USB_ReadChInterrupts>
 800327a:	4603      	mov	r3, r0
 800327c:	f003 0301 	and.w	r3, r3, #1
 8003280:	2b01      	cmp	r3, #1
 8003282:	f040 8128 	bne.w	80034d6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003286:	78fb      	ldrb	r3, [r7, #3]
 8003288:	015a      	lsls	r2, r3, #5
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	4413      	add	r3, r2
 800328e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003292:	461a      	mov	r2, r3
 8003294:	2320      	movs	r3, #32
 8003296:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003298:	78fa      	ldrb	r2, [r7, #3]
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	1a9b      	subs	r3, r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	331b      	adds	r3, #27
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d119      	bne.n	80032e2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80032ae:	78fa      	ldrb	r2, [r7, #3]
 80032b0:	6879      	ldr	r1, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	1a9b      	subs	r3, r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	440b      	add	r3, r1
 80032bc:	331b      	adds	r3, #27
 80032be:	2200      	movs	r2, #0
 80032c0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80032c2:	78fb      	ldrb	r3, [r7, #3]
 80032c4:	015a      	lsls	r2, r3, #5
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	4413      	add	r3, r2
 80032ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	78fa      	ldrb	r2, [r7, #3]
 80032d2:	0151      	lsls	r1, r2, #5
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	440a      	add	r2, r1
 80032d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80032dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032e0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	799b      	ldrb	r3, [r3, #6]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d01b      	beq.n	8003322 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80032ea:	78fa      	ldrb	r2, [r7, #3]
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	1a9b      	subs	r3, r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	3330      	adds	r3, #48	@ 0x30
 80032fa:	6819      	ldr	r1, [r3, #0]
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	015a      	lsls	r2, r3, #5
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	4413      	add	r3, r2
 8003304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	1ac9      	subs	r1, r1, r3
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	1a9b      	subs	r3, r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	4403      	add	r3, r0
 800331e:	3338      	adds	r3, #56	@ 0x38
 8003320:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003322:	78fa      	ldrb	r2, [r7, #3]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	334d      	adds	r3, #77	@ 0x4d
 8003332:	2201      	movs	r2, #1
 8003334:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003336:	78fa      	ldrb	r2, [r7, #3]
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	011b      	lsls	r3, r3, #4
 800333e:	1a9b      	subs	r3, r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	440b      	add	r3, r1
 8003344:	3344      	adds	r3, #68	@ 0x44
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800334a:	78fb      	ldrb	r3, [r7, #3]
 800334c:	015a      	lsls	r2, r3, #5
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	4413      	add	r3, r2
 8003352:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003356:	461a      	mov	r2, r3
 8003358:	2301      	movs	r3, #1
 800335a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800335c:	78fa      	ldrb	r2, [r7, #3]
 800335e:	6879      	ldr	r1, [r7, #4]
 8003360:	4613      	mov	r3, r2
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	1a9b      	subs	r3, r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	440b      	add	r3, r1
 800336a:	3326      	adds	r3, #38	@ 0x26
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00a      	beq.n	8003388 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003372:	78fa      	ldrb	r2, [r7, #3]
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	011b      	lsls	r3, r3, #4
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	440b      	add	r3, r1
 8003380:	3326      	adds	r3, #38	@ 0x26
 8003382:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003384:	2b02      	cmp	r3, #2
 8003386:	d110      	bne.n	80033aa <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	78fa      	ldrb	r2, [r7, #3]
 800338e:	4611      	mov	r1, r2
 8003390:	4618      	mov	r0, r3
 8003392:	f004 fe2a 	bl	8007fea <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	015a      	lsls	r2, r3, #5
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	4413      	add	r3, r2
 800339e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033a2:	461a      	mov	r2, r3
 80033a4:	2310      	movs	r3, #16
 80033a6:	6093      	str	r3, [r2, #8]
 80033a8:	e03d      	b.n	8003426 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80033aa:	78fa      	ldrb	r2, [r7, #3]
 80033ac:	6879      	ldr	r1, [r7, #4]
 80033ae:	4613      	mov	r3, r2
 80033b0:	011b      	lsls	r3, r3, #4
 80033b2:	1a9b      	subs	r3, r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	440b      	add	r3, r1
 80033b8:	3326      	adds	r3, #38	@ 0x26
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	2b03      	cmp	r3, #3
 80033be:	d00a      	beq.n	80033d6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80033c0:	78fa      	ldrb	r2, [r7, #3]
 80033c2:	6879      	ldr	r1, [r7, #4]
 80033c4:	4613      	mov	r3, r2
 80033c6:	011b      	lsls	r3, r3, #4
 80033c8:	1a9b      	subs	r3, r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	3326      	adds	r3, #38	@ 0x26
 80033d0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d127      	bne.n	8003426 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80033d6:	78fb      	ldrb	r3, [r7, #3]
 80033d8:	015a      	lsls	r2, r3, #5
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4413      	add	r3, r2
 80033de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	78fa      	ldrb	r2, [r7, #3]
 80033e6:	0151      	lsls	r1, r2, #5
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	440a      	add	r2, r1
 80033ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80033f4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80033f6:	78fa      	ldrb	r2, [r7, #3]
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	334c      	adds	r3, #76	@ 0x4c
 8003406:	2201      	movs	r2, #1
 8003408:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	334c      	adds	r3, #76	@ 0x4c
 800341a:	781a      	ldrb	r2, [r3, #0]
 800341c:	78fb      	ldrb	r3, [r7, #3]
 800341e:	4619      	mov	r1, r3
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f007 f941 	bl	800a6a8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	799b      	ldrb	r3, [r3, #6]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d13b      	bne.n	80034a6 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800342e:	78fa      	ldrb	r2, [r7, #3]
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	4613      	mov	r3, r2
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	1a9b      	subs	r3, r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	440b      	add	r3, r1
 800343c:	3338      	adds	r3, #56	@ 0x38
 800343e:	6819      	ldr	r1, [r3, #0]
 8003440:	78fa      	ldrb	r2, [r7, #3]
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	011b      	lsls	r3, r3, #4
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	4403      	add	r3, r0
 800344e:	3328      	adds	r3, #40	@ 0x28
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	440b      	add	r3, r1
 8003454:	1e59      	subs	r1, r3, #1
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	1a9b      	subs	r3, r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	4403      	add	r3, r0
 8003464:	3328      	adds	r3, #40	@ 0x28
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	fbb1 f3f3 	udiv	r3, r1, r3
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b00      	cmp	r3, #0
 8003472:	f000 8470 	beq.w	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003476:	78fa      	ldrb	r2, [r7, #3]
 8003478:	6879      	ldr	r1, [r7, #4]
 800347a:	4613      	mov	r3, r2
 800347c:	011b      	lsls	r3, r3, #4
 800347e:	1a9b      	subs	r3, r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	440b      	add	r3, r1
 8003484:	333c      	adds	r3, #60	@ 0x3c
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	78fa      	ldrb	r2, [r7, #3]
 800348a:	f083 0301 	eor.w	r3, r3, #1
 800348e:	b2d8      	uxtb	r0, r3
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	1a9b      	subs	r3, r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	333c      	adds	r3, #60	@ 0x3c
 800349e:	4602      	mov	r2, r0
 80034a0:	701a      	strb	r2, [r3, #0]
 80034a2:	f000 bc58 	b.w	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80034a6:	78fa      	ldrb	r2, [r7, #3]
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	011b      	lsls	r3, r3, #4
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	440b      	add	r3, r1
 80034b4:	333c      	adds	r3, #60	@ 0x3c
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	78fa      	ldrb	r2, [r7, #3]
 80034ba:	f083 0301 	eor.w	r3, r3, #1
 80034be:	b2d8      	uxtb	r0, r3
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	1a9b      	subs	r3, r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	440b      	add	r3, r1
 80034cc:	333c      	adds	r3, #60	@ 0x3c
 80034ce:	4602      	mov	r2, r0
 80034d0:	701a      	strb	r2, [r3, #0]
 80034d2:	f000 bc40 	b.w	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	78fa      	ldrb	r2, [r7, #3]
 80034dc:	4611      	mov	r1, r2
 80034de:	4618      	mov	r0, r3
 80034e0:	f003 ffd9 	bl	8007496 <USB_ReadChInterrupts>
 80034e4:	4603      	mov	r3, r0
 80034e6:	f003 0320 	and.w	r3, r3, #32
 80034ea:	2b20      	cmp	r3, #32
 80034ec:	d131      	bne.n	8003552 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80034ee:	78fb      	ldrb	r3, [r7, #3]
 80034f0:	015a      	lsls	r2, r3, #5
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	4413      	add	r3, r2
 80034f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034fa:	461a      	mov	r2, r3
 80034fc:	2320      	movs	r3, #32
 80034fe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003500:	78fa      	ldrb	r2, [r7, #3]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	331a      	adds	r3, #26
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	2b01      	cmp	r3, #1
 8003514:	f040 841f 	bne.w	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003518:	78fa      	ldrb	r2, [r7, #3]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	331b      	adds	r3, #27
 8003528:	2201      	movs	r2, #1
 800352a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800352c:	78fa      	ldrb	r2, [r7, #3]
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	1a9b      	subs	r3, r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	334d      	adds	r3, #77	@ 0x4d
 800353c:	2203      	movs	r2, #3
 800353e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	4611      	mov	r1, r2
 8003548:	4618      	mov	r0, r3
 800354a:	f004 fd4e 	bl	8007fea <USB_HC_Halt>
 800354e:	f000 bc02 	b.w	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	78fa      	ldrb	r2, [r7, #3]
 8003558:	4611      	mov	r1, r2
 800355a:	4618      	mov	r0, r3
 800355c:	f003 ff9b 	bl	8007496 <USB_ReadChInterrupts>
 8003560:	4603      	mov	r3, r0
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b02      	cmp	r3, #2
 8003568:	f040 8305 	bne.w	8003b76 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800356c:	78fb      	ldrb	r3, [r7, #3]
 800356e:	015a      	lsls	r2, r3, #5
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	4413      	add	r3, r2
 8003574:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003578:	461a      	mov	r2, r3
 800357a:	2302      	movs	r3, #2
 800357c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800357e:	78fa      	ldrb	r2, [r7, #3]
 8003580:	6879      	ldr	r1, [r7, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	1a9b      	subs	r3, r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	334d      	adds	r3, #77	@ 0x4d
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d114      	bne.n	80035be <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	011b      	lsls	r3, r3, #4
 800359c:	1a9b      	subs	r3, r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	440b      	add	r3, r1
 80035a2:	334d      	adds	r3, #77	@ 0x4d
 80035a4:	2202      	movs	r2, #2
 80035a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80035a8:	78fa      	ldrb	r2, [r7, #3]
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	4613      	mov	r3, r2
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	1a9b      	subs	r3, r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	334c      	adds	r3, #76	@ 0x4c
 80035b8:	2201      	movs	r2, #1
 80035ba:	701a      	strb	r2, [r3, #0]
 80035bc:	e2cc      	b.n	8003b58 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80035be:	78fa      	ldrb	r2, [r7, #3]
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	011b      	lsls	r3, r3, #4
 80035c6:	1a9b      	subs	r3, r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	440b      	add	r3, r1
 80035cc:	334d      	adds	r3, #77	@ 0x4d
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b06      	cmp	r3, #6
 80035d2:	d114      	bne.n	80035fe <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035d4:	78fa      	ldrb	r2, [r7, #3]
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	4613      	mov	r3, r2
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	1a9b      	subs	r3, r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	334d      	adds	r3, #77	@ 0x4d
 80035e4:	2202      	movs	r2, #2
 80035e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80035e8:	78fa      	ldrb	r2, [r7, #3]
 80035ea:	6879      	ldr	r1, [r7, #4]
 80035ec:	4613      	mov	r3, r2
 80035ee:	011b      	lsls	r3, r3, #4
 80035f0:	1a9b      	subs	r3, r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	440b      	add	r3, r1
 80035f6:	334c      	adds	r3, #76	@ 0x4c
 80035f8:	2205      	movs	r2, #5
 80035fa:	701a      	strb	r2, [r3, #0]
 80035fc:	e2ac      	b.n	8003b58 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80035fe:	78fa      	ldrb	r2, [r7, #3]
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	4613      	mov	r3, r2
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	1a9b      	subs	r3, r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	334d      	adds	r3, #77	@ 0x4d
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	2b07      	cmp	r3, #7
 8003612:	d00b      	beq.n	800362c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003614:	78fa      	ldrb	r2, [r7, #3]
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	1a9b      	subs	r3, r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	334d      	adds	r3, #77	@ 0x4d
 8003624:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003626:	2b09      	cmp	r3, #9
 8003628:	f040 80a6 	bne.w	8003778 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800362c:	78fa      	ldrb	r2, [r7, #3]
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	4613      	mov	r3, r2
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	1a9b      	subs	r3, r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	334d      	adds	r3, #77	@ 0x4d
 800363c:	2202      	movs	r2, #2
 800363e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003640:	78fa      	ldrb	r2, [r7, #3]
 8003642:	6879      	ldr	r1, [r7, #4]
 8003644:	4613      	mov	r3, r2
 8003646:	011b      	lsls	r3, r3, #4
 8003648:	1a9b      	subs	r3, r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	440b      	add	r3, r1
 800364e:	3344      	adds	r3, #68	@ 0x44
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	1c59      	adds	r1, r3, #1
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	4613      	mov	r3, r2
 8003658:	011b      	lsls	r3, r3, #4
 800365a:	1a9b      	subs	r3, r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4403      	add	r3, r0
 8003660:	3344      	adds	r3, #68	@ 0x44
 8003662:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003664:	78fa      	ldrb	r2, [r7, #3]
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	011b      	lsls	r3, r3, #4
 800366c:	1a9b      	subs	r3, r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	440b      	add	r3, r1
 8003672:	3344      	adds	r3, #68	@ 0x44
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d943      	bls.n	8003702 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800367a:	78fa      	ldrb	r2, [r7, #3]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	3344      	adds	r3, #68	@ 0x44
 800368a:	2200      	movs	r2, #0
 800368c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800368e:	78fa      	ldrb	r2, [r7, #3]
 8003690:	6879      	ldr	r1, [r7, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	011b      	lsls	r3, r3, #4
 8003696:	1a9b      	subs	r3, r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	331a      	adds	r3, #26
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d123      	bne.n	80036ec <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80036a4:	78fa      	ldrb	r2, [r7, #3]
 80036a6:	6879      	ldr	r1, [r7, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	1a9b      	subs	r3, r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	331b      	adds	r3, #27
 80036b4:	2200      	movs	r2, #0
 80036b6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80036b8:	78fa      	ldrb	r2, [r7, #3]
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	4613      	mov	r3, r2
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	1a9b      	subs	r3, r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	331c      	adds	r3, #28
 80036c8:	2200      	movs	r2, #0
 80036ca:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80036cc:	78fb      	ldrb	r3, [r7, #3]
 80036ce:	015a      	lsls	r2, r3, #5
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	4413      	add	r3, r2
 80036d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	78fa      	ldrb	r2, [r7, #3]
 80036dc:	0151      	lsls	r1, r2, #5
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	440a      	add	r2, r1
 80036e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ea:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80036ec:	78fa      	ldrb	r2, [r7, #3]
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	334c      	adds	r3, #76	@ 0x4c
 80036fc:	2204      	movs	r2, #4
 80036fe:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003700:	e229      	b.n	8003b56 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	1a9b      	subs	r3, r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	334c      	adds	r3, #76	@ 0x4c
 8003712:	2202      	movs	r2, #2
 8003714:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003716:	78fa      	ldrb	r2, [r7, #3]
 8003718:	6879      	ldr	r1, [r7, #4]
 800371a:	4613      	mov	r3, r2
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	1a9b      	subs	r3, r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	440b      	add	r3, r1
 8003724:	3326      	adds	r3, #38	@ 0x26
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00b      	beq.n	8003744 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800372c:	78fa      	ldrb	r2, [r7, #3]
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	4613      	mov	r3, r2
 8003732:	011b      	lsls	r3, r3, #4
 8003734:	1a9b      	subs	r3, r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	440b      	add	r3, r1
 800373a:	3326      	adds	r3, #38	@ 0x26
 800373c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800373e:	2b02      	cmp	r3, #2
 8003740:	f040 8209 	bne.w	8003b56 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003744:	78fb      	ldrb	r3, [r7, #3]
 8003746:	015a      	lsls	r2, r3, #5
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	4413      	add	r3, r2
 800374c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800375a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003762:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003764:	78fb      	ldrb	r3, [r7, #3]
 8003766:	015a      	lsls	r2, r3, #5
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	4413      	add	r3, r2
 800376c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003770:	461a      	mov	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003776:	e1ee      	b.n	8003b56 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003778:	78fa      	ldrb	r2, [r7, #3]
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	4613      	mov	r3, r2
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	1a9b      	subs	r3, r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	334d      	adds	r3, #77	@ 0x4d
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	2b05      	cmp	r3, #5
 800378c:	f040 80c8 	bne.w	8003920 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003790:	78fa      	ldrb	r2, [r7, #3]
 8003792:	6879      	ldr	r1, [r7, #4]
 8003794:	4613      	mov	r3, r2
 8003796:	011b      	lsls	r3, r3, #4
 8003798:	1a9b      	subs	r3, r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	440b      	add	r3, r1
 800379e:	334d      	adds	r3, #77	@ 0x4d
 80037a0:	2202      	movs	r2, #2
 80037a2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80037a4:	78fa      	ldrb	r2, [r7, #3]
 80037a6:	6879      	ldr	r1, [r7, #4]
 80037a8:	4613      	mov	r3, r2
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	1a9b      	subs	r3, r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	331b      	adds	r3, #27
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	f040 81ce 	bne.w	8003b58 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80037bc:	78fa      	ldrb	r2, [r7, #3]
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4613      	mov	r3, r2
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	1a9b      	subs	r3, r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	3326      	adds	r3, #38	@ 0x26
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	2b03      	cmp	r3, #3
 80037d0:	d16b      	bne.n	80038aa <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80037d2:	78fa      	ldrb	r2, [r7, #3]
 80037d4:	6879      	ldr	r1, [r7, #4]
 80037d6:	4613      	mov	r3, r2
 80037d8:	011b      	lsls	r3, r3, #4
 80037da:	1a9b      	subs	r3, r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	440b      	add	r3, r1
 80037e0:	3348      	adds	r3, #72	@ 0x48
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	1c59      	adds	r1, r3, #1
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	1a9b      	subs	r3, r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4403      	add	r3, r0
 80037f2:	3348      	adds	r3, #72	@ 0x48
 80037f4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80037f6:	78fa      	ldrb	r2, [r7, #3]
 80037f8:	6879      	ldr	r1, [r7, #4]
 80037fa:	4613      	mov	r3, r2
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	1a9b      	subs	r3, r3, r2
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	440b      	add	r3, r1
 8003804:	3348      	adds	r3, #72	@ 0x48
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b02      	cmp	r3, #2
 800380a:	d943      	bls.n	8003894 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800380c:	78fa      	ldrb	r2, [r7, #3]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	440b      	add	r3, r1
 800381a:	3348      	adds	r3, #72	@ 0x48
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003820:	78fa      	ldrb	r2, [r7, #3]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	011b      	lsls	r3, r3, #4
 8003828:	1a9b      	subs	r3, r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	331b      	adds	r3, #27
 8003830:	2200      	movs	r2, #0
 8003832:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	011b      	lsls	r3, r3, #4
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	3344      	adds	r3, #68	@ 0x44
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2b02      	cmp	r3, #2
 8003848:	d809      	bhi.n	800385e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800384a:	78fa      	ldrb	r2, [r7, #3]
 800384c:	6879      	ldr	r1, [r7, #4]
 800384e:	4613      	mov	r3, r2
 8003850:	011b      	lsls	r3, r3, #4
 8003852:	1a9b      	subs	r3, r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	440b      	add	r3, r1
 8003858:	331c      	adds	r3, #28
 800385a:	2201      	movs	r2, #1
 800385c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800385e:	78fb      	ldrb	r3, [r7, #3]
 8003860:	015a      	lsls	r2, r3, #5
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	4413      	add	r3, r2
 8003866:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	78fa      	ldrb	r2, [r7, #3]
 800386e:	0151      	lsls	r1, r2, #5
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	440a      	add	r2, r1
 8003874:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003878:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800387c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800387e:	78fa      	ldrb	r2, [r7, #3]
 8003880:	6879      	ldr	r1, [r7, #4]
 8003882:	4613      	mov	r3, r2
 8003884:	011b      	lsls	r3, r3, #4
 8003886:	1a9b      	subs	r3, r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	440b      	add	r3, r1
 800388c:	334c      	adds	r3, #76	@ 0x4c
 800388e:	2204      	movs	r2, #4
 8003890:	701a      	strb	r2, [r3, #0]
 8003892:	e014      	b.n	80038be <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003894:	78fa      	ldrb	r2, [r7, #3]
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	4613      	mov	r3, r2
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	1a9b      	subs	r3, r3, r2
 800389e:	009b      	lsls	r3, r3, #2
 80038a0:	440b      	add	r3, r1
 80038a2:	334c      	adds	r3, #76	@ 0x4c
 80038a4:	2202      	movs	r2, #2
 80038a6:	701a      	strb	r2, [r3, #0]
 80038a8:	e009      	b.n	80038be <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80038aa:	78fa      	ldrb	r2, [r7, #3]
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	4613      	mov	r3, r2
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	1a9b      	subs	r3, r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	440b      	add	r3, r1
 80038b8:	334c      	adds	r3, #76	@ 0x4c
 80038ba:	2202      	movs	r2, #2
 80038bc:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80038be:	78fa      	ldrb	r2, [r7, #3]
 80038c0:	6879      	ldr	r1, [r7, #4]
 80038c2:	4613      	mov	r3, r2
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	440b      	add	r3, r1
 80038cc:	3326      	adds	r3, #38	@ 0x26
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d00b      	beq.n	80038ec <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80038d4:	78fa      	ldrb	r2, [r7, #3]
 80038d6:	6879      	ldr	r1, [r7, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	1a9b      	subs	r3, r3, r2
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	3326      	adds	r3, #38	@ 0x26
 80038e4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	f040 8136 	bne.w	8003b58 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80038ec:	78fb      	ldrb	r3, [r7, #3]
 80038ee:	015a      	lsls	r2, r3, #5
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	4413      	add	r3, r2
 80038f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003902:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800390a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800390c:	78fb      	ldrb	r3, [r7, #3]
 800390e:	015a      	lsls	r2, r3, #5
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	4413      	add	r3, r2
 8003914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003918:	461a      	mov	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	e11b      	b.n	8003b58 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003920:	78fa      	ldrb	r2, [r7, #3]
 8003922:	6879      	ldr	r1, [r7, #4]
 8003924:	4613      	mov	r3, r2
 8003926:	011b      	lsls	r3, r3, #4
 8003928:	1a9b      	subs	r3, r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	440b      	add	r3, r1
 800392e:	334d      	adds	r3, #77	@ 0x4d
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	2b03      	cmp	r3, #3
 8003934:	f040 8081 	bne.w	8003a3a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003938:	78fa      	ldrb	r2, [r7, #3]
 800393a:	6879      	ldr	r1, [r7, #4]
 800393c:	4613      	mov	r3, r2
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	1a9b      	subs	r3, r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	440b      	add	r3, r1
 8003946:	334d      	adds	r3, #77	@ 0x4d
 8003948:	2202      	movs	r2, #2
 800394a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800394c:	78fa      	ldrb	r2, [r7, #3]
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	4613      	mov	r3, r2
 8003952:	011b      	lsls	r3, r3, #4
 8003954:	1a9b      	subs	r3, r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	440b      	add	r3, r1
 800395a:	331b      	adds	r3, #27
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	2b01      	cmp	r3, #1
 8003960:	f040 80fa 	bne.w	8003b58 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003964:	78fa      	ldrb	r2, [r7, #3]
 8003966:	6879      	ldr	r1, [r7, #4]
 8003968:	4613      	mov	r3, r2
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	1a9b      	subs	r3, r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	440b      	add	r3, r1
 8003972:	334c      	adds	r3, #76	@ 0x4c
 8003974:	2202      	movs	r2, #2
 8003976:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003978:	78fb      	ldrb	r3, [r7, #3]
 800397a:	015a      	lsls	r2, r3, #5
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	4413      	add	r3, r2
 8003980:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	0151      	lsls	r1, r2, #5
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	440a      	add	r2, r1
 800398e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003992:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003996:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003998:	78fb      	ldrb	r3, [r7, #3]
 800399a:	015a      	lsls	r2, r3, #5
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	4413      	add	r3, r2
 80039a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	78fa      	ldrb	r2, [r7, #3]
 80039a8:	0151      	lsls	r1, r2, #5
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	440a      	add	r2, r1
 80039ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80039b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039b6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80039b8:	78fb      	ldrb	r3, [r7, #3]
 80039ba:	015a      	lsls	r2, r3, #5
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	4413      	add	r3, r2
 80039c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	78fa      	ldrb	r2, [r7, #3]
 80039c8:	0151      	lsls	r1, r2, #5
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	440a      	add	r2, r1
 80039ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80039d2:	f023 0320 	bic.w	r3, r3, #32
 80039d6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80039d8:	78fa      	ldrb	r2, [r7, #3]
 80039da:	6879      	ldr	r1, [r7, #4]
 80039dc:	4613      	mov	r3, r2
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	1a9b      	subs	r3, r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	3326      	adds	r3, #38	@ 0x26
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00b      	beq.n	8003a06 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80039ee:	78fa      	ldrb	r2, [r7, #3]
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	011b      	lsls	r3, r3, #4
 80039f6:	1a9b      	subs	r3, r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	440b      	add	r3, r1
 80039fc:	3326      	adds	r3, #38	@ 0x26
 80039fe:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	f040 80a9 	bne.w	8003b58 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003a06:	78fb      	ldrb	r3, [r7, #3]
 8003a08:	015a      	lsls	r2, r3, #5
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003a1c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a24:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003a26:	78fb      	ldrb	r3, [r7, #3]
 8003a28:	015a      	lsls	r2, r3, #5
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a32:	461a      	mov	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6013      	str	r3, [r2, #0]
 8003a38:	e08e      	b.n	8003b58 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003a3a:	78fa      	ldrb	r2, [r7, #3]
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	011b      	lsls	r3, r3, #4
 8003a42:	1a9b      	subs	r3, r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	334d      	adds	r3, #77	@ 0x4d
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b04      	cmp	r3, #4
 8003a4e:	d143      	bne.n	8003ad8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a50:	78fa      	ldrb	r2, [r7, #3]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	011b      	lsls	r3, r3, #4
 8003a58:	1a9b      	subs	r3, r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	334d      	adds	r3, #77	@ 0x4d
 8003a60:	2202      	movs	r2, #2
 8003a62:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a64:	78fa      	ldrb	r2, [r7, #3]
 8003a66:	6879      	ldr	r1, [r7, #4]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	011b      	lsls	r3, r3, #4
 8003a6c:	1a9b      	subs	r3, r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	334c      	adds	r3, #76	@ 0x4c
 8003a74:	2202      	movs	r2, #2
 8003a76:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a78:	78fa      	ldrb	r2, [r7, #3]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	011b      	lsls	r3, r3, #4
 8003a80:	1a9b      	subs	r3, r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	3326      	adds	r3, #38	@ 0x26
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003a8e:	78fa      	ldrb	r2, [r7, #3]
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	4613      	mov	r3, r2
 8003a94:	011b      	lsls	r3, r3, #4
 8003a96:	1a9b      	subs	r3, r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	3326      	adds	r3, #38	@ 0x26
 8003a9e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d159      	bne.n	8003b58 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003aa4:	78fb      	ldrb	r3, [r7, #3]
 8003aa6:	015a      	lsls	r2, r3, #5
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4413      	add	r3, r2
 8003aac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003aba:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ac2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ac4:	78fb      	ldrb	r3, [r7, #3]
 8003ac6:	015a      	lsls	r2, r3, #5
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	4413      	add	r3, r2
 8003acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6013      	str	r3, [r2, #0]
 8003ad6:	e03f      	b.n	8003b58 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	334d      	adds	r3, #77	@ 0x4d
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	2b08      	cmp	r3, #8
 8003aec:	d126      	bne.n	8003b3c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003aee:	78fa      	ldrb	r2, [r7, #3]
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	334d      	adds	r3, #77	@ 0x4d
 8003afe:	2202      	movs	r2, #2
 8003b00:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003b02:	78fa      	ldrb	r2, [r7, #3]
 8003b04:	6879      	ldr	r1, [r7, #4]
 8003b06:	4613      	mov	r3, r2
 8003b08:	011b      	lsls	r3, r3, #4
 8003b0a:	1a9b      	subs	r3, r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	440b      	add	r3, r1
 8003b10:	3344      	adds	r3, #68	@ 0x44
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	1c59      	adds	r1, r3, #1
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	1a9b      	subs	r3, r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4403      	add	r3, r0
 8003b22:	3344      	adds	r3, #68	@ 0x44
 8003b24:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003b26:	78fa      	ldrb	r2, [r7, #3]
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	1a9b      	subs	r3, r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	334c      	adds	r3, #76	@ 0x4c
 8003b36:	2204      	movs	r2, #4
 8003b38:	701a      	strb	r2, [r3, #0]
 8003b3a:	e00d      	b.n	8003b58 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003b3c:	78fa      	ldrb	r2, [r7, #3]
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	4613      	mov	r3, r2
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	1a9b      	subs	r3, r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	334d      	adds	r3, #77	@ 0x4d
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	f000 8100 	beq.w	8003d54 <HCD_HC_IN_IRQHandler+0xcca>
 8003b54:	e000      	b.n	8003b58 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b56:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b58:	78fa      	ldrb	r2, [r7, #3]
 8003b5a:	6879      	ldr	r1, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	1a9b      	subs	r3, r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	334c      	adds	r3, #76	@ 0x4c
 8003b68:	781a      	ldrb	r2, [r3, #0]
 8003b6a:	78fb      	ldrb	r3, [r7, #3]
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f006 fd9a 	bl	800a6a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003b74:	e0ef      	b.n	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	78fa      	ldrb	r2, [r7, #3]
 8003b7c:	4611      	mov	r1, r2
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f003 fc89 	bl	8007496 <USB_ReadChInterrupts>
 8003b84:	4603      	mov	r3, r0
 8003b86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b8a:	2b40      	cmp	r3, #64	@ 0x40
 8003b8c:	d12f      	bne.n	8003bee <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003b8e:	78fb      	ldrb	r3, [r7, #3]
 8003b90:	015a      	lsls	r2, r3, #5
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4413      	add	r3, r2
 8003b96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	2340      	movs	r3, #64	@ 0x40
 8003b9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003ba0:	78fa      	ldrb	r2, [r7, #3]
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	011b      	lsls	r3, r3, #4
 8003ba8:	1a9b      	subs	r3, r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	334d      	adds	r3, #77	@ 0x4d
 8003bb0:	2205      	movs	r2, #5
 8003bb2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003bb4:	78fa      	ldrb	r2, [r7, #3]
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	1a9b      	subs	r3, r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	440b      	add	r3, r1
 8003bc2:	331a      	adds	r3, #26
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d109      	bne.n	8003bde <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003bca:	78fa      	ldrb	r2, [r7, #3]
 8003bcc:	6879      	ldr	r1, [r7, #4]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	011b      	lsls	r3, r3, #4
 8003bd2:	1a9b      	subs	r3, r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	440b      	add	r3, r1
 8003bd8:	3344      	adds	r3, #68	@ 0x44
 8003bda:	2200      	movs	r2, #0
 8003bdc:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	78fa      	ldrb	r2, [r7, #3]
 8003be4:	4611      	mov	r1, r2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f004 f9ff 	bl	8007fea <USB_HC_Halt>
 8003bec:	e0b3      	b.n	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	4611      	mov	r1, r2
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f003 fc4d 	bl	8007496 <USB_ReadChInterrupts>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f003 0310 	and.w	r3, r3, #16
 8003c02:	2b10      	cmp	r3, #16
 8003c04:	f040 80a7 	bne.w	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	3326      	adds	r3, #38	@ 0x26
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d11b      	bne.n	8003c56 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c1e:	78fa      	ldrb	r2, [r7, #3]
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	4613      	mov	r3, r2
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	440b      	add	r3, r1
 8003c2c:	3344      	adds	r3, #68	@ 0x44
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003c32:	78fa      	ldrb	r2, [r7, #3]
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	4613      	mov	r3, r2
 8003c38:	011b      	lsls	r3, r3, #4
 8003c3a:	1a9b      	subs	r3, r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	440b      	add	r3, r1
 8003c40:	334d      	adds	r3, #77	@ 0x4d
 8003c42:	2204      	movs	r2, #4
 8003c44:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	78fa      	ldrb	r2, [r7, #3]
 8003c4c:	4611      	mov	r1, r2
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f004 f9cb 	bl	8007fea <USB_HC_Halt>
 8003c54:	e03f      	b.n	8003cd6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c56:	78fa      	ldrb	r2, [r7, #3]
 8003c58:	6879      	ldr	r1, [r7, #4]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	1a9b      	subs	r3, r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	440b      	add	r3, r1
 8003c64:	3326      	adds	r3, #38	@ 0x26
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00a      	beq.n	8003c82 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c6c:	78fa      	ldrb	r2, [r7, #3]
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	1a9b      	subs	r3, r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	3326      	adds	r3, #38	@ 0x26
 8003c7c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d129      	bne.n	8003cd6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003c82:	78fa      	ldrb	r2, [r7, #3]
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	1a9b      	subs	r3, r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	3344      	adds	r3, #68	@ 0x44
 8003c92:	2200      	movs	r2, #0
 8003c94:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	799b      	ldrb	r3, [r3, #6]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <HCD_HC_IN_IRQHandler+0xc2a>
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	1a9b      	subs	r3, r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	440b      	add	r3, r1
 8003cac:	331b      	adds	r3, #27
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d110      	bne.n	8003cd6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003cb4:	78fa      	ldrb	r2, [r7, #3]
 8003cb6:	6879      	ldr	r1, [r7, #4]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	1a9b      	subs	r3, r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	440b      	add	r3, r1
 8003cc2:	334d      	adds	r3, #77	@ 0x4d
 8003cc4:	2204      	movs	r2, #4
 8003cc6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	78fa      	ldrb	r2, [r7, #3]
 8003cce:	4611      	mov	r1, r2
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f004 f98a 	bl	8007fea <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003cd6:	78fa      	ldrb	r2, [r7, #3]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	1a9b      	subs	r3, r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	331b      	adds	r3, #27
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d129      	bne.n	8003d40 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003cec:	78fa      	ldrb	r2, [r7, #3]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	331b      	adds	r3, #27
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003d00:	78fb      	ldrb	r3, [r7, #3]
 8003d02:	015a      	lsls	r2, r3, #5
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	4413      	add	r3, r2
 8003d08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	78fa      	ldrb	r2, [r7, #3]
 8003d10:	0151      	lsls	r1, r2, #5
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	440a      	add	r2, r1
 8003d16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d1e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003d20:	78fb      	ldrb	r3, [r7, #3]
 8003d22:	015a      	lsls	r2, r3, #5
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	4413      	add	r3, r2
 8003d28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	78fa      	ldrb	r2, [r7, #3]
 8003d30:	0151      	lsls	r1, r2, #5
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	440a      	add	r2, r1
 8003d36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d3a:	f043 0320 	orr.w	r3, r3, #32
 8003d3e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003d40:	78fb      	ldrb	r3, [r7, #3]
 8003d42:	015a      	lsls	r2, r3, #5
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	4413      	add	r3, r2
 8003d48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	2310      	movs	r3, #16
 8003d50:	6093      	str	r3, [r2, #8]
 8003d52:	e000      	b.n	8003d56 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003d54:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	460b      	mov	r3, r1
 8003d66:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	78fa      	ldrb	r2, [r7, #3]
 8003d78:	4611      	mov	r1, r2
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f003 fb8b 	bl	8007496 <USB_ReadChInterrupts>
 8003d80:	4603      	mov	r3, r0
 8003d82:	f003 0304 	and.w	r3, r3, #4
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d11b      	bne.n	8003dc2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003d8a:	78fb      	ldrb	r3, [r7, #3]
 8003d8c:	015a      	lsls	r2, r3, #5
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	4413      	add	r3, r2
 8003d92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d96:	461a      	mov	r2, r3
 8003d98:	2304      	movs	r3, #4
 8003d9a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003d9c:	78fa      	ldrb	r2, [r7, #3]
 8003d9e:	6879      	ldr	r1, [r7, #4]
 8003da0:	4613      	mov	r3, r2
 8003da2:	011b      	lsls	r3, r3, #4
 8003da4:	1a9b      	subs	r3, r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	440b      	add	r3, r1
 8003daa:	334d      	adds	r3, #77	@ 0x4d
 8003dac:	2207      	movs	r2, #7
 8003dae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	78fa      	ldrb	r2, [r7, #3]
 8003db6:	4611      	mov	r1, r2
 8003db8:	4618      	mov	r0, r3
 8003dba:	f004 f916 	bl	8007fea <USB_HC_Halt>
 8003dbe:	f000 bc89 	b.w	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	78fa      	ldrb	r2, [r7, #3]
 8003dc8:	4611      	mov	r1, r2
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f003 fb63 	bl	8007496 <USB_ReadChInterrupts>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b20      	cmp	r3, #32
 8003dd8:	f040 8082 	bne.w	8003ee0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003ddc:	78fb      	ldrb	r3, [r7, #3]
 8003dde:	015a      	lsls	r2, r3, #5
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	4413      	add	r3, r2
 8003de4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003de8:	461a      	mov	r2, r3
 8003dea:	2320      	movs	r3, #32
 8003dec:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003dee:	78fa      	ldrb	r2, [r7, #3]
 8003df0:	6879      	ldr	r1, [r7, #4]
 8003df2:	4613      	mov	r3, r2
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	440b      	add	r3, r1
 8003dfc:	3319      	adds	r3, #25
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d124      	bne.n	8003e4e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003e04:	78fa      	ldrb	r2, [r7, #3]
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	3319      	adds	r3, #25
 8003e14:	2200      	movs	r2, #0
 8003e16:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e18:	78fa      	ldrb	r2, [r7, #3]
 8003e1a:	6879      	ldr	r1, [r7, #4]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	1a9b      	subs	r3, r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	440b      	add	r3, r1
 8003e26:	334c      	adds	r3, #76	@ 0x4c
 8003e28:	2202      	movs	r2, #2
 8003e2a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003e2c:	78fa      	ldrb	r2, [r7, #3]
 8003e2e:	6879      	ldr	r1, [r7, #4]
 8003e30:	4613      	mov	r3, r2
 8003e32:	011b      	lsls	r3, r3, #4
 8003e34:	1a9b      	subs	r3, r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	440b      	add	r3, r1
 8003e3a:	334d      	adds	r3, #77	@ 0x4d
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	78fa      	ldrb	r2, [r7, #3]
 8003e46:	4611      	mov	r1, r2
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f004 f8ce 	bl	8007fea <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003e4e:	78fa      	ldrb	r2, [r7, #3]
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	4613      	mov	r3, r2
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	440b      	add	r3, r1
 8003e5c:	331a      	adds	r3, #26
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	f040 8437 	bne.w	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
 8003e66:	78fa      	ldrb	r2, [r7, #3]
 8003e68:	6879      	ldr	r1, [r7, #4]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	011b      	lsls	r3, r3, #4
 8003e6e:	1a9b      	subs	r3, r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	440b      	add	r3, r1
 8003e74:	331b      	adds	r3, #27
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f040 842b 	bne.w	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003e7e:	78fa      	ldrb	r2, [r7, #3]
 8003e80:	6879      	ldr	r1, [r7, #4]
 8003e82:	4613      	mov	r3, r2
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	3326      	adds	r3, #38	@ 0x26
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d009      	beq.n	8003ea8 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	331b      	adds	r3, #27
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	334d      	adds	r3, #77	@ 0x4d
 8003eb8:	2203      	movs	r2, #3
 8003eba:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	78fa      	ldrb	r2, [r7, #3]
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f004 f890 	bl	8007fea <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003eca:	78fa      	ldrb	r2, [r7, #3]
 8003ecc:	6879      	ldr	r1, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	011b      	lsls	r3, r3, #4
 8003ed2:	1a9b      	subs	r3, r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	3344      	adds	r3, #68	@ 0x44
 8003eda:	2200      	movs	r2, #0
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	e3f9      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	78fa      	ldrb	r2, [r7, #3]
 8003ee6:	4611      	mov	r1, r2
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f003 fad4 	bl	8007496 <USB_ReadChInterrupts>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ef8:	d111      	bne.n	8003f1e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003efa:	78fb      	ldrb	r3, [r7, #3]
 8003efc:	015a      	lsls	r2, r3, #5
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	4413      	add	r3, r2
 8003f02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f06:	461a      	mov	r2, r3
 8003f08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f0c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	78fa      	ldrb	r2, [r7, #3]
 8003f14:	4611      	mov	r1, r2
 8003f16:	4618      	mov	r0, r3
 8003f18:	f004 f867 	bl	8007fea <USB_HC_Halt>
 8003f1c:	e3da      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	78fa      	ldrb	r2, [r7, #3]
 8003f24:	4611      	mov	r1, r2
 8003f26:	4618      	mov	r0, r3
 8003f28:	f003 fab5 	bl	8007496 <USB_ReadChInterrupts>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d168      	bne.n	8004008 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003f36:	78fa      	ldrb	r2, [r7, #3]
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	011b      	lsls	r3, r3, #4
 8003f3e:	1a9b      	subs	r3, r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	440b      	add	r3, r1
 8003f44:	3344      	adds	r3, #68	@ 0x44
 8003f46:	2200      	movs	r2, #0
 8003f48:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	78fa      	ldrb	r2, [r7, #3]
 8003f50:	4611      	mov	r1, r2
 8003f52:	4618      	mov	r0, r3
 8003f54:	f003 fa9f 	bl	8007496 <USB_ReadChInterrupts>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5e:	2b40      	cmp	r3, #64	@ 0x40
 8003f60:	d112      	bne.n	8003f88 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003f62:	78fa      	ldrb	r2, [r7, #3]
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	4613      	mov	r3, r2
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	1a9b      	subs	r3, r3, r2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	440b      	add	r3, r1
 8003f70:	3319      	adds	r3, #25
 8003f72:	2201      	movs	r2, #1
 8003f74:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003f76:	78fb      	ldrb	r3, [r7, #3]
 8003f78:	015a      	lsls	r2, r3, #5
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f82:	461a      	mov	r2, r3
 8003f84:	2340      	movs	r3, #64	@ 0x40
 8003f86:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003f88:	78fa      	ldrb	r2, [r7, #3]
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	1a9b      	subs	r3, r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	331b      	adds	r3, #27
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d019      	beq.n	8003fd2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003f9e:	78fa      	ldrb	r2, [r7, #3]
 8003fa0:	6879      	ldr	r1, [r7, #4]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	1a9b      	subs	r3, r3, r2
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	440b      	add	r3, r1
 8003fac:	331b      	adds	r3, #27
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003fb2:	78fb      	ldrb	r3, [r7, #3]
 8003fb4:	015a      	lsls	r2, r3, #5
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	4413      	add	r3, r2
 8003fba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	78fa      	ldrb	r2, [r7, #3]
 8003fc2:	0151      	lsls	r1, r2, #5
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	440a      	add	r2, r1
 8003fc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fd0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003fd2:	78fb      	ldrb	r3, [r7, #3]
 8003fd4:	015a      	lsls	r2, r3, #5
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	4413      	add	r3, r2
 8003fda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fde:	461a      	mov	r2, r3
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003fe4:	78fa      	ldrb	r2, [r7, #3]
 8003fe6:	6879      	ldr	r1, [r7, #4]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	011b      	lsls	r3, r3, #4
 8003fec:	1a9b      	subs	r3, r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	440b      	add	r3, r1
 8003ff2:	334d      	adds	r3, #77	@ 0x4d
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	78fa      	ldrb	r2, [r7, #3]
 8003ffe:	4611      	mov	r1, r2
 8004000:	4618      	mov	r0, r3
 8004002:	f003 fff2 	bl	8007fea <USB_HC_Halt>
 8004006:	e365      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	78fa      	ldrb	r2, [r7, #3]
 800400e:	4611      	mov	r1, r2
 8004010:	4618      	mov	r0, r3
 8004012:	f003 fa40 	bl	8007496 <USB_ReadChInterrupts>
 8004016:	4603      	mov	r3, r0
 8004018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800401c:	2b40      	cmp	r3, #64	@ 0x40
 800401e:	d139      	bne.n	8004094 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004020:	78fa      	ldrb	r2, [r7, #3]
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	4613      	mov	r3, r2
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	1a9b      	subs	r3, r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	440b      	add	r3, r1
 800402e:	334d      	adds	r3, #77	@ 0x4d
 8004030:	2205      	movs	r2, #5
 8004032:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004034:	78fa      	ldrb	r2, [r7, #3]
 8004036:	6879      	ldr	r1, [r7, #4]
 8004038:	4613      	mov	r3, r2
 800403a:	011b      	lsls	r3, r3, #4
 800403c:	1a9b      	subs	r3, r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	440b      	add	r3, r1
 8004042:	331a      	adds	r3, #26
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4613      	mov	r3, r2
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	1a9b      	subs	r3, r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	3319      	adds	r3, #25
 800405a:	2201      	movs	r2, #1
 800405c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800405e:	78fa      	ldrb	r2, [r7, #3]
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	3344      	adds	r3, #68	@ 0x44
 800406e:	2200      	movs	r2, #0
 8004070:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	78fa      	ldrb	r2, [r7, #3]
 8004078:	4611      	mov	r1, r2
 800407a:	4618      	mov	r0, r3
 800407c:	f003 ffb5 	bl	8007fea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004080:	78fb      	ldrb	r3, [r7, #3]
 8004082:	015a      	lsls	r2, r3, #5
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	4413      	add	r3, r2
 8004088:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800408c:	461a      	mov	r2, r3
 800408e:	2340      	movs	r3, #64	@ 0x40
 8004090:	6093      	str	r3, [r2, #8]
 8004092:	e31f      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	78fa      	ldrb	r2, [r7, #3]
 800409a:	4611      	mov	r1, r2
 800409c:	4618      	mov	r0, r3
 800409e:	f003 f9fa 	bl	8007496 <USB_ReadChInterrupts>
 80040a2:	4603      	mov	r3, r0
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	d11a      	bne.n	80040e2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	015a      	lsls	r2, r3, #5
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	4413      	add	r3, r2
 80040b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040b8:	461a      	mov	r2, r3
 80040ba:	2308      	movs	r3, #8
 80040bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80040be:	78fa      	ldrb	r2, [r7, #3]
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	4613      	mov	r3, r2
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	440b      	add	r3, r1
 80040cc:	334d      	adds	r3, #77	@ 0x4d
 80040ce:	2206      	movs	r2, #6
 80040d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	78fa      	ldrb	r2, [r7, #3]
 80040d8:	4611      	mov	r1, r2
 80040da:	4618      	mov	r0, r3
 80040dc:	f003 ff85 	bl	8007fea <USB_HC_Halt>
 80040e0:	e2f8      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	78fa      	ldrb	r2, [r7, #3]
 80040e8:	4611      	mov	r1, r2
 80040ea:	4618      	mov	r0, r3
 80040ec:	f003 f9d3 	bl	8007496 <USB_ReadChInterrupts>
 80040f0:	4603      	mov	r3, r0
 80040f2:	f003 0310 	and.w	r3, r3, #16
 80040f6:	2b10      	cmp	r3, #16
 80040f8:	d144      	bne.n	8004184 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80040fa:	78fa      	ldrb	r2, [r7, #3]
 80040fc:	6879      	ldr	r1, [r7, #4]
 80040fe:	4613      	mov	r3, r2
 8004100:	011b      	lsls	r3, r3, #4
 8004102:	1a9b      	subs	r3, r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	440b      	add	r3, r1
 8004108:	3344      	adds	r3, #68	@ 0x44
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800410e:	78fa      	ldrb	r2, [r7, #3]
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	334d      	adds	r3, #77	@ 0x4d
 800411e:	2204      	movs	r2, #4
 8004120:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004122:	78fa      	ldrb	r2, [r7, #3]
 8004124:	6879      	ldr	r1, [r7, #4]
 8004126:	4613      	mov	r3, r2
 8004128:	011b      	lsls	r3, r3, #4
 800412a:	1a9b      	subs	r3, r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	440b      	add	r3, r1
 8004130:	3319      	adds	r3, #25
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d114      	bne.n	8004162 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004138:	78fa      	ldrb	r2, [r7, #3]
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	4613      	mov	r3, r2
 800413e:	011b      	lsls	r3, r3, #4
 8004140:	1a9b      	subs	r3, r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	3318      	adds	r3, #24
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d109      	bne.n	8004162 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800414e:	78fa      	ldrb	r2, [r7, #3]
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	4613      	mov	r3, r2
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	1a9b      	subs	r3, r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	440b      	add	r3, r1
 800415c:	3319      	adds	r3, #25
 800415e:	2201      	movs	r2, #1
 8004160:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	78fa      	ldrb	r2, [r7, #3]
 8004168:	4611      	mov	r1, r2
 800416a:	4618      	mov	r0, r3
 800416c:	f003 ff3d 	bl	8007fea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004170:	78fb      	ldrb	r3, [r7, #3]
 8004172:	015a      	lsls	r2, r3, #5
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	4413      	add	r3, r2
 8004178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800417c:	461a      	mov	r2, r3
 800417e:	2310      	movs	r3, #16
 8004180:	6093      	str	r3, [r2, #8]
 8004182:	e2a7      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	78fa      	ldrb	r2, [r7, #3]
 800418a:	4611      	mov	r1, r2
 800418c:	4618      	mov	r0, r3
 800418e:	f003 f982 	bl	8007496 <USB_ReadChInterrupts>
 8004192:	4603      	mov	r3, r0
 8004194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004198:	2b80      	cmp	r3, #128	@ 0x80
 800419a:	f040 8083 	bne.w	80042a4 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	799b      	ldrb	r3, [r3, #6]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d111      	bne.n	80041ca <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80041a6:	78fa      	ldrb	r2, [r7, #3]
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	4613      	mov	r3, r2
 80041ac:	011b      	lsls	r3, r3, #4
 80041ae:	1a9b      	subs	r3, r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	440b      	add	r3, r1
 80041b4:	334d      	adds	r3, #77	@ 0x4d
 80041b6:	2207      	movs	r2, #7
 80041b8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	4611      	mov	r1, r2
 80041c2:	4618      	mov	r0, r3
 80041c4:	f003 ff11 	bl	8007fea <USB_HC_Halt>
 80041c8:	e062      	b.n	8004290 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80041ca:	78fa      	ldrb	r2, [r7, #3]
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	4613      	mov	r3, r2
 80041d0:	011b      	lsls	r3, r3, #4
 80041d2:	1a9b      	subs	r3, r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	3344      	adds	r3, #68	@ 0x44
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	1c59      	adds	r1, r3, #1
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	4613      	mov	r3, r2
 80041e2:	011b      	lsls	r3, r3, #4
 80041e4:	1a9b      	subs	r3, r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4403      	add	r3, r0
 80041ea:	3344      	adds	r3, #68	@ 0x44
 80041ec:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80041ee:	78fa      	ldrb	r2, [r7, #3]
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	4613      	mov	r3, r2
 80041f4:	011b      	lsls	r3, r3, #4
 80041f6:	1a9b      	subs	r3, r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	440b      	add	r3, r1
 80041fc:	3344      	adds	r3, #68	@ 0x44
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2b02      	cmp	r3, #2
 8004202:	d922      	bls.n	800424a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004204:	78fa      	ldrb	r2, [r7, #3]
 8004206:	6879      	ldr	r1, [r7, #4]
 8004208:	4613      	mov	r3, r2
 800420a:	011b      	lsls	r3, r3, #4
 800420c:	1a9b      	subs	r3, r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	440b      	add	r3, r1
 8004212:	3344      	adds	r3, #68	@ 0x44
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004218:	78fa      	ldrb	r2, [r7, #3]
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	4613      	mov	r3, r2
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	1a9b      	subs	r3, r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	440b      	add	r3, r1
 8004226:	334c      	adds	r3, #76	@ 0x4c
 8004228:	2204      	movs	r2, #4
 800422a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800422c:	78fa      	ldrb	r2, [r7, #3]
 800422e:	6879      	ldr	r1, [r7, #4]
 8004230:	4613      	mov	r3, r2
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	1a9b      	subs	r3, r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	440b      	add	r3, r1
 800423a:	334c      	adds	r3, #76	@ 0x4c
 800423c:	781a      	ldrb	r2, [r3, #0]
 800423e:	78fb      	ldrb	r3, [r7, #3]
 8004240:	4619      	mov	r1, r3
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f006 fa30 	bl	800a6a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004248:	e022      	b.n	8004290 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800424a:	78fa      	ldrb	r2, [r7, #3]
 800424c:	6879      	ldr	r1, [r7, #4]
 800424e:	4613      	mov	r3, r2
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	1a9b      	subs	r3, r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	440b      	add	r3, r1
 8004258:	334c      	adds	r3, #76	@ 0x4c
 800425a:	2202      	movs	r2, #2
 800425c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800425e:	78fb      	ldrb	r3, [r7, #3]
 8004260:	015a      	lsls	r2, r3, #5
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	4413      	add	r3, r2
 8004266:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004274:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800427c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800427e:	78fb      	ldrb	r3, [r7, #3]
 8004280:	015a      	lsls	r2, r3, #5
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	4413      	add	r3, r2
 8004286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800428a:	461a      	mov	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	015a      	lsls	r2, r3, #5
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	4413      	add	r3, r2
 8004298:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800429c:	461a      	mov	r2, r3
 800429e:	2380      	movs	r3, #128	@ 0x80
 80042a0:	6093      	str	r3, [r2, #8]
 80042a2:	e217      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	78fa      	ldrb	r2, [r7, #3]
 80042aa:	4611      	mov	r1, r2
 80042ac:	4618      	mov	r0, r3
 80042ae:	f003 f8f2 	bl	8007496 <USB_ReadChInterrupts>
 80042b2:	4603      	mov	r3, r0
 80042b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042bc:	d11b      	bne.n	80042f6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80042be:	78fa      	ldrb	r2, [r7, #3]
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	4613      	mov	r3, r2
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	1a9b      	subs	r3, r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	334d      	adds	r3, #77	@ 0x4d
 80042ce:	2209      	movs	r2, #9
 80042d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	78fa      	ldrb	r2, [r7, #3]
 80042d8:	4611      	mov	r1, r2
 80042da:	4618      	mov	r0, r3
 80042dc:	f003 fe85 	bl	8007fea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80042e0:	78fb      	ldrb	r3, [r7, #3]
 80042e2:	015a      	lsls	r2, r3, #5
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	4413      	add	r3, r2
 80042e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042ec:	461a      	mov	r2, r3
 80042ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042f2:	6093      	str	r3, [r2, #8]
 80042f4:	e1ee      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	78fa      	ldrb	r2, [r7, #3]
 80042fc:	4611      	mov	r1, r2
 80042fe:	4618      	mov	r0, r3
 8004300:	f003 f8c9 	bl	8007496 <USB_ReadChInterrupts>
 8004304:	4603      	mov	r3, r0
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b02      	cmp	r3, #2
 800430c:	f040 81df 	bne.w	80046ce <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004310:	78fb      	ldrb	r3, [r7, #3]
 8004312:	015a      	lsls	r2, r3, #5
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	4413      	add	r3, r2
 8004318:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800431c:	461a      	mov	r2, r3
 800431e:	2302      	movs	r3, #2
 8004320:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	011b      	lsls	r3, r3, #4
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	334d      	adds	r3, #77	@ 0x4d
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	2b01      	cmp	r3, #1
 8004336:	f040 8093 	bne.w	8004460 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800433a:	78fa      	ldrb	r2, [r7, #3]
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	4613      	mov	r3, r2
 8004340:	011b      	lsls	r3, r3, #4
 8004342:	1a9b      	subs	r3, r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	334d      	adds	r3, #77	@ 0x4d
 800434a:	2202      	movs	r2, #2
 800434c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800434e:	78fa      	ldrb	r2, [r7, #3]
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	4613      	mov	r3, r2
 8004354:	011b      	lsls	r3, r3, #4
 8004356:	1a9b      	subs	r3, r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	440b      	add	r3, r1
 800435c:	334c      	adds	r3, #76	@ 0x4c
 800435e:	2201      	movs	r2, #1
 8004360:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004362:	78fa      	ldrb	r2, [r7, #3]
 8004364:	6879      	ldr	r1, [r7, #4]
 8004366:	4613      	mov	r3, r2
 8004368:	011b      	lsls	r3, r3, #4
 800436a:	1a9b      	subs	r3, r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	3326      	adds	r3, #38	@ 0x26
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	2b02      	cmp	r3, #2
 8004376:	d00b      	beq.n	8004390 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004378:	78fa      	ldrb	r2, [r7, #3]
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	4613      	mov	r3, r2
 800437e:	011b      	lsls	r3, r3, #4
 8004380:	1a9b      	subs	r3, r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	440b      	add	r3, r1
 8004386:	3326      	adds	r3, #38	@ 0x26
 8004388:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800438a:	2b03      	cmp	r3, #3
 800438c:	f040 8190 	bne.w	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	799b      	ldrb	r3, [r3, #6]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d115      	bne.n	80043c4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004398:	78fa      	ldrb	r2, [r7, #3]
 800439a:	6879      	ldr	r1, [r7, #4]
 800439c:	4613      	mov	r3, r2
 800439e:	011b      	lsls	r3, r3, #4
 80043a0:	1a9b      	subs	r3, r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	440b      	add	r3, r1
 80043a6:	333d      	adds	r3, #61	@ 0x3d
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	78fa      	ldrb	r2, [r7, #3]
 80043ac:	f083 0301 	eor.w	r3, r3, #1
 80043b0:	b2d8      	uxtb	r0, r3
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	333d      	adds	r3, #61	@ 0x3d
 80043c0:	4602      	mov	r2, r0
 80043c2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	799b      	ldrb	r3, [r3, #6]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	f040 8171 	bne.w	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
 80043ce:	78fa      	ldrb	r2, [r7, #3]
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	1a9b      	subs	r3, r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	440b      	add	r3, r1
 80043dc:	3334      	adds	r3, #52	@ 0x34
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	f000 8165 	beq.w	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80043e6:	78fa      	ldrb	r2, [r7, #3]
 80043e8:	6879      	ldr	r1, [r7, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	011b      	lsls	r3, r3, #4
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	440b      	add	r3, r1
 80043f4:	3334      	adds	r3, #52	@ 0x34
 80043f6:	6819      	ldr	r1, [r3, #0]
 80043f8:	78fa      	ldrb	r2, [r7, #3]
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	4613      	mov	r3, r2
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4403      	add	r3, r0
 8004406:	3328      	adds	r3, #40	@ 0x28
 8004408:	881b      	ldrh	r3, [r3, #0]
 800440a:	440b      	add	r3, r1
 800440c:	1e59      	subs	r1, r3, #1
 800440e:	78fa      	ldrb	r2, [r7, #3]
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	4613      	mov	r3, r2
 8004414:	011b      	lsls	r3, r3, #4
 8004416:	1a9b      	subs	r3, r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	4403      	add	r3, r0
 800441c:	3328      	adds	r3, #40	@ 0x28
 800441e:	881b      	ldrh	r3, [r3, #0]
 8004420:	fbb1 f3f3 	udiv	r3, r1, r3
 8004424:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	f003 0301 	and.w	r3, r3, #1
 800442c:	2b00      	cmp	r3, #0
 800442e:	f000 813f 	beq.w	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004432:	78fa      	ldrb	r2, [r7, #3]
 8004434:	6879      	ldr	r1, [r7, #4]
 8004436:	4613      	mov	r3, r2
 8004438:	011b      	lsls	r3, r3, #4
 800443a:	1a9b      	subs	r3, r3, r2
 800443c:	009b      	lsls	r3, r3, #2
 800443e:	440b      	add	r3, r1
 8004440:	333d      	adds	r3, #61	@ 0x3d
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	78fa      	ldrb	r2, [r7, #3]
 8004446:	f083 0301 	eor.w	r3, r3, #1
 800444a:	b2d8      	uxtb	r0, r3
 800444c:	6879      	ldr	r1, [r7, #4]
 800444e:	4613      	mov	r3, r2
 8004450:	011b      	lsls	r3, r3, #4
 8004452:	1a9b      	subs	r3, r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	440b      	add	r3, r1
 8004458:	333d      	adds	r3, #61	@ 0x3d
 800445a:	4602      	mov	r2, r0
 800445c:	701a      	strb	r2, [r3, #0]
 800445e:	e127      	b.n	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004460:	78fa      	ldrb	r2, [r7, #3]
 8004462:	6879      	ldr	r1, [r7, #4]
 8004464:	4613      	mov	r3, r2
 8004466:	011b      	lsls	r3, r3, #4
 8004468:	1a9b      	subs	r3, r3, r2
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	440b      	add	r3, r1
 800446e:	334d      	adds	r3, #77	@ 0x4d
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b03      	cmp	r3, #3
 8004474:	d120      	bne.n	80044b8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004476:	78fa      	ldrb	r2, [r7, #3]
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	011b      	lsls	r3, r3, #4
 800447e:	1a9b      	subs	r3, r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	334d      	adds	r3, #77	@ 0x4d
 8004486:	2202      	movs	r2, #2
 8004488:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800448a:	78fa      	ldrb	r2, [r7, #3]
 800448c:	6879      	ldr	r1, [r7, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	011b      	lsls	r3, r3, #4
 8004492:	1a9b      	subs	r3, r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	331b      	adds	r3, #27
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	2b01      	cmp	r3, #1
 800449e:	f040 8107 	bne.w	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80044a2:	78fa      	ldrb	r2, [r7, #3]
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	4613      	mov	r3, r2
 80044a8:	011b      	lsls	r3, r3, #4
 80044aa:	1a9b      	subs	r3, r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	440b      	add	r3, r1
 80044b0:	334c      	adds	r3, #76	@ 0x4c
 80044b2:	2202      	movs	r2, #2
 80044b4:	701a      	strb	r2, [r3, #0]
 80044b6:	e0fb      	b.n	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80044b8:	78fa      	ldrb	r2, [r7, #3]
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	011b      	lsls	r3, r3, #4
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	440b      	add	r3, r1
 80044c6:	334d      	adds	r3, #77	@ 0x4d
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d13a      	bne.n	8004544 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80044ce:	78fa      	ldrb	r2, [r7, #3]
 80044d0:	6879      	ldr	r1, [r7, #4]
 80044d2:	4613      	mov	r3, r2
 80044d4:	011b      	lsls	r3, r3, #4
 80044d6:	1a9b      	subs	r3, r3, r2
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	440b      	add	r3, r1
 80044dc:	334d      	adds	r3, #77	@ 0x4d
 80044de:	2202      	movs	r2, #2
 80044e0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80044e2:	78fa      	ldrb	r2, [r7, #3]
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	1a9b      	subs	r3, r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	440b      	add	r3, r1
 80044f0:	334c      	adds	r3, #76	@ 0x4c
 80044f2:	2202      	movs	r2, #2
 80044f4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	331b      	adds	r3, #27
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2b01      	cmp	r3, #1
 800450a:	f040 80d1 	bne.w	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	4613      	mov	r3, r2
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	1a9b      	subs	r3, r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	440b      	add	r3, r1
 800451c:	331b      	adds	r3, #27
 800451e:	2200      	movs	r2, #0
 8004520:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004522:	78fb      	ldrb	r3, [r7, #3]
 8004524:	015a      	lsls	r2, r3, #5
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	4413      	add	r3, r2
 800452a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	78fa      	ldrb	r2, [r7, #3]
 8004532:	0151      	lsls	r1, r2, #5
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	440a      	add	r2, r1
 8004538:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800453c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004540:	6053      	str	r3, [r2, #4]
 8004542:	e0b5      	b.n	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004544:	78fa      	ldrb	r2, [r7, #3]
 8004546:	6879      	ldr	r1, [r7, #4]
 8004548:	4613      	mov	r3, r2
 800454a:	011b      	lsls	r3, r3, #4
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	334d      	adds	r3, #77	@ 0x4d
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	2b05      	cmp	r3, #5
 8004558:	d114      	bne.n	8004584 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800455a:	78fa      	ldrb	r2, [r7, #3]
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	4613      	mov	r3, r2
 8004560:	011b      	lsls	r3, r3, #4
 8004562:	1a9b      	subs	r3, r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	440b      	add	r3, r1
 8004568:	334d      	adds	r3, #77	@ 0x4d
 800456a:	2202      	movs	r2, #2
 800456c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800456e:	78fa      	ldrb	r2, [r7, #3]
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	011b      	lsls	r3, r3, #4
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	334c      	adds	r3, #76	@ 0x4c
 800457e:	2202      	movs	r2, #2
 8004580:	701a      	strb	r2, [r3, #0]
 8004582:	e095      	b.n	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004584:	78fa      	ldrb	r2, [r7, #3]
 8004586:	6879      	ldr	r1, [r7, #4]
 8004588:	4613      	mov	r3, r2
 800458a:	011b      	lsls	r3, r3, #4
 800458c:	1a9b      	subs	r3, r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	440b      	add	r3, r1
 8004592:	334d      	adds	r3, #77	@ 0x4d
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	2b06      	cmp	r3, #6
 8004598:	d114      	bne.n	80045c4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800459a:	78fa      	ldrb	r2, [r7, #3]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	011b      	lsls	r3, r3, #4
 80045a2:	1a9b      	subs	r3, r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	334d      	adds	r3, #77	@ 0x4d
 80045aa:	2202      	movs	r2, #2
 80045ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80045ae:	78fa      	ldrb	r2, [r7, #3]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	4613      	mov	r3, r2
 80045b4:	011b      	lsls	r3, r3, #4
 80045b6:	1a9b      	subs	r3, r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	440b      	add	r3, r1
 80045bc:	334c      	adds	r3, #76	@ 0x4c
 80045be:	2205      	movs	r2, #5
 80045c0:	701a      	strb	r2, [r3, #0]
 80045c2:	e075      	b.n	80046b0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80045c4:	78fa      	ldrb	r2, [r7, #3]
 80045c6:	6879      	ldr	r1, [r7, #4]
 80045c8:	4613      	mov	r3, r2
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	1a9b      	subs	r3, r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	440b      	add	r3, r1
 80045d2:	334d      	adds	r3, #77	@ 0x4d
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	2b07      	cmp	r3, #7
 80045d8:	d00a      	beq.n	80045f0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80045da:	78fa      	ldrb	r2, [r7, #3]
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	4613      	mov	r3, r2
 80045e0:	011b      	lsls	r3, r3, #4
 80045e2:	1a9b      	subs	r3, r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	334d      	adds	r3, #77	@ 0x4d
 80045ea:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80045ec:	2b09      	cmp	r3, #9
 80045ee:	d170      	bne.n	80046d2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045f0:	78fa      	ldrb	r2, [r7, #3]
 80045f2:	6879      	ldr	r1, [r7, #4]
 80045f4:	4613      	mov	r3, r2
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	1a9b      	subs	r3, r3, r2
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	440b      	add	r3, r1
 80045fe:	334d      	adds	r3, #77	@ 0x4d
 8004600:	2202      	movs	r2, #2
 8004602:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004604:	78fa      	ldrb	r2, [r7, #3]
 8004606:	6879      	ldr	r1, [r7, #4]
 8004608:	4613      	mov	r3, r2
 800460a:	011b      	lsls	r3, r3, #4
 800460c:	1a9b      	subs	r3, r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	440b      	add	r3, r1
 8004612:	3344      	adds	r3, #68	@ 0x44
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	1c59      	adds	r1, r3, #1
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	4613      	mov	r3, r2
 800461c:	011b      	lsls	r3, r3, #4
 800461e:	1a9b      	subs	r3, r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4403      	add	r3, r0
 8004624:	3344      	adds	r3, #68	@ 0x44
 8004626:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004628:	78fa      	ldrb	r2, [r7, #3]
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	4613      	mov	r3, r2
 800462e:	011b      	lsls	r3, r3, #4
 8004630:	1a9b      	subs	r3, r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	3344      	adds	r3, #68	@ 0x44
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d914      	bls.n	8004668 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800463e:	78fa      	ldrb	r2, [r7, #3]
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	1a9b      	subs	r3, r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	3344      	adds	r3, #68	@ 0x44
 800464e:	2200      	movs	r2, #0
 8004650:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004652:	78fa      	ldrb	r2, [r7, #3]
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	4613      	mov	r3, r2
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	1a9b      	subs	r3, r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	440b      	add	r3, r1
 8004660:	334c      	adds	r3, #76	@ 0x4c
 8004662:	2204      	movs	r2, #4
 8004664:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004666:	e022      	b.n	80046ae <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004668:	78fa      	ldrb	r2, [r7, #3]
 800466a:	6879      	ldr	r1, [r7, #4]
 800466c:	4613      	mov	r3, r2
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	1a9b      	subs	r3, r3, r2
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	440b      	add	r3, r1
 8004676:	334c      	adds	r3, #76	@ 0x4c
 8004678:	2202      	movs	r2, #2
 800467a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800467c:	78fb      	ldrb	r3, [r7, #3]
 800467e:	015a      	lsls	r2, r3, #5
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	4413      	add	r3, r2
 8004684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004692:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800469a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800469c:	78fb      	ldrb	r3, [r7, #3]
 800469e:	015a      	lsls	r2, r3, #5
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	4413      	add	r3, r2
 80046a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046a8:	461a      	mov	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046ae:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80046b0:	78fa      	ldrb	r2, [r7, #3]
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	4613      	mov	r3, r2
 80046b6:	011b      	lsls	r3, r3, #4
 80046b8:	1a9b      	subs	r3, r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	334c      	adds	r3, #76	@ 0x4c
 80046c0:	781a      	ldrb	r2, [r3, #0]
 80046c2:	78fb      	ldrb	r3, [r7, #3]
 80046c4:	4619      	mov	r1, r3
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f005 ffee 	bl	800a6a8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80046cc:	e002      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80046ce:	bf00      	nop
 80046d0:	e000      	b.n	80046d4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80046d2:	bf00      	nop
  }
}
 80046d4:	3718      	adds	r7, #24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b08a      	sub	sp, #40	@ 0x28
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ea:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6a1b      	ldr	r3, [r3, #32]
 80046f2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	f003 030f 	and.w	r3, r3, #15
 80046fa:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	0c5b      	lsrs	r3, r3, #17
 8004700:	f003 030f 	and.w	r3, r3, #15
 8004704:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	091b      	lsrs	r3, r3, #4
 800470a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800470e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	2b02      	cmp	r3, #2
 8004714:	d004      	beq.n	8004720 <HCD_RXQLVL_IRQHandler+0x46>
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	2b05      	cmp	r3, #5
 800471a:	f000 80b6 	beq.w	800488a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800471e:	e0b7      	b.n	8004890 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	2b00      	cmp	r3, #0
 8004724:	f000 80b3 	beq.w	800488e <HCD_RXQLVL_IRQHandler+0x1b4>
 8004728:	6879      	ldr	r1, [r7, #4]
 800472a:	69ba      	ldr	r2, [r7, #24]
 800472c:	4613      	mov	r3, r2
 800472e:	011b      	lsls	r3, r3, #4
 8004730:	1a9b      	subs	r3, r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	440b      	add	r3, r1
 8004736:	332c      	adds	r3, #44	@ 0x2c
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	f000 80a7 	beq.w	800488e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004740:	6879      	ldr	r1, [r7, #4]
 8004742:	69ba      	ldr	r2, [r7, #24]
 8004744:	4613      	mov	r3, r2
 8004746:	011b      	lsls	r3, r3, #4
 8004748:	1a9b      	subs	r3, r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	440b      	add	r3, r1
 800474e:	3338      	adds	r3, #56	@ 0x38
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	18d1      	adds	r1, r2, r3
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	4613      	mov	r3, r2
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	1a9b      	subs	r3, r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4403      	add	r3, r0
 8004764:	3334      	adds	r3, #52	@ 0x34
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4299      	cmp	r1, r3
 800476a:	f200 8083 	bhi.w	8004874 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6818      	ldr	r0, [r3, #0]
 8004772:	6879      	ldr	r1, [r7, #4]
 8004774:	69ba      	ldr	r2, [r7, #24]
 8004776:	4613      	mov	r3, r2
 8004778:	011b      	lsls	r3, r3, #4
 800477a:	1a9b      	subs	r3, r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	440b      	add	r3, r1
 8004780:	332c      	adds	r3, #44	@ 0x2c
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	b292      	uxth	r2, r2
 8004788:	4619      	mov	r1, r3
 800478a:	f002 fe19 	bl	80073c0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800478e:	6879      	ldr	r1, [r7, #4]
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4613      	mov	r3, r2
 8004794:	011b      	lsls	r3, r3, #4
 8004796:	1a9b      	subs	r3, r3, r2
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	440b      	add	r3, r1
 800479c:	332c      	adds	r3, #44	@ 0x2c
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	18d1      	adds	r1, r2, r3
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4613      	mov	r3, r2
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	1a9b      	subs	r3, r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	4403      	add	r3, r0
 80047b2:	332c      	adds	r3, #44	@ 0x2c
 80047b4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80047b6:	6879      	ldr	r1, [r7, #4]
 80047b8:	69ba      	ldr	r2, [r7, #24]
 80047ba:	4613      	mov	r3, r2
 80047bc:	011b      	lsls	r3, r3, #4
 80047be:	1a9b      	subs	r3, r3, r2
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	440b      	add	r3, r1
 80047c4:	3338      	adds	r3, #56	@ 0x38
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	18d1      	adds	r1, r2, r3
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	69ba      	ldr	r2, [r7, #24]
 80047d0:	4613      	mov	r3, r2
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	1a9b      	subs	r3, r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4403      	add	r3, r0
 80047da:	3338      	adds	r3, #56	@ 0x38
 80047dc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	015a      	lsls	r2, r3, #5
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	4413      	add	r3, r2
 80047e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	0cdb      	lsrs	r3, r3, #19
 80047ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047f2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80047f4:	6879      	ldr	r1, [r7, #4]
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	4613      	mov	r3, r2
 80047fa:	011b      	lsls	r3, r3, #4
 80047fc:	1a9b      	subs	r3, r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	440b      	add	r3, r1
 8004802:	3328      	adds	r3, #40	@ 0x28
 8004804:	881b      	ldrh	r3, [r3, #0]
 8004806:	461a      	mov	r2, r3
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	4293      	cmp	r3, r2
 800480c:	d13f      	bne.n	800488e <HCD_RXQLVL_IRQHandler+0x1b4>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d03c      	beq.n	800488e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	015a      	lsls	r2, r3, #5
 8004818:	6a3b      	ldr	r3, [r7, #32]
 800481a:	4413      	add	r3, r2
 800481c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800482a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004832:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	015a      	lsls	r2, r3, #5
 8004838:	6a3b      	ldr	r3, [r7, #32]
 800483a:	4413      	add	r3, r2
 800483c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004840:	461a      	mov	r2, r3
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004846:	6879      	ldr	r1, [r7, #4]
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	4613      	mov	r3, r2
 800484c:	011b      	lsls	r3, r3, #4
 800484e:	1a9b      	subs	r3, r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	440b      	add	r3, r1
 8004854:	333c      	adds	r3, #60	@ 0x3c
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	f083 0301 	eor.w	r3, r3, #1
 800485c:	b2d8      	uxtb	r0, r3
 800485e:	6879      	ldr	r1, [r7, #4]
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	4613      	mov	r3, r2
 8004864:	011b      	lsls	r3, r3, #4
 8004866:	1a9b      	subs	r3, r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	440b      	add	r3, r1
 800486c:	333c      	adds	r3, #60	@ 0x3c
 800486e:	4602      	mov	r2, r0
 8004870:	701a      	strb	r2, [r3, #0]
      break;
 8004872:	e00c      	b.n	800488e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004874:	6879      	ldr	r1, [r7, #4]
 8004876:	69ba      	ldr	r2, [r7, #24]
 8004878:	4613      	mov	r3, r2
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	334c      	adds	r3, #76	@ 0x4c
 8004884:	2204      	movs	r2, #4
 8004886:	701a      	strb	r2, [r3, #0]
      break;
 8004888:	e001      	b.n	800488e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800488a:	bf00      	nop
 800488c:	e000      	b.n	8004890 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800488e:	bf00      	nop
  }
}
 8004890:	bf00      	nop
 8004892:	3728      	adds	r7, #40	@ 0x28
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80048c4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d10b      	bne.n	80048e8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d102      	bne.n	80048e0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f005 fec8 	bl	800a670 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f043 0302 	orr.w	r3, r3, #2
 80048e6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f003 0308 	and.w	r3, r3, #8
 80048ee:	2b08      	cmp	r3, #8
 80048f0:	d132      	bne.n	8004958 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	f043 0308 	orr.w	r3, r3, #8
 80048f8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b04      	cmp	r3, #4
 8004902:	d126      	bne.n	8004952 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	7a5b      	ldrb	r3, [r3, #9]
 8004908:	2b02      	cmp	r3, #2
 800490a:	d113      	bne.n	8004934 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004912:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004916:	d106      	bne.n	8004926 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2102      	movs	r1, #2
 800491e:	4618      	mov	r0, r3
 8004920:	f002 fee4 	bl	80076ec <USB_InitFSLSPClkSel>
 8004924:	e011      	b.n	800494a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2101      	movs	r1, #1
 800492c:	4618      	mov	r0, r3
 800492e:	f002 fedd 	bl	80076ec <USB_InitFSLSPClkSel>
 8004932:	e00a      	b.n	800494a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	79db      	ldrb	r3, [r3, #7]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d106      	bne.n	800494a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004942:	461a      	mov	r2, r3
 8004944:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004948:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f005 feba 	bl	800a6c4 <HAL_HCD_PortEnabled_Callback>
 8004950:	e002      	b.n	8004958 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f005 fec4 	bl	800a6e0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f003 0320 	and.w	r3, r3, #32
 800495e:	2b20      	cmp	r3, #32
 8004960:	d103      	bne.n	800496a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	f043 0320 	orr.w	r3, r3, #32
 8004968:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004970:	461a      	mov	r2, r3
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	6013      	str	r3, [r2, #0]
}
 8004976:	bf00      	nop
 8004978:	3718      	adds	r7, #24
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e12b      	b.n	8004bea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d106      	bne.n	80049ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7fc f938 	bl	8000c1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2224      	movs	r2, #36	@ 0x24
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0201 	bic.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80049e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80049e4:	f001 fa20 	bl	8005e28 <HAL_RCC_GetPCLK1Freq>
 80049e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	4a81      	ldr	r2, [pc, #516]	@ (8004bf4 <HAL_I2C_Init+0x274>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d807      	bhi.n	8004a04 <HAL_I2C_Init+0x84>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4a80      	ldr	r2, [pc, #512]	@ (8004bf8 <HAL_I2C_Init+0x278>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	bf94      	ite	ls
 80049fc:	2301      	movls	r3, #1
 80049fe:	2300      	movhi	r3, #0
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	e006      	b.n	8004a12 <HAL_I2C_Init+0x92>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4a7d      	ldr	r2, [pc, #500]	@ (8004bfc <HAL_I2C_Init+0x27c>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	bf94      	ite	ls
 8004a0c:	2301      	movls	r3, #1
 8004a0e:	2300      	movhi	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d001      	beq.n	8004a1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e0e7      	b.n	8004bea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	4a78      	ldr	r2, [pc, #480]	@ (8004c00 <HAL_I2C_Init+0x280>)
 8004a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a22:	0c9b      	lsrs	r3, r3, #18
 8004a24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	4a6a      	ldr	r2, [pc, #424]	@ (8004bf4 <HAL_I2C_Init+0x274>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d802      	bhi.n	8004a54 <HAL_I2C_Init+0xd4>
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	3301      	adds	r3, #1
 8004a52:	e009      	b.n	8004a68 <HAL_I2C_Init+0xe8>
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a5a:	fb02 f303 	mul.w	r3, r2, r3
 8004a5e:	4a69      	ldr	r2, [pc, #420]	@ (8004c04 <HAL_I2C_Init+0x284>)
 8004a60:	fba2 2303 	umull	r2, r3, r2, r3
 8004a64:	099b      	lsrs	r3, r3, #6
 8004a66:	3301      	adds	r3, #1
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	6812      	ldr	r2, [r2, #0]
 8004a6c:	430b      	orrs	r3, r1
 8004a6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	69db      	ldr	r3, [r3, #28]
 8004a76:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004a7a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	495c      	ldr	r1, [pc, #368]	@ (8004bf4 <HAL_I2C_Init+0x274>)
 8004a84:	428b      	cmp	r3, r1
 8004a86:	d819      	bhi.n	8004abc <HAL_I2C_Init+0x13c>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	1e59      	subs	r1, r3, #1
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	005b      	lsls	r3, r3, #1
 8004a92:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a96:	1c59      	adds	r1, r3, #1
 8004a98:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004a9c:	400b      	ands	r3, r1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <HAL_I2C_Init+0x138>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	1e59      	subs	r1, r3, #1
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ab6:	e051      	b.n	8004b5c <HAL_I2C_Init+0x1dc>
 8004ab8:	2304      	movs	r3, #4
 8004aba:	e04f      	b.n	8004b5c <HAL_I2C_Init+0x1dc>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d111      	bne.n	8004ae8 <HAL_I2C_Init+0x168>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	1e58      	subs	r0, r3, #1
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6859      	ldr	r1, [r3, #4]
 8004acc:	460b      	mov	r3, r1
 8004ace:	005b      	lsls	r3, r3, #1
 8004ad0:	440b      	add	r3, r1
 8004ad2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	bf0c      	ite	eq
 8004ae0:	2301      	moveq	r3, #1
 8004ae2:	2300      	movne	r3, #0
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	e012      	b.n	8004b0e <HAL_I2C_Init+0x18e>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	1e58      	subs	r0, r3, #1
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6859      	ldr	r1, [r3, #4]
 8004af0:	460b      	mov	r3, r1
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	440b      	add	r3, r1
 8004af6:	0099      	lsls	r1, r3, #2
 8004af8:	440b      	add	r3, r1
 8004afa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004afe:	3301      	adds	r3, #1
 8004b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	bf0c      	ite	eq
 8004b08:	2301      	moveq	r3, #1
 8004b0a:	2300      	movne	r3, #0
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <HAL_I2C_Init+0x196>
 8004b12:	2301      	movs	r3, #1
 8004b14:	e022      	b.n	8004b5c <HAL_I2C_Init+0x1dc>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10e      	bne.n	8004b3c <HAL_I2C_Init+0x1bc>
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	1e58      	subs	r0, r3, #1
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6859      	ldr	r1, [r3, #4]
 8004b26:	460b      	mov	r3, r1
 8004b28:	005b      	lsls	r3, r3, #1
 8004b2a:	440b      	add	r3, r1
 8004b2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b30:	3301      	adds	r3, #1
 8004b32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b3a:	e00f      	b.n	8004b5c <HAL_I2C_Init+0x1dc>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	1e58      	subs	r0, r3, #1
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6859      	ldr	r1, [r3, #4]
 8004b44:	460b      	mov	r3, r1
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	440b      	add	r3, r1
 8004b4a:	0099      	lsls	r1, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b52:	3301      	adds	r3, #1
 8004b54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b5c:	6879      	ldr	r1, [r7, #4]
 8004b5e:	6809      	ldr	r1, [r1, #0]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	69da      	ldr	r2, [r3, #28]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	431a      	orrs	r2, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004b8a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6911      	ldr	r1, [r2, #16]
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	68d2      	ldr	r2, [r2, #12]
 8004b96:	4311      	orrs	r1, r2
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	430b      	orrs	r3, r1
 8004b9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	695a      	ldr	r2, [r3, #20]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0201 	orr.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	000186a0 	.word	0x000186a0
 8004bf8:	001e847f 	.word	0x001e847f
 8004bfc:	003d08ff 	.word	0x003d08ff
 8004c00:	431bde83 	.word	0x431bde83
 8004c04:	10624dd3 	.word	0x10624dd3

08004c08 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b088      	sub	sp, #32
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e128      	b.n	8004e6c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d109      	bne.n	8004c3a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a90      	ldr	r2, [pc, #576]	@ (8004e74 <HAL_I2S_Init+0x26c>)
 8004c32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f7fc f839 	bl	8000cac <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	6812      	ldr	r2, [r2, #0]
 8004c4c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004c50:	f023 030f 	bic.w	r3, r3, #15
 8004c54:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d060      	beq.n	8004d28 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d102      	bne.n	8004c74 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004c6e:	2310      	movs	r3, #16
 8004c70:	617b      	str	r3, [r7, #20]
 8004c72:	e001      	b.n	8004c78 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004c74:	2320      	movs	r3, #32
 8004c76:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d802      	bhi.n	8004c86 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	005b      	lsls	r3, r3, #1
 8004c84:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004c86:	2001      	movs	r0, #1
 8004c88:	f001 f9d8 	bl	800603c <HAL_RCCEx_GetPeriphCLKFreq>
 8004c8c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c96:	d125      	bne.n	8004ce4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d010      	beq.n	8004cc2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	68fa      	ldr	r2, [r7, #12]
 8004ca6:	fbb2 f2f3 	udiv	r2, r2, r3
 8004caa:	4613      	mov	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	4413      	add	r3, r2
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cbc:	3305      	adds	r3, #5
 8004cbe:	613b      	str	r3, [r7, #16]
 8004cc0:	e01f      	b.n	8004d02 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	00db      	lsls	r3, r3, #3
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ccc:	4613      	mov	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cde:	3305      	adds	r3, #5
 8004ce0:	613b      	str	r3, [r7, #16]
 8004ce2:	e00e      	b.n	8004d02 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cec:	4613      	mov	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfe:	3305      	adds	r3, #5
 8004d00:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	4a5c      	ldr	r2, [pc, #368]	@ (8004e78 <HAL_I2S_Init+0x270>)
 8004d06:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0a:	08db      	lsrs	r3, r3, #3
 8004d0c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	085b      	lsrs	r3, r3, #1
 8004d1e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	021b      	lsls	r3, r3, #8
 8004d24:	61bb      	str	r3, [r7, #24]
 8004d26:	e003      	b.n	8004d30 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004d28:	2302      	movs	r3, #2
 8004d2a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004d30:	69fb      	ldr	r3, [r7, #28]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d902      	bls.n	8004d3c <HAL_I2S_Init+0x134>
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	2bff      	cmp	r3, #255	@ 0xff
 8004d3a:	d907      	bls.n	8004d4c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d40:	f043 0210 	orr.w	r2, r3, #16
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e08f      	b.n	8004e6c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	ea42 0103 	orr.w	r1, r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	69fa      	ldr	r2, [r7, #28]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	69db      	ldr	r3, [r3, #28]
 8004d66:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004d6a:	f023 030f 	bic.w	r3, r3, #15
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6851      	ldr	r1, [r2, #4]
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6892      	ldr	r2, [r2, #8]
 8004d76:	4311      	orrs	r1, r2
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	68d2      	ldr	r2, [r2, #12]
 8004d7c:	4311      	orrs	r1, r2
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6992      	ldr	r2, [r2, #24]
 8004d82:	430a      	orrs	r2, r1
 8004d84:	431a      	orrs	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d8e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d161      	bne.n	8004e5c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a38      	ldr	r2, [pc, #224]	@ (8004e7c <HAL_I2S_Init+0x274>)
 8004d9c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a37      	ldr	r2, [pc, #220]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d101      	bne.n	8004dac <HAL_I2S_Init+0x1a4>
 8004da8:	4b36      	ldr	r3, [pc, #216]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004daa:	e001      	b.n	8004db0 <HAL_I2S_Init+0x1a8>
 8004dac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6812      	ldr	r2, [r2, #0]
 8004db6:	4932      	ldr	r1, [pc, #200]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004db8:	428a      	cmp	r2, r1
 8004dba:	d101      	bne.n	8004dc0 <HAL_I2S_Init+0x1b8>
 8004dbc:	4a31      	ldr	r2, [pc, #196]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004dbe:	e001      	b.n	8004dc4 <HAL_I2S_Init+0x1bc>
 8004dc0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004dc4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004dc8:	f023 030f 	bic.w	r3, r3, #15
 8004dcc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a2b      	ldr	r2, [pc, #172]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d101      	bne.n	8004ddc <HAL_I2S_Init+0x1d4>
 8004dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004dda:	e001      	b.n	8004de0 <HAL_I2S_Init+0x1d8>
 8004ddc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004de0:	2202      	movs	r2, #2
 8004de2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a25      	ldr	r2, [pc, #148]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d101      	bne.n	8004df2 <HAL_I2S_Init+0x1ea>
 8004dee:	4b25      	ldr	r3, [pc, #148]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004df0:	e001      	b.n	8004df6 <HAL_I2S_Init+0x1ee>
 8004df2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004df6:	69db      	ldr	r3, [r3, #28]
 8004df8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e02:	d003      	beq.n	8004e0c <HAL_I2S_Init+0x204>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d103      	bne.n	8004e14 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004e0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e10:	613b      	str	r3, [r7, #16]
 8004e12:	e001      	b.n	8004e18 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004e14:	2300      	movs	r3, #0
 8004e16:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e22:	4313      	orrs	r3, r2
 8004e24:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004e36:	4313      	orrs	r3, r2
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	897b      	ldrh	r3, [r7, #10]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004e44:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a0d      	ldr	r2, [pc, #52]	@ (8004e80 <HAL_I2S_Init+0x278>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d101      	bne.n	8004e54 <HAL_I2S_Init+0x24c>
 8004e50:	4b0c      	ldr	r3, [pc, #48]	@ (8004e84 <HAL_I2S_Init+0x27c>)
 8004e52:	e001      	b.n	8004e58 <HAL_I2S_Init+0x250>
 8004e54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e58:	897a      	ldrh	r2, [r7, #10]
 8004e5a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3720      	adds	r7, #32
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	08004f7f 	.word	0x08004f7f
 8004e78:	cccccccd 	.word	0xcccccccd
 8004e7c:	08005095 	.word	0x08005095
 8004e80:	40003800 	.word	0x40003800
 8004e84:	40003400 	.word	0x40003400

08004e88 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed0:	881a      	ldrh	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004edc:	1c9a      	adds	r2, r3, #2
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10e      	bne.n	8004f18 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004f08:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f7ff ffb8 	bl	8004e88 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004f18:	bf00      	nop
 8004f1a:	3708      	adds	r7, #8
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68da      	ldr	r2, [r3, #12]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f32:	b292      	uxth	r2, r2
 8004f34:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3a:	1c9a      	adds	r2, r3, #2
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	3b01      	subs	r3, #1
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d10e      	bne.n	8004f76 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004f66:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f7ff ff93 	bl	8004e9c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004f76:	bf00      	nop
 8004f78:	3708      	adds	r7, #8
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b086      	sub	sp, #24
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b04      	cmp	r3, #4
 8004f98:	d13a      	bne.n	8005010 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d109      	bne.n	8004fb8 <I2S_IRQHandler+0x3a>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fae:	2b40      	cmp	r3, #64	@ 0x40
 8004fb0:	d102      	bne.n	8004fb8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f7ff ffb4 	bl	8004f20 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fbe:	2b40      	cmp	r3, #64	@ 0x40
 8004fc0:	d126      	bne.n	8005010 <I2S_IRQHandler+0x92>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f003 0320 	and.w	r3, r3, #32
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d11f      	bne.n	8005010 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004fde:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	613b      	str	r3, [r7, #16]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	613b      	str	r3, [r7, #16]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	613b      	str	r3, [r7, #16]
 8004ff4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005002:	f043 0202 	orr.w	r2, r3, #2
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7ff ff50 	bl	8004eb0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005016:	b2db      	uxtb	r3, r3
 8005018:	2b03      	cmp	r3, #3
 800501a:	d136      	bne.n	800508a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b02      	cmp	r3, #2
 8005024:	d109      	bne.n	800503a <I2S_IRQHandler+0xbc>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005030:	2b80      	cmp	r3, #128	@ 0x80
 8005032:	d102      	bne.n	800503a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f7ff ff45 	bl	8004ec4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	f003 0308 	and.w	r3, r3, #8
 8005040:	2b08      	cmp	r3, #8
 8005042:	d122      	bne.n	800508a <I2S_IRQHandler+0x10c>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	f003 0320 	and.w	r3, r3, #32
 800504e:	2b20      	cmp	r3, #32
 8005050:	d11b      	bne.n	800508a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	685a      	ldr	r2, [r3, #4]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005060:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005062:	2300      	movs	r3, #0
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	60fb      	str	r3, [r7, #12]
 800506e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800507c:	f043 0204 	orr.w	r2, r3, #4
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f7ff ff13 	bl	8004eb0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800508a:	bf00      	nop
 800508c:	3718      	adds	r7, #24
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b088      	sub	sp, #32
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a92      	ldr	r2, [pc, #584]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d101      	bne.n	80050b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80050ae:	4b92      	ldr	r3, [pc, #584]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80050b0:	e001      	b.n	80050b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80050b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a8b      	ldr	r2, [pc, #556]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d101      	bne.n	80050d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80050cc:	4b8a      	ldr	r3, [pc, #552]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80050ce:	e001      	b.n	80050d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80050d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050e0:	d004      	beq.n	80050ec <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f040 8099 	bne.w	800521e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d107      	bne.n	8005106 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d002      	beq.n	8005106 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f925 	bl	8005350 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b01      	cmp	r3, #1
 800510e:	d107      	bne.n	8005120 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005116:	2b00      	cmp	r3, #0
 8005118:	d002      	beq.n	8005120 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f9c8 	bl	80054b0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005126:	2b40      	cmp	r3, #64	@ 0x40
 8005128:	d13a      	bne.n	80051a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	f003 0320 	and.w	r3, r3, #32
 8005130:	2b00      	cmp	r3, #0
 8005132:	d035      	beq.n	80051a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a6e      	ldr	r2, [pc, #440]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d101      	bne.n	8005142 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800513e:	4b6e      	ldr	r3, [pc, #440]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005140:	e001      	b.n	8005146 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005142:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4969      	ldr	r1, [pc, #420]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800514e:	428b      	cmp	r3, r1
 8005150:	d101      	bne.n	8005156 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005152:	4b69      	ldr	r3, [pc, #420]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005154:	e001      	b.n	800515a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005156:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800515a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800515e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800516e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005170:	2300      	movs	r3, #0
 8005172:	60fb      	str	r3, [r7, #12]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	60fb      	str	r3, [r7, #12]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	60fb      	str	r3, [r7, #12]
 8005184:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005192:	f043 0202 	orr.w	r2, r3, #2
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f7ff fe88 	bl	8004eb0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	2b08      	cmp	r3, #8
 80051a8:	f040 80c3 	bne.w	8005332 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	f003 0320 	and.w	r3, r3, #32
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f000 80bd 	beq.w	8005332 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80051c6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a49      	ldr	r2, [pc, #292]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d101      	bne.n	80051d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80051d2:	4b49      	ldr	r3, [pc, #292]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80051d4:	e001      	b.n	80051da <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80051d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4944      	ldr	r1, [pc, #272]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80051e2:	428b      	cmp	r3, r1
 80051e4:	d101      	bne.n	80051ea <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80051e6:	4b44      	ldr	r3, [pc, #272]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80051e8:	e001      	b.n	80051ee <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80051ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80051ee:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80051f2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80051f4:	2300      	movs	r3, #0
 80051f6:	60bb      	str	r3, [r7, #8]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	60bb      	str	r3, [r7, #8]
 8005200:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520e:	f043 0204 	orr.w	r2, r3, #4
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f7ff fe4a 	bl	8004eb0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800521c:	e089      	b.n	8005332 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	f003 0302 	and.w	r3, r3, #2
 8005224:	2b02      	cmp	r3, #2
 8005226:	d107      	bne.n	8005238 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f8be 	bl	80053b4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b01      	cmp	r3, #1
 8005240:	d107      	bne.n	8005252 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005248:	2b00      	cmp	r3, #0
 800524a:	d002      	beq.n	8005252 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f000 f8fd 	bl	800544c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005258:	2b40      	cmp	r3, #64	@ 0x40
 800525a:	d12f      	bne.n	80052bc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f003 0320 	and.w	r3, r3, #32
 8005262:	2b00      	cmp	r3, #0
 8005264:	d02a      	beq.n	80052bc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005274:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a1e      	ldr	r2, [pc, #120]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d101      	bne.n	8005284 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005280:	4b1d      	ldr	r3, [pc, #116]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005282:	e001      	b.n	8005288 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005284:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4919      	ldr	r1, [pc, #100]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005290:	428b      	cmp	r3, r1
 8005292:	d101      	bne.n	8005298 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005294:	4b18      	ldr	r3, [pc, #96]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005296:	e001      	b.n	800529c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005298:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800529c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80052a0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ae:	f043 0202 	orr.w	r2, r3, #2
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f7ff fdfa 	bl	8004eb0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d136      	bne.n	8005334 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	f003 0320 	and.w	r3, r3, #32
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d031      	beq.n	8005334 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a07      	ldr	r2, [pc, #28]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d101      	bne.n	80052de <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80052da:	4b07      	ldr	r3, [pc, #28]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052dc:	e001      	b.n	80052e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80052de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4902      	ldr	r1, [pc, #8]	@ (80052f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052ea:	428b      	cmp	r3, r1
 80052ec:	d106      	bne.n	80052fc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80052ee:	4b02      	ldr	r3, [pc, #8]	@ (80052f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052f0:	e006      	b.n	8005300 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80052f2:	bf00      	nop
 80052f4:	40003800 	.word	0x40003800
 80052f8:	40003400 	.word	0x40003400
 80052fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005300:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005304:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005314:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2201      	movs	r2, #1
 800531a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005322:	f043 0204 	orr.w	r2, r3, #4
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f7ff fdc0 	bl	8004eb0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005330:	e000      	b.n	8005334 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005332:	bf00      	nop
}
 8005334:	bf00      	nop
 8005336:	3720      	adds	r7, #32
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535c:	1c99      	adds	r1, r3, #2
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	6251      	str	r1, [r2, #36]	@ 0x24
 8005362:	881a      	ldrh	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536e:	b29b      	uxth	r3, r3
 8005370:	3b01      	subs	r3, #1
 8005372:	b29a      	uxth	r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d113      	bne.n	80053aa <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005390:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005396:	b29b      	uxth	r3, r3
 8005398:	2b00      	cmp	r3, #0
 800539a:	d106      	bne.n	80053aa <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f7ff ffc9 	bl	800533c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80053aa:	bf00      	nop
 80053ac:	3708      	adds	r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c0:	1c99      	adds	r1, r3, #2
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	6251      	str	r1, [r2, #36]	@ 0x24
 80053c6:	8819      	ldrh	r1, [r3, #0]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005444 <I2SEx_TxISR_I2SExt+0x90>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d101      	bne.n	80053d6 <I2SEx_TxISR_I2SExt+0x22>
 80053d2:	4b1d      	ldr	r3, [pc, #116]	@ (8005448 <I2SEx_TxISR_I2SExt+0x94>)
 80053d4:	e001      	b.n	80053da <I2SEx_TxISR_I2SExt+0x26>
 80053d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053da:	460a      	mov	r2, r1
 80053dc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	3b01      	subs	r3, #1
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d121      	bne.n	800543a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a12      	ldr	r2, [pc, #72]	@ (8005444 <I2SEx_TxISR_I2SExt+0x90>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d101      	bne.n	8005404 <I2SEx_TxISR_I2SExt+0x50>
 8005400:	4b11      	ldr	r3, [pc, #68]	@ (8005448 <I2SEx_TxISR_I2SExt+0x94>)
 8005402:	e001      	b.n	8005408 <I2SEx_TxISR_I2SExt+0x54>
 8005404:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005408:	685a      	ldr	r2, [r3, #4]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	490d      	ldr	r1, [pc, #52]	@ (8005444 <I2SEx_TxISR_I2SExt+0x90>)
 8005410:	428b      	cmp	r3, r1
 8005412:	d101      	bne.n	8005418 <I2SEx_TxISR_I2SExt+0x64>
 8005414:	4b0c      	ldr	r3, [pc, #48]	@ (8005448 <I2SEx_TxISR_I2SExt+0x94>)
 8005416:	e001      	b.n	800541c <I2SEx_TxISR_I2SExt+0x68>
 8005418:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800541c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005420:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005426:	b29b      	uxth	r3, r3
 8005428:	2b00      	cmp	r3, #0
 800542a:	d106      	bne.n	800543a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f7ff ff81 	bl	800533c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800543a:	bf00      	nop
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	40003800 	.word	0x40003800
 8005448:	40003400 	.word	0x40003400

0800544c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68d8      	ldr	r0, [r3, #12]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545e:	1c99      	adds	r1, r3, #2
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005464:	b282      	uxth	r2, r0
 8005466:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800546c:	b29b      	uxth	r3, r3
 800546e:	3b01      	subs	r3, #1
 8005470:	b29a      	uxth	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800547a:	b29b      	uxth	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	d113      	bne.n	80054a8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	685a      	ldr	r2, [r3, #4]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800548e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005494:	b29b      	uxth	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d106      	bne.n	80054a8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f7ff ff4a 	bl	800533c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80054a8:	bf00      	nop
 80054aa:	3708      	adds	r7, #8
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a20      	ldr	r2, [pc, #128]	@ (8005540 <I2SEx_RxISR_I2SExt+0x90>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d101      	bne.n	80054c6 <I2SEx_RxISR_I2SExt+0x16>
 80054c2:	4b20      	ldr	r3, [pc, #128]	@ (8005544 <I2SEx_RxISR_I2SExt+0x94>)
 80054c4:	e001      	b.n	80054ca <I2SEx_RxISR_I2SExt+0x1a>
 80054c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80054ca:	68d8      	ldr	r0, [r3, #12]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d0:	1c99      	adds	r1, r3, #2
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80054d6:	b282      	uxth	r2, r0
 80054d8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80054de:	b29b      	uxth	r3, r3
 80054e0:	3b01      	subs	r3, #1
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d121      	bne.n	8005536 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a12      	ldr	r2, [pc, #72]	@ (8005540 <I2SEx_RxISR_I2SExt+0x90>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d101      	bne.n	8005500 <I2SEx_RxISR_I2SExt+0x50>
 80054fc:	4b11      	ldr	r3, [pc, #68]	@ (8005544 <I2SEx_RxISR_I2SExt+0x94>)
 80054fe:	e001      	b.n	8005504 <I2SEx_RxISR_I2SExt+0x54>
 8005500:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	490d      	ldr	r1, [pc, #52]	@ (8005540 <I2SEx_RxISR_I2SExt+0x90>)
 800550c:	428b      	cmp	r3, r1
 800550e:	d101      	bne.n	8005514 <I2SEx_RxISR_I2SExt+0x64>
 8005510:	4b0c      	ldr	r3, [pc, #48]	@ (8005544 <I2SEx_RxISR_I2SExt+0x94>)
 8005512:	e001      	b.n	8005518 <I2SEx_RxISR_I2SExt+0x68>
 8005514:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005518:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800551c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005522:	b29b      	uxth	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	d106      	bne.n	8005536 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7ff ff03 	bl	800533c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005536:	bf00      	nop
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	40003800 	.word	0x40003800
 8005544:	40003400 	.word	0x40003400

08005548 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e267      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d075      	beq.n	8005652 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005566:	4b88      	ldr	r3, [pc, #544]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f003 030c 	and.w	r3, r3, #12
 800556e:	2b04      	cmp	r3, #4
 8005570:	d00c      	beq.n	800558c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005572:	4b85      	ldr	r3, [pc, #532]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800557a:	2b08      	cmp	r3, #8
 800557c:	d112      	bne.n	80055a4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800557e:	4b82      	ldr	r3, [pc, #520]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005586:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800558a:	d10b      	bne.n	80055a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800558c:	4b7e      	ldr	r3, [pc, #504]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d05b      	beq.n	8005650 <HAL_RCC_OscConfig+0x108>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d157      	bne.n	8005650 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e242      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055ac:	d106      	bne.n	80055bc <HAL_RCC_OscConfig+0x74>
 80055ae:	4b76      	ldr	r3, [pc, #472]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a75      	ldr	r2, [pc, #468]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055b8:	6013      	str	r3, [r2, #0]
 80055ba:	e01d      	b.n	80055f8 <HAL_RCC_OscConfig+0xb0>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055c4:	d10c      	bne.n	80055e0 <HAL_RCC_OscConfig+0x98>
 80055c6:	4b70      	ldr	r3, [pc, #448]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a6f      	ldr	r2, [pc, #444]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055d0:	6013      	str	r3, [r2, #0]
 80055d2:	4b6d      	ldr	r3, [pc, #436]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a6c      	ldr	r2, [pc, #432]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055dc:	6013      	str	r3, [r2, #0]
 80055de:	e00b      	b.n	80055f8 <HAL_RCC_OscConfig+0xb0>
 80055e0:	4b69      	ldr	r3, [pc, #420]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a68      	ldr	r2, [pc, #416]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	4b66      	ldr	r3, [pc, #408]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a65      	ldr	r2, [pc, #404]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80055f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d013      	beq.n	8005628 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005600:	f7fb fdb2 	bl	8001168 <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005608:	f7fb fdae 	bl	8001168 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b64      	cmp	r3, #100	@ 0x64
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e207      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800561a:	4b5b      	ldr	r3, [pc, #364]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0f0      	beq.n	8005608 <HAL_RCC_OscConfig+0xc0>
 8005626:	e014      	b.n	8005652 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005628:	f7fb fd9e 	bl	8001168 <HAL_GetTick>
 800562c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800562e:	e008      	b.n	8005642 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005630:	f7fb fd9a 	bl	8001168 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b64      	cmp	r3, #100	@ 0x64
 800563c:	d901      	bls.n	8005642 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e1f3      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005642:	4b51      	ldr	r3, [pc, #324]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1f0      	bne.n	8005630 <HAL_RCC_OscConfig+0xe8>
 800564e:	e000      	b.n	8005652 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005650:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d063      	beq.n	8005726 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800565e:	4b4a      	ldr	r3, [pc, #296]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f003 030c 	and.w	r3, r3, #12
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800566a:	4b47      	ldr	r3, [pc, #284]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005672:	2b08      	cmp	r3, #8
 8005674:	d11c      	bne.n	80056b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005676:	4b44      	ldr	r3, [pc, #272]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d116      	bne.n	80056b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005682:	4b41      	ldr	r3, [pc, #260]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0302 	and.w	r3, r3, #2
 800568a:	2b00      	cmp	r3, #0
 800568c:	d005      	beq.n	800569a <HAL_RCC_OscConfig+0x152>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d001      	beq.n	800569a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e1c7      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800569a:	4b3b      	ldr	r3, [pc, #236]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	00db      	lsls	r3, r3, #3
 80056a8:	4937      	ldr	r1, [pc, #220]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056ae:	e03a      	b.n	8005726 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d020      	beq.n	80056fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056b8:	4b34      	ldr	r3, [pc, #208]	@ (800578c <HAL_RCC_OscConfig+0x244>)
 80056ba:	2201      	movs	r2, #1
 80056bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056be:	f7fb fd53 	bl	8001168 <HAL_GetTick>
 80056c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056c4:	e008      	b.n	80056d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c6:	f7fb fd4f 	bl	8001168 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e1a8      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056d8:	4b2b      	ldr	r3, [pc, #172]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0f0      	beq.n	80056c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056e4:	4b28      	ldr	r3, [pc, #160]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	691b      	ldr	r3, [r3, #16]
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	4925      	ldr	r1, [pc, #148]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	600b      	str	r3, [r1, #0]
 80056f8:	e015      	b.n	8005726 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056fa:	4b24      	ldr	r3, [pc, #144]	@ (800578c <HAL_RCC_OscConfig+0x244>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005700:	f7fb fd32 	bl	8001168 <HAL_GetTick>
 8005704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005706:	e008      	b.n	800571a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005708:	f7fb fd2e 	bl	8001168 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b02      	cmp	r3, #2
 8005714:	d901      	bls.n	800571a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e187      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800571a:	4b1b      	ldr	r3, [pc, #108]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0302 	and.w	r3, r3, #2
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1f0      	bne.n	8005708 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 0308 	and.w	r3, r3, #8
 800572e:	2b00      	cmp	r3, #0
 8005730:	d036      	beq.n	80057a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d016      	beq.n	8005768 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800573a:	4b15      	ldr	r3, [pc, #84]	@ (8005790 <HAL_RCC_OscConfig+0x248>)
 800573c:	2201      	movs	r2, #1
 800573e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005740:	f7fb fd12 	bl	8001168 <HAL_GetTick>
 8005744:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005746:	e008      	b.n	800575a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005748:	f7fb fd0e 	bl	8001168 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	2b02      	cmp	r3, #2
 8005754:	d901      	bls.n	800575a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e167      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800575a:	4b0b      	ldr	r3, [pc, #44]	@ (8005788 <HAL_RCC_OscConfig+0x240>)
 800575c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d0f0      	beq.n	8005748 <HAL_RCC_OscConfig+0x200>
 8005766:	e01b      	b.n	80057a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005768:	4b09      	ldr	r3, [pc, #36]	@ (8005790 <HAL_RCC_OscConfig+0x248>)
 800576a:	2200      	movs	r2, #0
 800576c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800576e:	f7fb fcfb 	bl	8001168 <HAL_GetTick>
 8005772:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005774:	e00e      	b.n	8005794 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005776:	f7fb fcf7 	bl	8001168 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b02      	cmp	r3, #2
 8005782:	d907      	bls.n	8005794 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e150      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
 8005788:	40023800 	.word	0x40023800
 800578c:	42470000 	.word	0x42470000
 8005790:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005794:	4b88      	ldr	r3, [pc, #544]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005796:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005798:	f003 0302 	and.w	r3, r3, #2
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1ea      	bne.n	8005776 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0304 	and.w	r3, r3, #4
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 8097 	beq.w	80058dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057ae:	2300      	movs	r3, #0
 80057b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057b2:	4b81      	ldr	r3, [pc, #516]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80057b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d10f      	bne.n	80057de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057be:	2300      	movs	r3, #0
 80057c0:	60bb      	str	r3, [r7, #8]
 80057c2:	4b7d      	ldr	r3, [pc, #500]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80057c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c6:	4a7c      	ldr	r2, [pc, #496]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80057c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80057ce:	4b7a      	ldr	r3, [pc, #488]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80057d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057d6:	60bb      	str	r3, [r7, #8]
 80057d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057da:	2301      	movs	r3, #1
 80057dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057de:	4b77      	ldr	r3, [pc, #476]	@ (80059bc <HAL_RCC_OscConfig+0x474>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d118      	bne.n	800581c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057ea:	4b74      	ldr	r3, [pc, #464]	@ (80059bc <HAL_RCC_OscConfig+0x474>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a73      	ldr	r2, [pc, #460]	@ (80059bc <HAL_RCC_OscConfig+0x474>)
 80057f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057f6:	f7fb fcb7 	bl	8001168 <HAL_GetTick>
 80057fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057fc:	e008      	b.n	8005810 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057fe:	f7fb fcb3 	bl	8001168 <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d901      	bls.n	8005810 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e10c      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005810:	4b6a      	ldr	r3, [pc, #424]	@ (80059bc <HAL_RCC_OscConfig+0x474>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005818:	2b00      	cmp	r3, #0
 800581a:	d0f0      	beq.n	80057fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	2b01      	cmp	r3, #1
 8005822:	d106      	bne.n	8005832 <HAL_RCC_OscConfig+0x2ea>
 8005824:	4b64      	ldr	r3, [pc, #400]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005828:	4a63      	ldr	r2, [pc, #396]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 800582a:	f043 0301 	orr.w	r3, r3, #1
 800582e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005830:	e01c      	b.n	800586c <HAL_RCC_OscConfig+0x324>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	2b05      	cmp	r3, #5
 8005838:	d10c      	bne.n	8005854 <HAL_RCC_OscConfig+0x30c>
 800583a:	4b5f      	ldr	r3, [pc, #380]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 800583c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800583e:	4a5e      	ldr	r2, [pc, #376]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005840:	f043 0304 	orr.w	r3, r3, #4
 8005844:	6713      	str	r3, [r2, #112]	@ 0x70
 8005846:	4b5c      	ldr	r3, [pc, #368]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800584a:	4a5b      	ldr	r2, [pc, #364]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 800584c:	f043 0301 	orr.w	r3, r3, #1
 8005850:	6713      	str	r3, [r2, #112]	@ 0x70
 8005852:	e00b      	b.n	800586c <HAL_RCC_OscConfig+0x324>
 8005854:	4b58      	ldr	r3, [pc, #352]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005856:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005858:	4a57      	ldr	r2, [pc, #348]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 800585a:	f023 0301 	bic.w	r3, r3, #1
 800585e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005860:	4b55      	ldr	r3, [pc, #340]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005864:	4a54      	ldr	r2, [pc, #336]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005866:	f023 0304 	bic.w	r3, r3, #4
 800586a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d015      	beq.n	80058a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005874:	f7fb fc78 	bl	8001168 <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800587a:	e00a      	b.n	8005892 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800587c:	f7fb fc74 	bl	8001168 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800588a:	4293      	cmp	r3, r2
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e0cb      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005892:	4b49      	ldr	r3, [pc, #292]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d0ee      	beq.n	800587c <HAL_RCC_OscConfig+0x334>
 800589e:	e014      	b.n	80058ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058a0:	f7fb fc62 	bl	8001168 <HAL_GetTick>
 80058a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058a6:	e00a      	b.n	80058be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058a8:	f7fb fc5e 	bl	8001168 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e0b5      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058be:	4b3e      	ldr	r3, [pc, #248]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80058c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1ee      	bne.n	80058a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058ca:	7dfb      	ldrb	r3, [r7, #23]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d105      	bne.n	80058dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058d0:	4b39      	ldr	r3, [pc, #228]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80058d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d4:	4a38      	ldr	r2, [pc, #224]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80058d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f000 80a1 	beq.w	8005a28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058e6:	4b34      	ldr	r3, [pc, #208]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f003 030c 	and.w	r3, r3, #12
 80058ee:	2b08      	cmp	r3, #8
 80058f0:	d05c      	beq.n	80059ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d141      	bne.n	800597e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058fa:	4b31      	ldr	r3, [pc, #196]	@ (80059c0 <HAL_RCC_OscConfig+0x478>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005900:	f7fb fc32 	bl	8001168 <HAL_GetTick>
 8005904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005906:	e008      	b.n	800591a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005908:	f7fb fc2e 	bl	8001168 <HAL_GetTick>
 800590c:	4602      	mov	r2, r0
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	1ad3      	subs	r3, r2, r3
 8005912:	2b02      	cmp	r3, #2
 8005914:	d901      	bls.n	800591a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e087      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800591a:	4b27      	ldr	r3, [pc, #156]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1f0      	bne.n	8005908 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	69da      	ldr	r2, [r3, #28]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	431a      	orrs	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005934:	019b      	lsls	r3, r3, #6
 8005936:	431a      	orrs	r2, r3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800593c:	085b      	lsrs	r3, r3, #1
 800593e:	3b01      	subs	r3, #1
 8005940:	041b      	lsls	r3, r3, #16
 8005942:	431a      	orrs	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005948:	061b      	lsls	r3, r3, #24
 800594a:	491b      	ldr	r1, [pc, #108]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 800594c:	4313      	orrs	r3, r2
 800594e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005950:	4b1b      	ldr	r3, [pc, #108]	@ (80059c0 <HAL_RCC_OscConfig+0x478>)
 8005952:	2201      	movs	r2, #1
 8005954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005956:	f7fb fc07 	bl	8001168 <HAL_GetTick>
 800595a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800595c:	e008      	b.n	8005970 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800595e:	f7fb fc03 	bl	8001168 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	2b02      	cmp	r3, #2
 800596a:	d901      	bls.n	8005970 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800596c:	2303      	movs	r3, #3
 800596e:	e05c      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005970:	4b11      	ldr	r3, [pc, #68]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d0f0      	beq.n	800595e <HAL_RCC_OscConfig+0x416>
 800597c:	e054      	b.n	8005a28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800597e:	4b10      	ldr	r3, [pc, #64]	@ (80059c0 <HAL_RCC_OscConfig+0x478>)
 8005980:	2200      	movs	r2, #0
 8005982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005984:	f7fb fbf0 	bl	8001168 <HAL_GetTick>
 8005988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800598a:	e008      	b.n	800599e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800598c:	f7fb fbec 	bl	8001168 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	2b02      	cmp	r3, #2
 8005998:	d901      	bls.n	800599e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e045      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800599e:	4b06      	ldr	r3, [pc, #24]	@ (80059b8 <HAL_RCC_OscConfig+0x470>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1f0      	bne.n	800598c <HAL_RCC_OscConfig+0x444>
 80059aa:	e03d      	b.n	8005a28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d107      	bne.n	80059c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e038      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
 80059b8:	40023800 	.word	0x40023800
 80059bc:	40007000 	.word	0x40007000
 80059c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80059c4:	4b1b      	ldr	r3, [pc, #108]	@ (8005a34 <HAL_RCC_OscConfig+0x4ec>)
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d028      	beq.n	8005a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059dc:	429a      	cmp	r2, r3
 80059de:	d121      	bne.n	8005a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d11a      	bne.n	8005a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80059f4:	4013      	ands	r3, r2
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d111      	bne.n	8005a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a0a:	085b      	lsrs	r3, r3, #1
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d107      	bne.n	8005a24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d001      	beq.n	8005a28 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e000      	b.n	8005a2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3718      	adds	r7, #24
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	40023800 	.word	0x40023800

08005a38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e0cc      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a4c:	4b68      	ldr	r3, [pc, #416]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0307 	and.w	r3, r3, #7
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d90c      	bls.n	8005a74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a5a:	4b65      	ldr	r3, [pc, #404]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a5c:	683a      	ldr	r2, [r7, #0]
 8005a5e:	b2d2      	uxtb	r2, r2
 8005a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a62:	4b63      	ldr	r3, [pc, #396]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0307 	and.w	r3, r3, #7
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d001      	beq.n	8005a74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e0b8      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d020      	beq.n	8005ac2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d005      	beq.n	8005a98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a8c:	4b59      	ldr	r3, [pc, #356]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	4a58      	ldr	r2, [pc, #352]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0308 	and.w	r3, r3, #8
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d005      	beq.n	8005ab0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005aa4:	4b53      	ldr	r3, [pc, #332]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	4a52      	ldr	r2, [pc, #328]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005aaa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005aae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ab0:	4b50      	ldr	r3, [pc, #320]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	494d      	ldr	r1, [pc, #308]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d044      	beq.n	8005b58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d107      	bne.n	8005ae6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ad6:	4b47      	ldr	r3, [pc, #284]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d119      	bne.n	8005b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e07f      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d003      	beq.n	8005af6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005af2:	2b03      	cmp	r3, #3
 8005af4:	d107      	bne.n	8005b06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005af6:	4b3f      	ldr	r3, [pc, #252]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d109      	bne.n	8005b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e06f      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b06:	4b3b      	ldr	r3, [pc, #236]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e067      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b16:	4b37      	ldr	r3, [pc, #220]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f023 0203 	bic.w	r2, r3, #3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	4934      	ldr	r1, [pc, #208]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b28:	f7fb fb1e 	bl	8001168 <HAL_GetTick>
 8005b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b2e:	e00a      	b.n	8005b46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b30:	f7fb fb1a 	bl	8001168 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d901      	bls.n	8005b46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e04f      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b46:	4b2b      	ldr	r3, [pc, #172]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f003 020c 	and.w	r2, r3, #12
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d1eb      	bne.n	8005b30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b58:	4b25      	ldr	r3, [pc, #148]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0307 	and.w	r3, r3, #7
 8005b60:	683a      	ldr	r2, [r7, #0]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d20c      	bcs.n	8005b80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b66:	4b22      	ldr	r3, [pc, #136]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b68:	683a      	ldr	r2, [r7, #0]
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b6e:	4b20      	ldr	r3, [pc, #128]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0307 	and.w	r3, r3, #7
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d001      	beq.n	8005b80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e032      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0304 	and.w	r3, r3, #4
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d008      	beq.n	8005b9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b8c:	4b19      	ldr	r3, [pc, #100]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	4916      	ldr	r1, [pc, #88]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0308 	and.w	r3, r3, #8
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d009      	beq.n	8005bbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005baa:	4b12      	ldr	r3, [pc, #72]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	490e      	ldr	r1, [pc, #56]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005bbe:	f000 f821 	bl	8005c04 <HAL_RCC_GetSysClockFreq>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	091b      	lsrs	r3, r3, #4
 8005bca:	f003 030f 	and.w	r3, r3, #15
 8005bce:	490a      	ldr	r1, [pc, #40]	@ (8005bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8005bd0:	5ccb      	ldrb	r3, [r1, r3]
 8005bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8005bd6:	4a09      	ldr	r2, [pc, #36]	@ (8005bfc <HAL_RCC_ClockConfig+0x1c4>)
 8005bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005bda:	4b09      	ldr	r3, [pc, #36]	@ (8005c00 <HAL_RCC_ClockConfig+0x1c8>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f7fb fa7e 	bl	80010e0 <HAL_InitTick>

  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3710      	adds	r7, #16
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	40023c00 	.word	0x40023c00
 8005bf4:	40023800 	.word	0x40023800
 8005bf8:	0800ad78 	.word	0x0800ad78
 8005bfc:	20000000 	.word	0x20000000
 8005c00:	20000004 	.word	0x20000004

08005c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c08:	b094      	sub	sp, #80	@ 0x50
 8005c0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005c10:	2300      	movs	r3, #0
 8005c12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005c14:	2300      	movs	r3, #0
 8005c16:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c1c:	4b79      	ldr	r3, [pc, #484]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f003 030c 	and.w	r3, r3, #12
 8005c24:	2b08      	cmp	r3, #8
 8005c26:	d00d      	beq.n	8005c44 <HAL_RCC_GetSysClockFreq+0x40>
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	f200 80e1 	bhi.w	8005df0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <HAL_RCC_GetSysClockFreq+0x34>
 8005c32:	2b04      	cmp	r3, #4
 8005c34:	d003      	beq.n	8005c3e <HAL_RCC_GetSysClockFreq+0x3a>
 8005c36:	e0db      	b.n	8005df0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c38:	4b73      	ldr	r3, [pc, #460]	@ (8005e08 <HAL_RCC_GetSysClockFreq+0x204>)
 8005c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c3c:	e0db      	b.n	8005df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c3e:	4b73      	ldr	r3, [pc, #460]	@ (8005e0c <HAL_RCC_GetSysClockFreq+0x208>)
 8005c40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c42:	e0d8      	b.n	8005df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c44:	4b6f      	ldr	r3, [pc, #444]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c4c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c4e:	4b6d      	ldr	r3, [pc, #436]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d063      	beq.n	8005d22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c5a:	4b6a      	ldr	r3, [pc, #424]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	099b      	lsrs	r3, r3, #6
 8005c60:	2200      	movs	r2, #0
 8005c62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c64:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c6e:	2300      	movs	r3, #0
 8005c70:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c72:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005c76:	4622      	mov	r2, r4
 8005c78:	462b      	mov	r3, r5
 8005c7a:	f04f 0000 	mov.w	r0, #0
 8005c7e:	f04f 0100 	mov.w	r1, #0
 8005c82:	0159      	lsls	r1, r3, #5
 8005c84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c88:	0150      	lsls	r0, r2, #5
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	4621      	mov	r1, r4
 8005c90:	1a51      	subs	r1, r2, r1
 8005c92:	6139      	str	r1, [r7, #16]
 8005c94:	4629      	mov	r1, r5
 8005c96:	eb63 0301 	sbc.w	r3, r3, r1
 8005c9a:	617b      	str	r3, [r7, #20]
 8005c9c:	f04f 0200 	mov.w	r2, #0
 8005ca0:	f04f 0300 	mov.w	r3, #0
 8005ca4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ca8:	4659      	mov	r1, fp
 8005caa:	018b      	lsls	r3, r1, #6
 8005cac:	4651      	mov	r1, sl
 8005cae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005cb2:	4651      	mov	r1, sl
 8005cb4:	018a      	lsls	r2, r1, #6
 8005cb6:	4651      	mov	r1, sl
 8005cb8:	ebb2 0801 	subs.w	r8, r2, r1
 8005cbc:	4659      	mov	r1, fp
 8005cbe:	eb63 0901 	sbc.w	r9, r3, r1
 8005cc2:	f04f 0200 	mov.w	r2, #0
 8005cc6:	f04f 0300 	mov.w	r3, #0
 8005cca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005cce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005cd2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cd6:	4690      	mov	r8, r2
 8005cd8:	4699      	mov	r9, r3
 8005cda:	4623      	mov	r3, r4
 8005cdc:	eb18 0303 	adds.w	r3, r8, r3
 8005ce0:	60bb      	str	r3, [r7, #8]
 8005ce2:	462b      	mov	r3, r5
 8005ce4:	eb49 0303 	adc.w	r3, r9, r3
 8005ce8:	60fb      	str	r3, [r7, #12]
 8005cea:	f04f 0200 	mov.w	r2, #0
 8005cee:	f04f 0300 	mov.w	r3, #0
 8005cf2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005cf6:	4629      	mov	r1, r5
 8005cf8:	024b      	lsls	r3, r1, #9
 8005cfa:	4621      	mov	r1, r4
 8005cfc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005d00:	4621      	mov	r1, r4
 8005d02:	024a      	lsls	r2, r1, #9
 8005d04:	4610      	mov	r0, r2
 8005d06:	4619      	mov	r1, r3
 8005d08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d14:	f7fa fa58 	bl	80001c8 <__aeabi_uldivmod>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d20:	e058      	b.n	8005dd4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d22:	4b38      	ldr	r3, [pc, #224]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	099b      	lsrs	r3, r3, #6
 8005d28:	2200      	movs	r2, #0
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005d32:	623b      	str	r3, [r7, #32]
 8005d34:	2300      	movs	r3, #0
 8005d36:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005d3c:	4642      	mov	r2, r8
 8005d3e:	464b      	mov	r3, r9
 8005d40:	f04f 0000 	mov.w	r0, #0
 8005d44:	f04f 0100 	mov.w	r1, #0
 8005d48:	0159      	lsls	r1, r3, #5
 8005d4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d4e:	0150      	lsls	r0, r2, #5
 8005d50:	4602      	mov	r2, r0
 8005d52:	460b      	mov	r3, r1
 8005d54:	4641      	mov	r1, r8
 8005d56:	ebb2 0a01 	subs.w	sl, r2, r1
 8005d5a:	4649      	mov	r1, r9
 8005d5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005d60:	f04f 0200 	mov.w	r2, #0
 8005d64:	f04f 0300 	mov.w	r3, #0
 8005d68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005d6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005d70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005d74:	ebb2 040a 	subs.w	r4, r2, sl
 8005d78:	eb63 050b 	sbc.w	r5, r3, fp
 8005d7c:	f04f 0200 	mov.w	r2, #0
 8005d80:	f04f 0300 	mov.w	r3, #0
 8005d84:	00eb      	lsls	r3, r5, #3
 8005d86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d8a:	00e2      	lsls	r2, r4, #3
 8005d8c:	4614      	mov	r4, r2
 8005d8e:	461d      	mov	r5, r3
 8005d90:	4643      	mov	r3, r8
 8005d92:	18e3      	adds	r3, r4, r3
 8005d94:	603b      	str	r3, [r7, #0]
 8005d96:	464b      	mov	r3, r9
 8005d98:	eb45 0303 	adc.w	r3, r5, r3
 8005d9c:	607b      	str	r3, [r7, #4]
 8005d9e:	f04f 0200 	mov.w	r2, #0
 8005da2:	f04f 0300 	mov.w	r3, #0
 8005da6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005daa:	4629      	mov	r1, r5
 8005dac:	028b      	lsls	r3, r1, #10
 8005dae:	4621      	mov	r1, r4
 8005db0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005db4:	4621      	mov	r1, r4
 8005db6:	028a      	lsls	r2, r1, #10
 8005db8:	4610      	mov	r0, r2
 8005dba:	4619      	mov	r1, r3
 8005dbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	61bb      	str	r3, [r7, #24]
 8005dc2:	61fa      	str	r2, [r7, #28]
 8005dc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dc8:	f7fa f9fe 	bl	80001c8 <__aeabi_uldivmod>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	460b      	mov	r3, r1
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0x200>)
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	0c1b      	lsrs	r3, r3, #16
 8005dda:	f003 0303 	and.w	r3, r3, #3
 8005dde:	3301      	adds	r3, #1
 8005de0:	005b      	lsls	r3, r3, #1
 8005de2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005de4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005de6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005dee:	e002      	b.n	8005df6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005df0:	4b05      	ldr	r3, [pc, #20]	@ (8005e08 <HAL_RCC_GetSysClockFreq+0x204>)
 8005df2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005df4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005df6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3750      	adds	r7, #80	@ 0x50
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e02:	bf00      	nop
 8005e04:	40023800 	.word	0x40023800
 8005e08:	00f42400 	.word	0x00f42400
 8005e0c:	007a1200 	.word	0x007a1200

08005e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e10:	b480      	push	{r7}
 8005e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e14:	4b03      	ldr	r3, [pc, #12]	@ (8005e24 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e16:	681b      	ldr	r3, [r3, #0]
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	20000000 	.word	0x20000000

08005e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e2c:	f7ff fff0 	bl	8005e10 <HAL_RCC_GetHCLKFreq>
 8005e30:	4602      	mov	r2, r0
 8005e32:	4b05      	ldr	r3, [pc, #20]	@ (8005e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	0a9b      	lsrs	r3, r3, #10
 8005e38:	f003 0307 	and.w	r3, r3, #7
 8005e3c:	4903      	ldr	r1, [pc, #12]	@ (8005e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e3e:	5ccb      	ldrb	r3, [r1, r3]
 8005e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	40023800 	.word	0x40023800
 8005e4c:	0800ad88 	.word	0x0800ad88

08005e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e54:	f7ff ffdc 	bl	8005e10 <HAL_RCC_GetHCLKFreq>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	4b05      	ldr	r3, [pc, #20]	@ (8005e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	0b5b      	lsrs	r3, r3, #13
 8005e60:	f003 0307 	and.w	r3, r3, #7
 8005e64:	4903      	ldr	r1, [pc, #12]	@ (8005e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e66:	5ccb      	ldrb	r3, [r1, r3]
 8005e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	40023800 	.word	0x40023800
 8005e74:	0800ad88 	.word	0x0800ad88

08005e78 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e80:	2300      	movs	r3, #0
 8005e82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005e84:	2300      	movs	r3, #0
 8005e86:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0301 	and.w	r3, r3, #1
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d105      	bne.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d035      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005ea0:	4b62      	ldr	r3, [pc, #392]	@ (800602c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ea6:	f7fb f95f 	bl	8001168 <HAL_GetTick>
 8005eaa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005eac:	e008      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005eae:	f7fb f95b 	bl	8001168 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d901      	bls.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e0b0      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ec0:	4b5b      	ldr	r3, [pc, #364]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1f0      	bne.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	019a      	lsls	r2, r3, #6
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	071b      	lsls	r3, r3, #28
 8005ed8:	4955      	ldr	r1, [pc, #340]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ee0:	4b52      	ldr	r3, [pc, #328]	@ (800602c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ee6:	f7fb f93f 	bl	8001168 <HAL_GetTick>
 8005eea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005eec:	e008      	b.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005eee:	f7fb f93b 	bl	8001168 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d901      	bls.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e090      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f00:	4b4b      	ldr	r3, [pc, #300]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d0f0      	beq.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 8083 	beq.w	8006020 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	60fb      	str	r3, [r7, #12]
 8005f1e:	4b44      	ldr	r3, [pc, #272]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f22:	4a43      	ldr	r2, [pc, #268]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f28:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f2a:	4b41      	ldr	r3, [pc, #260]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f32:	60fb      	str	r3, [r7, #12]
 8005f34:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005f36:	4b3f      	ldr	r3, [pc, #252]	@ (8006034 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a3e      	ldr	r2, [pc, #248]	@ (8006034 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f40:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005f42:	f7fb f911 	bl	8001168 <HAL_GetTick>
 8005f46:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005f48:	e008      	b.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f4a:	f7fb f90d 	bl	8001168 <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d901      	bls.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e062      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005f5c:	4b35      	ldr	r3, [pc, #212]	@ (8006034 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d0f0      	beq.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f68:	4b31      	ldr	r3, [pc, #196]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f70:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d02f      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f80:	693a      	ldr	r2, [r7, #16]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d028      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f86:	4b2a      	ldr	r3, [pc, #168]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f8e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f90:	4b29      	ldr	r3, [pc, #164]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005f92:	2201      	movs	r2, #1
 8005f94:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f96:	4b28      	ldr	r3, [pc, #160]	@ (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005f98:	2200      	movs	r2, #0
 8005f9a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005f9c:	4a24      	ldr	r2, [pc, #144]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005fa2:	4b23      	ldr	r3, [pc, #140]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d114      	bne.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005fae:	f7fb f8db 	bl	8001168 <HAL_GetTick>
 8005fb2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fb4:	e00a      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fb6:	f7fb f8d7 	bl	8001168 <HAL_GetTick>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d901      	bls.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e02a      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fcc:	4b18      	ldr	r3, [pc, #96]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fd0:	f003 0302 	and.w	r3, r3, #2
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d0ee      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fe0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fe4:	d10d      	bne.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005fe6:	4b12      	ldr	r3, [pc, #72]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005ff6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ffa:	490d      	ldr	r1, [pc, #52]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	608b      	str	r3, [r1, #8]
 8006000:	e005      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006002:	4b0b      	ldr	r3, [pc, #44]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	4a0a      	ldr	r2, [pc, #40]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006008:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800600c:	6093      	str	r3, [r2, #8]
 800600e:	4b08      	ldr	r3, [pc, #32]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006010:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800601a:	4905      	ldr	r1, [pc, #20]	@ (8006030 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800601c:	4313      	orrs	r3, r2
 800601e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3718      	adds	r7, #24
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	42470068 	.word	0x42470068
 8006030:	40023800 	.word	0x40023800
 8006034:	40007000 	.word	0x40007000
 8006038:	42470e40 	.word	0x42470e40

0800603c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006044:	2300      	movs	r3, #0
 8006046:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006048:	2300      	movs	r3, #0
 800604a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800604c:	2300      	movs	r3, #0
 800604e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006050:	2300      	movs	r3, #0
 8006052:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d13f      	bne.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800605a:	4b24      	ldr	r3, [pc, #144]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006062:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d006      	beq.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006070:	d12f      	bne.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006072:	4b1f      	ldr	r3, [pc, #124]	@ (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006074:	617b      	str	r3, [r7, #20]
          break;
 8006076:	e02f      	b.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006078:	4b1c      	ldr	r3, [pc, #112]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006080:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006084:	d108      	bne.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006086:	4b19      	ldr	r3, [pc, #100]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800608e:	4a19      	ldr	r2, [pc, #100]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006090:	fbb2 f3f3 	udiv	r3, r2, r3
 8006094:	613b      	str	r3, [r7, #16]
 8006096:	e007      	b.n	80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006098:	4b14      	ldr	r3, [pc, #80]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060a0:	4a15      	ldr	r2, [pc, #84]	@ (80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80060a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80060a8:	4b10      	ldr	r3, [pc, #64]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80060aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060ae:	099b      	lsrs	r3, r3, #6
 80060b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	fb02 f303 	mul.w	r3, r2, r3
 80060ba:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80060bc:	4b0b      	ldr	r3, [pc, #44]	@ (80060ec <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80060be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060c2:	0f1b      	lsrs	r3, r3, #28
 80060c4:	f003 0307 	and.w	r3, r3, #7
 80060c8:	68ba      	ldr	r2, [r7, #8]
 80060ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ce:	617b      	str	r3, [r7, #20]
          break;
 80060d0:	e002      	b.n	80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80060d2:	2300      	movs	r3, #0
 80060d4:	617b      	str	r3, [r7, #20]
          break;
 80060d6:	bf00      	nop
        }
      }
      break;
 80060d8:	e000      	b.n	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80060da:	bf00      	nop
    }
  }
  return frequency;
 80060dc:	697b      	ldr	r3, [r7, #20]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	371c      	adds	r7, #28
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	40023800 	.word	0x40023800
 80060f0:	00bb8000 	.word	0x00bb8000
 80060f4:	007a1200 	.word	0x007a1200
 80060f8:	00f42400 	.word	0x00f42400

080060fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e07b      	b.n	8006206 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	2b00      	cmp	r3, #0
 8006114:	d108      	bne.n	8006128 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800611e:	d009      	beq.n	8006134 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	61da      	str	r2, [r3, #28]
 8006126:	e005      	b.n	8006134 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d106      	bne.n	8006154 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fa fe2c 	bl	8000dac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800616a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800617c:	431a      	orrs	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006186:	431a      	orrs	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	f003 0302 	and.w	r3, r3, #2
 8006190:	431a      	orrs	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	431a      	orrs	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061a4:	431a      	orrs	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061ae:	431a      	orrs	r2, r3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a1b      	ldr	r3, [r3, #32]
 80061b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061b8:	ea42 0103 	orr.w	r1, r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	430a      	orrs	r2, r1
 80061ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	0c1b      	lsrs	r3, r3, #16
 80061d2:	f003 0104 	and.w	r1, r3, #4
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061da:	f003 0210 	and.w	r2, r3, #16
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	69da      	ldr	r2, [r3, #28]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006204:	2300      	movs	r3, #0
}
 8006206:	4618      	mov	r0, r3
 8006208:	3708      	adds	r7, #8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b082      	sub	sp, #8
 8006212:	af00      	add	r7, sp, #0
 8006214:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d101      	bne.n	8006220 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e042      	b.n	80062a6 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b00      	cmp	r3, #0
 800622a:	d106      	bne.n	800623a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7fa fe01 	bl	8000e3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2224      	movs	r2, #36	@ 0x24
 800623e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68da      	ldr	r2, [r3, #12]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006250:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 fcd0 	bl	8006bf8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	691a      	ldr	r2, [r3, #16]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006266:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	695a      	ldr	r2, [r3, #20]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006276:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68da      	ldr	r2, [r3, #12]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006286:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2220      	movs	r2, #32
 8006292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2220      	movs	r2, #32
 800629a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3708      	adds	r7, #8
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80062ae:	b480      	push	{r7}
 80062b0:	b085      	sub	sp, #20
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	60f8      	str	r0, [r7, #12]
 80062b6:	60b9      	str	r1, [r7, #8]
 80062b8:	4613      	mov	r3, r2
 80062ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	2b20      	cmp	r3, #32
 80062c6:	d121      	bne.n	800630c <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d002      	beq.n	80062d4 <HAL_UART_Transmit_IT+0x26>
 80062ce:	88fb      	ldrh	r3, [r7, #6]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e01a      	b.n	800630e <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	88fa      	ldrh	r2, [r7, #6]
 80062e2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	88fa      	ldrh	r2, [r7, #6]
 80062e8:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2221      	movs	r2, #33	@ 0x21
 80062f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68da      	ldr	r2, [r3, #12]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006306:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006308:	2300      	movs	r3, #0
 800630a:	e000      	b.n	800630e <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800630c:	2302      	movs	r3, #2
  }
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b0ba      	sub	sp, #232	@ 0xe8
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006342:	2300      	movs	r3, #0
 8006344:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006348:	2300      	movs	r3, #0
 800634a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800634e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006352:	f003 030f 	and.w	r3, r3, #15
 8006356:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800635a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800635e:	2b00      	cmp	r3, #0
 8006360:	d10f      	bne.n	8006382 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006366:	f003 0320 	and.w	r3, r3, #32
 800636a:	2b00      	cmp	r3, #0
 800636c:	d009      	beq.n	8006382 <HAL_UART_IRQHandler+0x66>
 800636e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006372:	f003 0320 	and.w	r3, r3, #32
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fb7e 	bl	8006a7c <UART_Receive_IT>
      return;
 8006380:	e273      	b.n	800686a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006382:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006386:	2b00      	cmp	r3, #0
 8006388:	f000 80de 	beq.w	8006548 <HAL_UART_IRQHandler+0x22c>
 800638c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006390:	f003 0301 	and.w	r3, r3, #1
 8006394:	2b00      	cmp	r3, #0
 8006396:	d106      	bne.n	80063a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800639c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 80d1 	beq.w	8006548 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80063a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00b      	beq.n	80063ca <HAL_UART_IRQHandler+0xae>
 80063b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d005      	beq.n	80063ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063c2:	f043 0201 	orr.w	r2, r3, #1
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ce:	f003 0304 	and.w	r3, r3, #4
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d00b      	beq.n	80063ee <HAL_UART_IRQHandler+0xd2>
 80063d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d005      	beq.n	80063ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e6:	f043 0202 	orr.w	r2, r3, #2
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063f2:	f003 0302 	and.w	r3, r3, #2
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00b      	beq.n	8006412 <HAL_UART_IRQHandler+0xf6>
 80063fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063fe:	f003 0301 	and.w	r3, r3, #1
 8006402:	2b00      	cmp	r3, #0
 8006404:	d005      	beq.n	8006412 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800640a:	f043 0204 	orr.w	r2, r3, #4
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006416:	f003 0308 	and.w	r3, r3, #8
 800641a:	2b00      	cmp	r3, #0
 800641c:	d011      	beq.n	8006442 <HAL_UART_IRQHandler+0x126>
 800641e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006422:	f003 0320 	and.w	r3, r3, #32
 8006426:	2b00      	cmp	r3, #0
 8006428:	d105      	bne.n	8006436 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800642a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	2b00      	cmp	r3, #0
 8006434:	d005      	beq.n	8006442 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800643a:	f043 0208 	orr.w	r2, r3, #8
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006446:	2b00      	cmp	r3, #0
 8006448:	f000 820a 	beq.w	8006860 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800644c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006450:	f003 0320 	and.w	r3, r3, #32
 8006454:	2b00      	cmp	r3, #0
 8006456:	d008      	beq.n	800646a <HAL_UART_IRQHandler+0x14e>
 8006458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800645c:	f003 0320 	and.w	r3, r3, #32
 8006460:	2b00      	cmp	r3, #0
 8006462:	d002      	beq.n	800646a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 fb09 	bl	8006a7c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	695b      	ldr	r3, [r3, #20]
 8006470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006474:	2b40      	cmp	r3, #64	@ 0x40
 8006476:	bf0c      	ite	eq
 8006478:	2301      	moveq	r3, #1
 800647a:	2300      	movne	r3, #0
 800647c:	b2db      	uxtb	r3, r3
 800647e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006486:	f003 0308 	and.w	r3, r3, #8
 800648a:	2b00      	cmp	r3, #0
 800648c:	d103      	bne.n	8006496 <HAL_UART_IRQHandler+0x17a>
 800648e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006492:	2b00      	cmp	r3, #0
 8006494:	d04f      	beq.n	8006536 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 fa14 	bl	80068c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	695b      	ldr	r3, [r3, #20]
 80064a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a6:	2b40      	cmp	r3, #64	@ 0x40
 80064a8:	d141      	bne.n	800652e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	3314      	adds	r3, #20
 80064b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064b8:	e853 3f00 	ldrex	r3, [r3]
 80064bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80064c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80064c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3314      	adds	r3, #20
 80064d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80064d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80064da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80064e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80064e6:	e841 2300 	strex	r3, r2, [r1]
 80064ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80064ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d1d9      	bne.n	80064aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d013      	beq.n	8006526 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006502:	4a8a      	ldr	r2, [pc, #552]	@ (800672c <HAL_UART_IRQHandler+0x410>)
 8006504:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800650a:	4618      	mov	r0, r3
 800650c:	f7fb fce6 	bl	8001edc <HAL_DMA_Abort_IT>
 8006510:	4603      	mov	r3, r0
 8006512:	2b00      	cmp	r3, #0
 8006514:	d016      	beq.n	8006544 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800651a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006520:	4610      	mov	r0, r2
 8006522:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006524:	e00e      	b.n	8006544 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 f9b6 	bl	8006898 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800652c:	e00a      	b.n	8006544 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f9b2 	bl	8006898 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006534:	e006      	b.n	8006544 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 f9ae 	bl	8006898 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006542:	e18d      	b.n	8006860 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006544:	bf00      	nop
    return;
 8006546:	e18b      	b.n	8006860 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800654c:	2b01      	cmp	r3, #1
 800654e:	f040 8167 	bne.w	8006820 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006556:	f003 0310 	and.w	r3, r3, #16
 800655a:	2b00      	cmp	r3, #0
 800655c:	f000 8160 	beq.w	8006820 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006564:	f003 0310 	and.w	r3, r3, #16
 8006568:	2b00      	cmp	r3, #0
 800656a:	f000 8159 	beq.w	8006820 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800656e:	2300      	movs	r3, #0
 8006570:	60bb      	str	r3, [r7, #8]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	60bb      	str	r3, [r7, #8]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	60bb      	str	r3, [r7, #8]
 8006582:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	695b      	ldr	r3, [r3, #20]
 800658a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800658e:	2b40      	cmp	r3, #64	@ 0x40
 8006590:	f040 80ce 	bne.w	8006730 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80065a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 80a9 	beq.w	80066fc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80065ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065b2:	429a      	cmp	r2, r3
 80065b4:	f080 80a2 	bcs.w	80066fc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065be:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065c4:	69db      	ldr	r3, [r3, #28]
 80065c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065ca:	f000 8088 	beq.w	80066de <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	330c      	adds	r3, #12
 80065d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065dc:	e853 3f00 	ldrex	r3, [r3]
 80065e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	330c      	adds	r3, #12
 80065f6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80065fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006602:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006606:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800660a:	e841 2300 	strex	r3, r2, [r1]
 800660e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006612:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1d9      	bne.n	80065ce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	3314      	adds	r3, #20
 8006620:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006622:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006624:	e853 3f00 	ldrex	r3, [r3]
 8006628:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800662a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800662c:	f023 0301 	bic.w	r3, r3, #1
 8006630:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3314      	adds	r3, #20
 800663a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800663e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006642:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006644:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006646:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800664a:	e841 2300 	strex	r3, r2, [r1]
 800664e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006650:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1e1      	bne.n	800661a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	3314      	adds	r3, #20
 800665c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006660:	e853 3f00 	ldrex	r3, [r3]
 8006664:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006666:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800666c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	3314      	adds	r3, #20
 8006676:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800667a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800667c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006680:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006682:	e841 2300 	strex	r3, r2, [r1]
 8006686:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006688:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1e3      	bne.n	8006656 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2220      	movs	r2, #32
 8006692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	330c      	adds	r3, #12
 80066a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066a6:	e853 3f00 	ldrex	r3, [r3]
 80066aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066ae:	f023 0310 	bic.w	r3, r3, #16
 80066b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	330c      	adds	r3, #12
 80066bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80066c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80066c2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066c8:	e841 2300 	strex	r3, r2, [r1]
 80066cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1e3      	bne.n	800669c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d8:	4618      	mov	r0, r3
 80066da:	f7fb fb8f 	bl	8001dfc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2202      	movs	r2, #2
 80066e2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	4619      	mov	r1, r3
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f000 f8d9 	bl	80068ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80066fa:	e0b3      	b.n	8006864 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006700:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006704:	429a      	cmp	r2, r3
 8006706:	f040 80ad 	bne.w	8006864 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800670e:	69db      	ldr	r3, [r3, #28]
 8006710:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006714:	f040 80a6 	bne.w	8006864 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2202      	movs	r2, #2
 800671c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006722:	4619      	mov	r1, r3
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 f8c1 	bl	80068ac <HAL_UARTEx_RxEventCallback>
      return;
 800672a:	e09b      	b.n	8006864 <HAL_UART_IRQHandler+0x548>
 800672c:	0800698b 	.word	0x0800698b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006738:	b29b      	uxth	r3, r3
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006744:	b29b      	uxth	r3, r3
 8006746:	2b00      	cmp	r3, #0
 8006748:	f000 808e 	beq.w	8006868 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800674c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006750:	2b00      	cmp	r3, #0
 8006752:	f000 8089 	beq.w	8006868 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	330c      	adds	r3, #12
 800675c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006760:	e853 3f00 	ldrex	r3, [r3]
 8006764:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006768:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800676c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	330c      	adds	r3, #12
 8006776:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800677a:	647a      	str	r2, [r7, #68]	@ 0x44
 800677c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006780:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006782:	e841 2300 	strex	r3, r2, [r1]
 8006786:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1e3      	bne.n	8006756 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	3314      	adds	r3, #20
 8006794:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006798:	e853 3f00 	ldrex	r3, [r3]
 800679c:	623b      	str	r3, [r7, #32]
   return(result);
 800679e:	6a3b      	ldr	r3, [r7, #32]
 80067a0:	f023 0301 	bic.w	r3, r3, #1
 80067a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	3314      	adds	r3, #20
 80067ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80067b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80067b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067ba:	e841 2300 	strex	r3, r2, [r1]
 80067be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1e3      	bne.n	800678e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2220      	movs	r2, #32
 80067ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	330c      	adds	r3, #12
 80067da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	e853 3f00 	ldrex	r3, [r3]
 80067e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f023 0310 	bic.w	r3, r3, #16
 80067ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	330c      	adds	r3, #12
 80067f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80067f8:	61fa      	str	r2, [r7, #28]
 80067fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fc:	69b9      	ldr	r1, [r7, #24]
 80067fe:	69fa      	ldr	r2, [r7, #28]
 8006800:	e841 2300 	strex	r3, r2, [r1]
 8006804:	617b      	str	r3, [r7, #20]
   return(result);
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1e3      	bne.n	80067d4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2202      	movs	r2, #2
 8006810:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006812:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006816:	4619      	mov	r1, r3
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 f847 	bl	80068ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800681e:	e023      	b.n	8006868 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006828:	2b00      	cmp	r3, #0
 800682a:	d009      	beq.n	8006840 <HAL_UART_IRQHandler+0x524>
 800682c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006834:	2b00      	cmp	r3, #0
 8006836:	d003      	beq.n	8006840 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f8b7 	bl	80069ac <UART_Transmit_IT>
    return;
 800683e:	e014      	b.n	800686a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00e      	beq.n	800686a <HAL_UART_IRQHandler+0x54e>
 800684c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006854:	2b00      	cmp	r3, #0
 8006856:	d008      	beq.n	800686a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 f8f7 	bl	8006a4c <UART_EndTransmit_IT>
    return;
 800685e:	e004      	b.n	800686a <HAL_UART_IRQHandler+0x54e>
    return;
 8006860:	bf00      	nop
 8006862:	e002      	b.n	800686a <HAL_UART_IRQHandler+0x54e>
      return;
 8006864:	bf00      	nop
 8006866:	e000      	b.n	800686a <HAL_UART_IRQHandler+0x54e>
      return;
 8006868:	bf00      	nop
  }
}
 800686a:	37e8      	adds	r7, #232	@ 0xe8
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	460b      	mov	r3, r1
 80068b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80068b8:	bf00      	nop
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b095      	sub	sp, #84	@ 0x54
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	330c      	adds	r3, #12
 80068d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d6:	e853 3f00 	ldrex	r3, [r3]
 80068da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	330c      	adds	r3, #12
 80068ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80068ec:	643a      	str	r2, [r7, #64]	@ 0x40
 80068ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80068f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068f4:	e841 2300 	strex	r3, r2, [r1]
 80068f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e5      	bne.n	80068cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	3314      	adds	r3, #20
 8006906:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006908:	6a3b      	ldr	r3, [r7, #32]
 800690a:	e853 3f00 	ldrex	r3, [r3]
 800690e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	f023 0301 	bic.w	r3, r3, #1
 8006916:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	3314      	adds	r3, #20
 800691e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006920:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006922:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006924:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006926:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006928:	e841 2300 	strex	r3, r2, [r1]
 800692c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800692e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006930:	2b00      	cmp	r3, #0
 8006932:	d1e5      	bne.n	8006900 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006938:	2b01      	cmp	r3, #1
 800693a:	d119      	bne.n	8006970 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	330c      	adds	r3, #12
 8006942:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	e853 3f00 	ldrex	r3, [r3]
 800694a:	60bb      	str	r3, [r7, #8]
   return(result);
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	f023 0310 	bic.w	r3, r3, #16
 8006952:	647b      	str	r3, [r7, #68]	@ 0x44
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	330c      	adds	r3, #12
 800695a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800695c:	61ba      	str	r2, [r7, #24]
 800695e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006960:	6979      	ldr	r1, [r7, #20]
 8006962:	69ba      	ldr	r2, [r7, #24]
 8006964:	e841 2300 	strex	r3, r2, [r1]
 8006968:	613b      	str	r3, [r7, #16]
   return(result);
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d1e5      	bne.n	800693c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2220      	movs	r2, #32
 8006974:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800697e:	bf00      	nop
 8006980:	3754      	adds	r7, #84	@ 0x54
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800698a:	b580      	push	{r7, lr}
 800698c:	b084      	sub	sp, #16
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006996:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	f7ff ff7a 	bl	8006898 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069a4:	bf00      	nop
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b085      	sub	sp, #20
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	2b21      	cmp	r3, #33	@ 0x21
 80069be:	d13e      	bne.n	8006a3e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069c8:	d114      	bne.n	80069f4 <UART_Transmit_IT+0x48>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d110      	bne.n	80069f4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	881b      	ldrh	r3, [r3, #0]
 80069dc:	461a      	mov	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069e6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a1b      	ldr	r3, [r3, #32]
 80069ec:	1c9a      	adds	r2, r3, #2
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	621a      	str	r2, [r3, #32]
 80069f2:	e008      	b.n	8006a06 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6a1b      	ldr	r3, [r3, #32]
 80069f8:	1c59      	adds	r1, r3, #1
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	6211      	str	r1, [r2, #32]
 80069fe:	781a      	ldrb	r2, [r3, #0]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	687a      	ldr	r2, [r7, #4]
 8006a12:	4619      	mov	r1, r3
 8006a14:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d10f      	bne.n	8006a3a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68da      	ldr	r2, [r3, #12]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a28:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68da      	ldr	r2, [r3, #12]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a38:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	e000      	b.n	8006a40 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a3e:	2302      	movs	r3, #2
  }
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3714      	adds	r7, #20
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68da      	ldr	r2, [r3, #12]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a62:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2220      	movs	r2, #32
 8006a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f7ff feff 	bl	8006870 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3708      	adds	r7, #8
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08c      	sub	sp, #48	@ 0x30
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006a84:	2300      	movs	r3, #0
 8006a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b22      	cmp	r3, #34	@ 0x22
 8006a96:	f040 80aa 	bne.w	8006bee <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aa2:	d115      	bne.n	8006ad0 <UART_Receive_IT+0x54>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d111      	bne.n	8006ad0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006abe:	b29a      	uxth	r2, r3
 8006ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac8:	1c9a      	adds	r2, r3, #2
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	629a      	str	r2, [r3, #40]	@ 0x28
 8006ace:	e024      	b.n	8006b1a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ade:	d007      	beq.n	8006af0 <UART_Receive_IT+0x74>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d10a      	bne.n	8006afe <UART_Receive_IT+0x82>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d106      	bne.n	8006afe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	b2da      	uxtb	r2, r3
 8006af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afa:	701a      	strb	r2, [r3, #0]
 8006afc:	e008      	b.n	8006b10 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b0a:	b2da      	uxtb	r2, r3
 8006b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b0e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	3b01      	subs	r3, #1
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	4619      	mov	r1, r3
 8006b28:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d15d      	bne.n	8006bea <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68da      	ldr	r2, [r3, #12]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f022 0220 	bic.w	r2, r2, #32
 8006b3c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68da      	ldr	r2, [r3, #12]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b4c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	695a      	ldr	r2, [r3, #20]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f022 0201 	bic.w	r2, r2, #1
 8006b5c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d135      	bne.n	8006be0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	330c      	adds	r3, #12
 8006b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	e853 3f00 	ldrex	r3, [r3]
 8006b88:	613b      	str	r3, [r7, #16]
   return(result);
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	f023 0310 	bic.w	r3, r3, #16
 8006b90:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	330c      	adds	r3, #12
 8006b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b9a:	623a      	str	r2, [r7, #32]
 8006b9c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9e:	69f9      	ldr	r1, [r7, #28]
 8006ba0:	6a3a      	ldr	r2, [r7, #32]
 8006ba2:	e841 2300 	strex	r3, r2, [r1]
 8006ba6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1e5      	bne.n	8006b7a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f003 0310 	and.w	r3, r3, #16
 8006bb8:	2b10      	cmp	r3, #16
 8006bba:	d10a      	bne.n	8006bd2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	60fb      	str	r3, [r7, #12]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	60fb      	str	r3, [r7, #12]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	60fb      	str	r3, [r7, #12]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f7ff fe67 	bl	80068ac <HAL_UARTEx_RxEventCallback>
 8006bde:	e002      	b.n	8006be6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f7ff fe4f 	bl	8006884 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006be6:	2300      	movs	r3, #0
 8006be8:	e002      	b.n	8006bf0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006bea:	2300      	movs	r3, #0
 8006bec:	e000      	b.n	8006bf0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006bee:	2302      	movs	r3, #2
  }
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3730      	adds	r7, #48	@ 0x30
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bfc:	b0c0      	sub	sp, #256	@ 0x100
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c14:	68d9      	ldr	r1, [r3, #12]
 8006c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	ea40 0301 	orr.w	r3, r0, r1
 8006c20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c26:	689a      	ldr	r2, [r3, #8]
 8006c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	431a      	orrs	r2, r3
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	431a      	orrs	r2, r3
 8006c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c50:	f021 010c 	bic.w	r1, r1, #12
 8006c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c5e:	430b      	orrs	r3, r1
 8006c60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	695b      	ldr	r3, [r3, #20]
 8006c6a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c72:	6999      	ldr	r1, [r3, #24]
 8006c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	ea40 0301 	orr.w	r3, r0, r1
 8006c7e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	4b8f      	ldr	r3, [pc, #572]	@ (8006ec4 <UART_SetConfig+0x2cc>)
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d005      	beq.n	8006c98 <UART_SetConfig+0xa0>
 8006c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	4b8d      	ldr	r3, [pc, #564]	@ (8006ec8 <UART_SetConfig+0x2d0>)
 8006c94:	429a      	cmp	r2, r3
 8006c96:	d104      	bne.n	8006ca2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c98:	f7ff f8da 	bl	8005e50 <HAL_RCC_GetPCLK2Freq>
 8006c9c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006ca0:	e003      	b.n	8006caa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ca2:	f7ff f8c1 	bl	8005e28 <HAL_RCC_GetPCLK1Freq>
 8006ca6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cae:	69db      	ldr	r3, [r3, #28]
 8006cb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cb4:	f040 810c 	bne.w	8006ed0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006cc2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006cc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006cca:	4622      	mov	r2, r4
 8006ccc:	462b      	mov	r3, r5
 8006cce:	1891      	adds	r1, r2, r2
 8006cd0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006cd2:	415b      	adcs	r3, r3
 8006cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cd6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006cda:	4621      	mov	r1, r4
 8006cdc:	eb12 0801 	adds.w	r8, r2, r1
 8006ce0:	4629      	mov	r1, r5
 8006ce2:	eb43 0901 	adc.w	r9, r3, r1
 8006ce6:	f04f 0200 	mov.w	r2, #0
 8006cea:	f04f 0300 	mov.w	r3, #0
 8006cee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cfa:	4690      	mov	r8, r2
 8006cfc:	4699      	mov	r9, r3
 8006cfe:	4623      	mov	r3, r4
 8006d00:	eb18 0303 	adds.w	r3, r8, r3
 8006d04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d08:	462b      	mov	r3, r5
 8006d0a:	eb49 0303 	adc.w	r3, r9, r3
 8006d0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d1e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d22:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d26:	460b      	mov	r3, r1
 8006d28:	18db      	adds	r3, r3, r3
 8006d2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	eb42 0303 	adc.w	r3, r2, r3
 8006d32:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d38:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d3c:	f7f9 fa44 	bl	80001c8 <__aeabi_uldivmod>
 8006d40:	4602      	mov	r2, r0
 8006d42:	460b      	mov	r3, r1
 8006d44:	4b61      	ldr	r3, [pc, #388]	@ (8006ecc <UART_SetConfig+0x2d4>)
 8006d46:	fba3 2302 	umull	r2, r3, r3, r2
 8006d4a:	095b      	lsrs	r3, r3, #5
 8006d4c:	011c      	lsls	r4, r3, #4
 8006d4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d52:	2200      	movs	r2, #0
 8006d54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d58:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d5c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d60:	4642      	mov	r2, r8
 8006d62:	464b      	mov	r3, r9
 8006d64:	1891      	adds	r1, r2, r2
 8006d66:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006d68:	415b      	adcs	r3, r3
 8006d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d6c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006d70:	4641      	mov	r1, r8
 8006d72:	eb12 0a01 	adds.w	sl, r2, r1
 8006d76:	4649      	mov	r1, r9
 8006d78:	eb43 0b01 	adc.w	fp, r3, r1
 8006d7c:	f04f 0200 	mov.w	r2, #0
 8006d80:	f04f 0300 	mov.w	r3, #0
 8006d84:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d88:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d90:	4692      	mov	sl, r2
 8006d92:	469b      	mov	fp, r3
 8006d94:	4643      	mov	r3, r8
 8006d96:	eb1a 0303 	adds.w	r3, sl, r3
 8006d9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d9e:	464b      	mov	r3, r9
 8006da0:	eb4b 0303 	adc.w	r3, fp, r3
 8006da4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006db4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006db8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	18db      	adds	r3, r3, r3
 8006dc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dc2:	4613      	mov	r3, r2
 8006dc4:	eb42 0303 	adc.w	r3, r2, r3
 8006dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006dce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006dd2:	f7f9 f9f9 	bl	80001c8 <__aeabi_uldivmod>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	4611      	mov	r1, r2
 8006ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8006ecc <UART_SetConfig+0x2d4>)
 8006dde:	fba3 2301 	umull	r2, r3, r3, r1
 8006de2:	095b      	lsrs	r3, r3, #5
 8006de4:	2264      	movs	r2, #100	@ 0x64
 8006de6:	fb02 f303 	mul.w	r3, r2, r3
 8006dea:	1acb      	subs	r3, r1, r3
 8006dec:	00db      	lsls	r3, r3, #3
 8006dee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006df2:	4b36      	ldr	r3, [pc, #216]	@ (8006ecc <UART_SetConfig+0x2d4>)
 8006df4:	fba3 2302 	umull	r2, r3, r3, r2
 8006df8:	095b      	lsrs	r3, r3, #5
 8006dfa:	005b      	lsls	r3, r3, #1
 8006dfc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e00:	441c      	add	r4, r3
 8006e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e06:	2200      	movs	r2, #0
 8006e08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e0c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e10:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e14:	4642      	mov	r2, r8
 8006e16:	464b      	mov	r3, r9
 8006e18:	1891      	adds	r1, r2, r2
 8006e1a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e1c:	415b      	adcs	r3, r3
 8006e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e24:	4641      	mov	r1, r8
 8006e26:	1851      	adds	r1, r2, r1
 8006e28:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e2a:	4649      	mov	r1, r9
 8006e2c:	414b      	adcs	r3, r1
 8006e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e30:	f04f 0200 	mov.w	r2, #0
 8006e34:	f04f 0300 	mov.w	r3, #0
 8006e38:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e3c:	4659      	mov	r1, fp
 8006e3e:	00cb      	lsls	r3, r1, #3
 8006e40:	4651      	mov	r1, sl
 8006e42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e46:	4651      	mov	r1, sl
 8006e48:	00ca      	lsls	r2, r1, #3
 8006e4a:	4610      	mov	r0, r2
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	4603      	mov	r3, r0
 8006e50:	4642      	mov	r2, r8
 8006e52:	189b      	adds	r3, r3, r2
 8006e54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e58:	464b      	mov	r3, r9
 8006e5a:	460a      	mov	r2, r1
 8006e5c:	eb42 0303 	adc.w	r3, r2, r3
 8006e60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e70:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006e74:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e78:	460b      	mov	r3, r1
 8006e7a:	18db      	adds	r3, r3, r3
 8006e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e7e:	4613      	mov	r3, r2
 8006e80:	eb42 0303 	adc.w	r3, r2, r3
 8006e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e86:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e8a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006e8e:	f7f9 f99b 	bl	80001c8 <__aeabi_uldivmod>
 8006e92:	4602      	mov	r2, r0
 8006e94:	460b      	mov	r3, r1
 8006e96:	4b0d      	ldr	r3, [pc, #52]	@ (8006ecc <UART_SetConfig+0x2d4>)
 8006e98:	fba3 1302 	umull	r1, r3, r3, r2
 8006e9c:	095b      	lsrs	r3, r3, #5
 8006e9e:	2164      	movs	r1, #100	@ 0x64
 8006ea0:	fb01 f303 	mul.w	r3, r1, r3
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	00db      	lsls	r3, r3, #3
 8006ea8:	3332      	adds	r3, #50	@ 0x32
 8006eaa:	4a08      	ldr	r2, [pc, #32]	@ (8006ecc <UART_SetConfig+0x2d4>)
 8006eac:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb0:	095b      	lsrs	r3, r3, #5
 8006eb2:	f003 0207 	and.w	r2, r3, #7
 8006eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4422      	add	r2, r4
 8006ebe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ec0:	e106      	b.n	80070d0 <UART_SetConfig+0x4d8>
 8006ec2:	bf00      	nop
 8006ec4:	40011000 	.word	0x40011000
 8006ec8:	40011400 	.word	0x40011400
 8006ecc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ed0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006eda:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006ede:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006ee2:	4642      	mov	r2, r8
 8006ee4:	464b      	mov	r3, r9
 8006ee6:	1891      	adds	r1, r2, r2
 8006ee8:	6239      	str	r1, [r7, #32]
 8006eea:	415b      	adcs	r3, r3
 8006eec:	627b      	str	r3, [r7, #36]	@ 0x24
 8006eee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ef2:	4641      	mov	r1, r8
 8006ef4:	1854      	adds	r4, r2, r1
 8006ef6:	4649      	mov	r1, r9
 8006ef8:	eb43 0501 	adc.w	r5, r3, r1
 8006efc:	f04f 0200 	mov.w	r2, #0
 8006f00:	f04f 0300 	mov.w	r3, #0
 8006f04:	00eb      	lsls	r3, r5, #3
 8006f06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f0a:	00e2      	lsls	r2, r4, #3
 8006f0c:	4614      	mov	r4, r2
 8006f0e:	461d      	mov	r5, r3
 8006f10:	4643      	mov	r3, r8
 8006f12:	18e3      	adds	r3, r4, r3
 8006f14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f18:	464b      	mov	r3, r9
 8006f1a:	eb45 0303 	adc.w	r3, r5, r3
 8006f1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f32:	f04f 0200 	mov.w	r2, #0
 8006f36:	f04f 0300 	mov.w	r3, #0
 8006f3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f3e:	4629      	mov	r1, r5
 8006f40:	008b      	lsls	r3, r1, #2
 8006f42:	4621      	mov	r1, r4
 8006f44:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f48:	4621      	mov	r1, r4
 8006f4a:	008a      	lsls	r2, r1, #2
 8006f4c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f50:	f7f9 f93a 	bl	80001c8 <__aeabi_uldivmod>
 8006f54:	4602      	mov	r2, r0
 8006f56:	460b      	mov	r3, r1
 8006f58:	4b60      	ldr	r3, [pc, #384]	@ (80070dc <UART_SetConfig+0x4e4>)
 8006f5a:	fba3 2302 	umull	r2, r3, r3, r2
 8006f5e:	095b      	lsrs	r3, r3, #5
 8006f60:	011c      	lsls	r4, r3, #4
 8006f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f66:	2200      	movs	r2, #0
 8006f68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f6c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f70:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006f74:	4642      	mov	r2, r8
 8006f76:	464b      	mov	r3, r9
 8006f78:	1891      	adds	r1, r2, r2
 8006f7a:	61b9      	str	r1, [r7, #24]
 8006f7c:	415b      	adcs	r3, r3
 8006f7e:	61fb      	str	r3, [r7, #28]
 8006f80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f84:	4641      	mov	r1, r8
 8006f86:	1851      	adds	r1, r2, r1
 8006f88:	6139      	str	r1, [r7, #16]
 8006f8a:	4649      	mov	r1, r9
 8006f8c:	414b      	adcs	r3, r1
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	f04f 0200 	mov.w	r2, #0
 8006f94:	f04f 0300 	mov.w	r3, #0
 8006f98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f9c:	4659      	mov	r1, fp
 8006f9e:	00cb      	lsls	r3, r1, #3
 8006fa0:	4651      	mov	r1, sl
 8006fa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fa6:	4651      	mov	r1, sl
 8006fa8:	00ca      	lsls	r2, r1, #3
 8006faa:	4610      	mov	r0, r2
 8006fac:	4619      	mov	r1, r3
 8006fae:	4603      	mov	r3, r0
 8006fb0:	4642      	mov	r2, r8
 8006fb2:	189b      	adds	r3, r3, r2
 8006fb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fb8:	464b      	mov	r3, r9
 8006fba:	460a      	mov	r2, r1
 8006fbc:	eb42 0303 	adc.w	r3, r2, r3
 8006fc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006fce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006fd0:	f04f 0200 	mov.w	r2, #0
 8006fd4:	f04f 0300 	mov.w	r3, #0
 8006fd8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006fdc:	4649      	mov	r1, r9
 8006fde:	008b      	lsls	r3, r1, #2
 8006fe0:	4641      	mov	r1, r8
 8006fe2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fe6:	4641      	mov	r1, r8
 8006fe8:	008a      	lsls	r2, r1, #2
 8006fea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006fee:	f7f9 f8eb 	bl	80001c8 <__aeabi_uldivmod>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	4611      	mov	r1, r2
 8006ff8:	4b38      	ldr	r3, [pc, #224]	@ (80070dc <UART_SetConfig+0x4e4>)
 8006ffa:	fba3 2301 	umull	r2, r3, r3, r1
 8006ffe:	095b      	lsrs	r3, r3, #5
 8007000:	2264      	movs	r2, #100	@ 0x64
 8007002:	fb02 f303 	mul.w	r3, r2, r3
 8007006:	1acb      	subs	r3, r1, r3
 8007008:	011b      	lsls	r3, r3, #4
 800700a:	3332      	adds	r3, #50	@ 0x32
 800700c:	4a33      	ldr	r2, [pc, #204]	@ (80070dc <UART_SetConfig+0x4e4>)
 800700e:	fba2 2303 	umull	r2, r3, r2, r3
 8007012:	095b      	lsrs	r3, r3, #5
 8007014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007018:	441c      	add	r4, r3
 800701a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800701e:	2200      	movs	r2, #0
 8007020:	673b      	str	r3, [r7, #112]	@ 0x70
 8007022:	677a      	str	r2, [r7, #116]	@ 0x74
 8007024:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007028:	4642      	mov	r2, r8
 800702a:	464b      	mov	r3, r9
 800702c:	1891      	adds	r1, r2, r2
 800702e:	60b9      	str	r1, [r7, #8]
 8007030:	415b      	adcs	r3, r3
 8007032:	60fb      	str	r3, [r7, #12]
 8007034:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007038:	4641      	mov	r1, r8
 800703a:	1851      	adds	r1, r2, r1
 800703c:	6039      	str	r1, [r7, #0]
 800703e:	4649      	mov	r1, r9
 8007040:	414b      	adcs	r3, r1
 8007042:	607b      	str	r3, [r7, #4]
 8007044:	f04f 0200 	mov.w	r2, #0
 8007048:	f04f 0300 	mov.w	r3, #0
 800704c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007050:	4659      	mov	r1, fp
 8007052:	00cb      	lsls	r3, r1, #3
 8007054:	4651      	mov	r1, sl
 8007056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800705a:	4651      	mov	r1, sl
 800705c:	00ca      	lsls	r2, r1, #3
 800705e:	4610      	mov	r0, r2
 8007060:	4619      	mov	r1, r3
 8007062:	4603      	mov	r3, r0
 8007064:	4642      	mov	r2, r8
 8007066:	189b      	adds	r3, r3, r2
 8007068:	66bb      	str	r3, [r7, #104]	@ 0x68
 800706a:	464b      	mov	r3, r9
 800706c:	460a      	mov	r2, r1
 800706e:	eb42 0303 	adc.w	r3, r2, r3
 8007072:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	663b      	str	r3, [r7, #96]	@ 0x60
 800707e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007080:	f04f 0200 	mov.w	r2, #0
 8007084:	f04f 0300 	mov.w	r3, #0
 8007088:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800708c:	4649      	mov	r1, r9
 800708e:	008b      	lsls	r3, r1, #2
 8007090:	4641      	mov	r1, r8
 8007092:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007096:	4641      	mov	r1, r8
 8007098:	008a      	lsls	r2, r1, #2
 800709a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800709e:	f7f9 f893 	bl	80001c8 <__aeabi_uldivmod>
 80070a2:	4602      	mov	r2, r0
 80070a4:	460b      	mov	r3, r1
 80070a6:	4b0d      	ldr	r3, [pc, #52]	@ (80070dc <UART_SetConfig+0x4e4>)
 80070a8:	fba3 1302 	umull	r1, r3, r3, r2
 80070ac:	095b      	lsrs	r3, r3, #5
 80070ae:	2164      	movs	r1, #100	@ 0x64
 80070b0:	fb01 f303 	mul.w	r3, r1, r3
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	011b      	lsls	r3, r3, #4
 80070b8:	3332      	adds	r3, #50	@ 0x32
 80070ba:	4a08      	ldr	r2, [pc, #32]	@ (80070dc <UART_SetConfig+0x4e4>)
 80070bc:	fba2 2303 	umull	r2, r3, r2, r3
 80070c0:	095b      	lsrs	r3, r3, #5
 80070c2:	f003 020f 	and.w	r2, r3, #15
 80070c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4422      	add	r2, r4
 80070ce:	609a      	str	r2, [r3, #8]
}
 80070d0:	bf00      	nop
 80070d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80070d6:	46bd      	mov	sp, r7
 80070d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070dc:	51eb851f 	.word	0x51eb851f

080070e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070e0:	b084      	sub	sp, #16
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b084      	sub	sp, #16
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
 80070ea:	f107 001c 	add.w	r0, r7, #28
 80070ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070f2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d123      	bne.n	8007142 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800710e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007122:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007126:	2b01      	cmp	r3, #1
 8007128:	d105      	bne.n	8007136 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f9dc 	bl	80074f4 <USB_CoreReset>
 800713c:	4603      	mov	r3, r0
 800713e:	73fb      	strb	r3, [r7, #15]
 8007140:	e01b      	b.n	800717a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 f9d0 	bl	80074f4 <USB_CoreReset>
 8007154:	4603      	mov	r3, r0
 8007156:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007158:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800715c:	2b00      	cmp	r3, #0
 800715e:	d106      	bne.n	800716e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007164:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	639a      	str	r2, [r3, #56]	@ 0x38
 800716c:	e005      	b.n	800717a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007172:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800717a:	7fbb      	ldrb	r3, [r7, #30]
 800717c:	2b01      	cmp	r3, #1
 800717e:	d10b      	bne.n	8007198 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	f043 0206 	orr.w	r2, r3, #6
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f043 0220 	orr.w	r2, r3, #32
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007198:	7bfb      	ldrb	r3, [r7, #15]
}
 800719a:	4618      	mov	r0, r3
 800719c:	3710      	adds	r7, #16
 800719e:	46bd      	mov	sp, r7
 80071a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071a4:	b004      	add	sp, #16
 80071a6:	4770      	bx	lr

080071a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f043 0201 	orr.w	r2, r3, #1
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	370c      	adds	r7, #12
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr

080071ca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071ca:	b480      	push	{r7}
 80071cc:	b083      	sub	sp, #12
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	f023 0201 	bic.w	r2, r3, #1
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	460b      	mov	r3, r1
 80071f6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80071f8:	2300      	movs	r3, #0
 80071fa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007208:	78fb      	ldrb	r3, [r7, #3]
 800720a:	2b01      	cmp	r3, #1
 800720c:	d115      	bne.n	800723a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800721a:	200a      	movs	r0, #10
 800721c:	f7f9 ffb0 	bl	8001180 <HAL_Delay>
      ms += 10U;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	330a      	adds	r3, #10
 8007224:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 f956 	bl	80074d8 <USB_GetMode>
 800722c:	4603      	mov	r3, r0
 800722e:	2b01      	cmp	r3, #1
 8007230:	d01e      	beq.n	8007270 <USB_SetCurrentMode+0x84>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2bc7      	cmp	r3, #199	@ 0xc7
 8007236:	d9f0      	bls.n	800721a <USB_SetCurrentMode+0x2e>
 8007238:	e01a      	b.n	8007270 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800723a:	78fb      	ldrb	r3, [r7, #3]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d115      	bne.n	800726c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800724c:	200a      	movs	r0, #10
 800724e:	f7f9 ff97 	bl	8001180 <HAL_Delay>
      ms += 10U;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	330a      	adds	r3, #10
 8007256:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 f93d 	bl	80074d8 <USB_GetMode>
 800725e:	4603      	mov	r3, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d005      	beq.n	8007270 <USB_SetCurrentMode+0x84>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2bc7      	cmp	r3, #199	@ 0xc7
 8007268:	d9f0      	bls.n	800724c <USB_SetCurrentMode+0x60>
 800726a:	e001      	b.n	8007270 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	e005      	b.n	800727c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2bc8      	cmp	r3, #200	@ 0xc8
 8007274:	d101      	bne.n	800727a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e000      	b.n	800727c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3710      	adds	r7, #16
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007284:	b480      	push	{r7}
 8007286:	b085      	sub	sp, #20
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800728e:	2300      	movs	r3, #0
 8007290:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	3301      	adds	r3, #1
 8007296:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800729e:	d901      	bls.n	80072a4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e01b      	b.n	80072dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	691b      	ldr	r3, [r3, #16]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	daf2      	bge.n	8007292 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80072ac:	2300      	movs	r3, #0
 80072ae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	019b      	lsls	r3, r3, #6
 80072b4:	f043 0220 	orr.w	r2, r3, #32
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	3301      	adds	r3, #1
 80072c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072c8:	d901      	bls.n	80072ce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80072ca:	2303      	movs	r3, #3
 80072cc:	e006      	b.n	80072dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	f003 0320 	and.w	r3, r3, #32
 80072d6:	2b20      	cmp	r3, #32
 80072d8:	d0f0      	beq.n	80072bc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3714      	adds	r7, #20
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b085      	sub	sp, #20
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072f0:	2300      	movs	r3, #0
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	3301      	adds	r3, #1
 80072f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007300:	d901      	bls.n	8007306 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	e018      	b.n	8007338 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	2b00      	cmp	r3, #0
 800730c:	daf2      	bge.n	80072f4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800730e:	2300      	movs	r3, #0
 8007310:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2210      	movs	r2, #16
 8007316:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	3301      	adds	r3, #1
 800731c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007324:	d901      	bls.n	800732a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e006      	b.n	8007338 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	f003 0310 	and.w	r3, r3, #16
 8007332:	2b10      	cmp	r3, #16
 8007334:	d0f0      	beq.n	8007318 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007336:	2300      	movs	r3, #0
}
 8007338:	4618      	mov	r0, r3
 800733a:	3714      	adds	r7, #20
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007344:	b480      	push	{r7}
 8007346:	b089      	sub	sp, #36	@ 0x24
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	4611      	mov	r1, r2
 8007350:	461a      	mov	r2, r3
 8007352:	460b      	mov	r3, r1
 8007354:	71fb      	strb	r3, [r7, #7]
 8007356:	4613      	mov	r3, r2
 8007358:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007362:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007366:	2b00      	cmp	r3, #0
 8007368:	d123      	bne.n	80073b2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800736a:	88bb      	ldrh	r3, [r7, #4]
 800736c:	3303      	adds	r3, #3
 800736e:	089b      	lsrs	r3, r3, #2
 8007370:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007372:	2300      	movs	r3, #0
 8007374:	61bb      	str	r3, [r7, #24]
 8007376:	e018      	b.n	80073aa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007378:	79fb      	ldrb	r3, [r7, #7]
 800737a:	031a      	lsls	r2, r3, #12
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	4413      	add	r3, r2
 8007380:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007384:	461a      	mov	r2, r3
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800738c:	69fb      	ldr	r3, [r7, #28]
 800738e:	3301      	adds	r3, #1
 8007390:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	3301      	adds	r3, #1
 8007396:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	3301      	adds	r3, #1
 800739c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800739e:	69fb      	ldr	r3, [r7, #28]
 80073a0:	3301      	adds	r3, #1
 80073a2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	3301      	adds	r3, #1
 80073a8:	61bb      	str	r3, [r7, #24]
 80073aa:	69ba      	ldr	r2, [r7, #24]
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d3e2      	bcc.n	8007378 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3724      	adds	r7, #36	@ 0x24
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b08b      	sub	sp, #44	@ 0x2c
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	4613      	mov	r3, r2
 80073cc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80073d6:	88fb      	ldrh	r3, [r7, #6]
 80073d8:	089b      	lsrs	r3, r3, #2
 80073da:	b29b      	uxth	r3, r3
 80073dc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80073de:	88fb      	ldrh	r3, [r7, #6]
 80073e0:	f003 0303 	and.w	r3, r3, #3
 80073e4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80073e6:	2300      	movs	r3, #0
 80073e8:	623b      	str	r3, [r7, #32]
 80073ea:	e014      	b.n	8007416 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f6:	601a      	str	r2, [r3, #0]
    pDest++;
 80073f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073fa:	3301      	adds	r3, #1
 80073fc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80073fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007400:	3301      	adds	r3, #1
 8007402:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007406:	3301      	adds	r3, #1
 8007408:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800740a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740c:	3301      	adds	r3, #1
 800740e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007410:	6a3b      	ldr	r3, [r7, #32]
 8007412:	3301      	adds	r3, #1
 8007414:	623b      	str	r3, [r7, #32]
 8007416:	6a3a      	ldr	r2, [r7, #32]
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	429a      	cmp	r2, r3
 800741c:	d3e6      	bcc.n	80073ec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800741e:	8bfb      	ldrh	r3, [r7, #30]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d01e      	beq.n	8007462 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007424:	2300      	movs	r3, #0
 8007426:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007428:	69bb      	ldr	r3, [r7, #24]
 800742a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800742e:	461a      	mov	r2, r3
 8007430:	f107 0310 	add.w	r3, r7, #16
 8007434:	6812      	ldr	r2, [r2, #0]
 8007436:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007438:	693a      	ldr	r2, [r7, #16]
 800743a:	6a3b      	ldr	r3, [r7, #32]
 800743c:	b2db      	uxtb	r3, r3
 800743e:	00db      	lsls	r3, r3, #3
 8007440:	fa22 f303 	lsr.w	r3, r2, r3
 8007444:	b2da      	uxtb	r2, r3
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	701a      	strb	r2, [r3, #0]
      i++;
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	3301      	adds	r3, #1
 800744e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007452:	3301      	adds	r3, #1
 8007454:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007456:	8bfb      	ldrh	r3, [r7, #30]
 8007458:	3b01      	subs	r3, #1
 800745a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800745c:	8bfb      	ldrh	r3, [r7, #30]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1ea      	bne.n	8007438 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007464:	4618      	mov	r0, r3
 8007466:	372c      	adds	r7, #44	@ 0x2c
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	695b      	ldr	r3, [r3, #20]
 800747c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	4013      	ands	r3, r2
 8007486:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007488:	68fb      	ldr	r3, [r7, #12]
}
 800748a:	4618      	mov	r0, r3
 800748c:	3714      	adds	r7, #20
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr

08007496 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007496:	b480      	push	{r7}
 8007498:	b085      	sub	sp, #20
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
 800749e:	460b      	mov	r3, r1
 80074a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80074a6:	78fb      	ldrb	r3, [r7, #3]
 80074a8:	015a      	lsls	r2, r3, #5
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	4413      	add	r3, r2
 80074ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80074b6:	78fb      	ldrb	r3, [r7, #3]
 80074b8:	015a      	lsls	r2, r3, #5
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	4413      	add	r3, r2
 80074be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	68ba      	ldr	r2, [r7, #8]
 80074c6:	4013      	ands	r3, r2
 80074c8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80074ca:	68bb      	ldr	r3, [r7, #8]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3714      	adds	r7, #20
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	f003 0301 	and.w	r3, r3, #1
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b085      	sub	sp, #20
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074fc:	2300      	movs	r3, #0
 80074fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	3301      	adds	r3, #1
 8007504:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800750c:	d901      	bls.n	8007512 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800750e:	2303      	movs	r3, #3
 8007510:	e022      	b.n	8007558 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	2b00      	cmp	r3, #0
 8007518:	daf2      	bge.n	8007500 <USB_CoreReset+0xc>

  count = 10U;
 800751a:	230a      	movs	r3, #10
 800751c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800751e:	e002      	b.n	8007526 <USB_CoreReset+0x32>
  {
    count--;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	3b01      	subs	r3, #1
 8007524:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d1f9      	bne.n	8007520 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	f043 0201 	orr.w	r2, r3, #1
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	3301      	adds	r3, #1
 800753c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007544:	d901      	bls.n	800754a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e006      	b.n	8007558 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b01      	cmp	r3, #1
 8007554:	d0f0      	beq.n	8007538 <USB_CoreReset+0x44>

  return HAL_OK;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007564:	b084      	sub	sp, #16
 8007566:	b580      	push	{r7, lr}
 8007568:	b086      	sub	sp, #24
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
 800756e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007572:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007576:	2300      	movs	r3, #0
 8007578:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007584:	461a      	mov	r2, r3
 8007586:	2300      	movs	r3, #0
 8007588:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800758e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d119      	bne.n	80075ee <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80075ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d10a      	bne.n	80075d8 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80075d0:	f043 0304 	orr.w	r3, r3, #4
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	e014      	b.n	8007602 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80075e6:	f023 0304 	bic.w	r3, r3, #4
 80075ea:	6013      	str	r3, [r2, #0]
 80075ec:	e009      	b.n	8007602 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80075fc:	f023 0304 	bic.w	r3, r3, #4
 8007600:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007602:	2110      	movs	r1, #16
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f7ff fe3d 	bl	8007284 <USB_FlushTxFifo>
 800760a:	4603      	mov	r3, r0
 800760c:	2b00      	cmp	r3, #0
 800760e:	d001      	beq.n	8007614 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f7ff fe67 	bl	80072e8 <USB_FlushRxFifo>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d001      	beq.n	8007624 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007624:	2300      	movs	r3, #0
 8007626:	613b      	str	r3, [r7, #16]
 8007628:	e015      	b.n	8007656 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	015a      	lsls	r2, r3, #5
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	4413      	add	r3, r2
 8007632:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007636:	461a      	mov	r2, r3
 8007638:	f04f 33ff 	mov.w	r3, #4294967295
 800763c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	015a      	lsls	r2, r3, #5
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	4413      	add	r3, r2
 8007646:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800764a:	461a      	mov	r2, r3
 800764c:	2300      	movs	r3, #0
 800764e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	3301      	adds	r3, #1
 8007654:	613b      	str	r3, [r7, #16]
 8007656:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800765a:	461a      	mov	r2, r3
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	4293      	cmp	r3, r2
 8007660:	d3e3      	bcc.n	800762a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2200      	movs	r2, #0
 8007666:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f04f 32ff 	mov.w	r2, #4294967295
 800766e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	4a18      	ldr	r2, [pc, #96]	@ (80076d4 <USB_HostInit+0x170>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d10b      	bne.n	8007690 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800767e:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a15      	ldr	r2, [pc, #84]	@ (80076d8 <USB_HostInit+0x174>)
 8007684:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a14      	ldr	r2, [pc, #80]	@ (80076dc <USB_HostInit+0x178>)
 800768a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800768e:	e009      	b.n	80076a4 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2280      	movs	r2, #128	@ 0x80
 8007694:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a11      	ldr	r2, [pc, #68]	@ (80076e0 <USB_HostInit+0x17c>)
 800769a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	4a11      	ldr	r2, [pc, #68]	@ (80076e4 <USB_HostInit+0x180>)
 80076a0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80076a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d105      	bne.n	80076b8 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	f043 0210 	orr.w	r2, r3, #16
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	699a      	ldr	r2, [r3, #24]
 80076bc:	4b0a      	ldr	r3, [pc, #40]	@ (80076e8 <USB_HostInit+0x184>)
 80076be:	4313      	orrs	r3, r2
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80076c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3718      	adds	r7, #24
 80076ca:	46bd      	mov	sp, r7
 80076cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80076d0:	b004      	add	sp, #16
 80076d2:	4770      	bx	lr
 80076d4:	40040000 	.word	0x40040000
 80076d8:	01000200 	.word	0x01000200
 80076dc:	00e00300 	.word	0x00e00300
 80076e0:	00600080 	.word	0x00600080
 80076e4:	004000e0 	.word	0x004000e0
 80076e8:	a3200008 	.word	0xa3200008

080076ec <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	460b      	mov	r3, r1
 80076f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800770a:	f023 0303 	bic.w	r3, r3, #3
 800770e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	78fb      	ldrb	r3, [r7, #3]
 800771a:	f003 0303 	and.w	r3, r3, #3
 800771e:	68f9      	ldr	r1, [r7, #12]
 8007720:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007724:	4313      	orrs	r3, r2
 8007726:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007728:	78fb      	ldrb	r3, [r7, #3]
 800772a:	2b01      	cmp	r3, #1
 800772c:	d107      	bne.n	800773e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007734:	461a      	mov	r2, r3
 8007736:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800773a:	6053      	str	r3, [r2, #4]
 800773c:	e00c      	b.n	8007758 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800773e:	78fb      	ldrb	r3, [r7, #3]
 8007740:	2b02      	cmp	r3, #2
 8007742:	d107      	bne.n	8007754 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800774a:	461a      	mov	r2, r3
 800774c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007750:	6053      	str	r3, [r2, #4]
 8007752:	e001      	b.n	8007758 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	e000      	b.n	800775a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007758:	2300      	movs	r3, #0
}
 800775a:	4618      	mov	r0, r3
 800775c:	3714      	adds	r7, #20
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr

08007766 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8007766:	b580      	push	{r7, lr}
 8007768:	b084      	sub	sp, #16
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007772:	2300      	movs	r3, #0
 8007774:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007786:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007794:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007796:	2064      	movs	r0, #100	@ 0x64
 8007798:	f7f9 fcf2 	bl	8001180 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80077a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077a8:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80077aa:	200a      	movs	r0, #10
 80077ac:	f7f9 fce8 	bl	8001180 <HAL_Delay>

  return HAL_OK;
 80077b0:	2300      	movs	r3, #0
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3710      	adds	r7, #16
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}

080077ba <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b085      	sub	sp, #20
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
 80077c2:	460b      	mov	r3, r1
 80077c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80077ca:	2300      	movs	r3, #0
 80077cc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80077de:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d109      	bne.n	80077fe <USB_DriveVbus+0x44>
 80077ea:	78fb      	ldrb	r3, [r7, #3]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d106      	bne.n	80077fe <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80077f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80077fc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007808:	d109      	bne.n	800781e <USB_DriveVbus+0x64>
 800780a:	78fb      	ldrb	r3, [r7, #3]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d106      	bne.n	800781e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007818:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800781c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007838:	2300      	movs	r3, #0
 800783a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	0c5b      	lsrs	r3, r3, #17
 800784a:	f003 0303 	and.w	r3, r3, #3
}
 800784e:	4618      	mov	r0, r3
 8007850:	3714      	adds	r7, #20
 8007852:	46bd      	mov	sp, r7
 8007854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007858:	4770      	bx	lr

0800785a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800785a:	b480      	push	{r7}
 800785c:	b085      	sub	sp, #20
 800785e:	af00      	add	r7, sp, #0
 8007860:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	b29b      	uxth	r3, r3
}
 8007870:	4618      	mov	r0, r3
 8007872:	3714      	adds	r7, #20
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b088      	sub	sp, #32
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	4608      	mov	r0, r1
 8007886:	4611      	mov	r1, r2
 8007888:	461a      	mov	r2, r3
 800788a:	4603      	mov	r3, r0
 800788c:	70fb      	strb	r3, [r7, #3]
 800788e:	460b      	mov	r3, r1
 8007890:	70bb      	strb	r3, [r7, #2]
 8007892:	4613      	mov	r3, r2
 8007894:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007896:	2300      	movs	r3, #0
 8007898:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800789e:	78fb      	ldrb	r3, [r7, #3]
 80078a0:	015a      	lsls	r2, r3, #5
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	4413      	add	r3, r2
 80078a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078aa:	461a      	mov	r2, r3
 80078ac:	f04f 33ff 	mov.w	r3, #4294967295
 80078b0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80078b2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80078b6:	2b03      	cmp	r3, #3
 80078b8:	d87c      	bhi.n	80079b4 <USB_HC_Init+0x138>
 80078ba:	a201      	add	r2, pc, #4	@ (adr r2, 80078c0 <USB_HC_Init+0x44>)
 80078bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c0:	080078d1 	.word	0x080078d1
 80078c4:	08007977 	.word	0x08007977
 80078c8:	080078d1 	.word	0x080078d1
 80078cc:	08007939 	.word	0x08007939
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80078d0:	78fb      	ldrb	r3, [r7, #3]
 80078d2:	015a      	lsls	r2, r3, #5
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	4413      	add	r3, r2
 80078d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078dc:	461a      	mov	r2, r3
 80078de:	f240 439d 	movw	r3, #1181	@ 0x49d
 80078e2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80078e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	da10      	bge.n	800790e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80078ec:	78fb      	ldrb	r3, [r7, #3]
 80078ee:	015a      	lsls	r2, r3, #5
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	4413      	add	r3, r2
 80078f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	78fa      	ldrb	r2, [r7, #3]
 80078fc:	0151      	lsls	r1, r2, #5
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	440a      	add	r2, r1
 8007902:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007906:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800790a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800790c:	e055      	b.n	80079ba <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a6f      	ldr	r2, [pc, #444]	@ (8007ad0 <USB_HC_Init+0x254>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d151      	bne.n	80079ba <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007916:	78fb      	ldrb	r3, [r7, #3]
 8007918:	015a      	lsls	r2, r3, #5
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	4413      	add	r3, r2
 800791e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	78fa      	ldrb	r2, [r7, #3]
 8007926:	0151      	lsls	r1, r2, #5
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	440a      	add	r2, r1
 800792c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007930:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007934:	60d3      	str	r3, [r2, #12]
      break;
 8007936:	e040      	b.n	80079ba <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007938:	78fb      	ldrb	r3, [r7, #3]
 800793a:	015a      	lsls	r2, r3, #5
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	4413      	add	r3, r2
 8007940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007944:	461a      	mov	r2, r3
 8007946:	f240 639d 	movw	r3, #1693	@ 0x69d
 800794a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800794c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007950:	2b00      	cmp	r3, #0
 8007952:	da34      	bge.n	80079be <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007954:	78fb      	ldrb	r3, [r7, #3]
 8007956:	015a      	lsls	r2, r3, #5
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	4413      	add	r3, r2
 800795c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	78fa      	ldrb	r2, [r7, #3]
 8007964:	0151      	lsls	r1, r2, #5
 8007966:	693a      	ldr	r2, [r7, #16]
 8007968:	440a      	add	r2, r1
 800796a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800796e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007972:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007974:	e023      	b.n	80079be <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007976:	78fb      	ldrb	r3, [r7, #3]
 8007978:	015a      	lsls	r2, r3, #5
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	4413      	add	r3, r2
 800797e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007982:	461a      	mov	r2, r3
 8007984:	f240 2325 	movw	r3, #549	@ 0x225
 8007988:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800798a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800798e:	2b00      	cmp	r3, #0
 8007990:	da17      	bge.n	80079c2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007992:	78fb      	ldrb	r3, [r7, #3]
 8007994:	015a      	lsls	r2, r3, #5
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	4413      	add	r3, r2
 800799a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	78fa      	ldrb	r2, [r7, #3]
 80079a2:	0151      	lsls	r1, r2, #5
 80079a4:	693a      	ldr	r2, [r7, #16]
 80079a6:	440a      	add	r2, r1
 80079a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079ac:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80079b0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80079b2:	e006      	b.n	80079c2 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	77fb      	strb	r3, [r7, #31]
      break;
 80079b8:	e004      	b.n	80079c4 <USB_HC_Init+0x148>
      break;
 80079ba:	bf00      	nop
 80079bc:	e002      	b.n	80079c4 <USB_HC_Init+0x148>
      break;
 80079be:	bf00      	nop
 80079c0:	e000      	b.n	80079c4 <USB_HC_Init+0x148>
      break;
 80079c2:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80079c4:	78fb      	ldrb	r3, [r7, #3]
 80079c6:	015a      	lsls	r2, r3, #5
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	4413      	add	r3, r2
 80079cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079d0:	461a      	mov	r2, r3
 80079d2:	2300      	movs	r3, #0
 80079d4:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80079d6:	78fb      	ldrb	r3, [r7, #3]
 80079d8:	015a      	lsls	r2, r3, #5
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	4413      	add	r3, r2
 80079de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	78fa      	ldrb	r2, [r7, #3]
 80079e6:	0151      	lsls	r1, r2, #5
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	440a      	add	r2, r1
 80079ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079f0:	f043 0302 	orr.w	r3, r3, #2
 80079f4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80079fc:	699a      	ldr	r2, [r3, #24]
 80079fe:	78fb      	ldrb	r3, [r7, #3]
 8007a00:	f003 030f 	and.w	r3, r3, #15
 8007a04:	2101      	movs	r1, #1
 8007a06:	fa01 f303 	lsl.w	r3, r1, r3
 8007a0a:	6939      	ldr	r1, [r7, #16]
 8007a0c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007a10:	4313      	orrs	r3, r2
 8007a12:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	699b      	ldr	r3, [r3, #24]
 8007a18:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007a20:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	da03      	bge.n	8007a30 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007a28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a2c:	61bb      	str	r3, [r7, #24]
 8007a2e:	e001      	b.n	8007a34 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007a30:	2300      	movs	r3, #0
 8007a32:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f7ff fef9 	bl	800782c <USB_GetHostSpeed>
 8007a3a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007a3c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a40:	2b02      	cmp	r3, #2
 8007a42:	d106      	bne.n	8007a52 <USB_HC_Init+0x1d6>
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2b02      	cmp	r3, #2
 8007a48:	d003      	beq.n	8007a52 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007a4a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007a4e:	617b      	str	r3, [r7, #20]
 8007a50:	e001      	b.n	8007a56 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a56:	787b      	ldrb	r3, [r7, #1]
 8007a58:	059b      	lsls	r3, r3, #22
 8007a5a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007a5e:	78bb      	ldrb	r3, [r7, #2]
 8007a60:	02db      	lsls	r3, r3, #11
 8007a62:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a66:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007a68:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007a6c:	049b      	lsls	r3, r3, #18
 8007a6e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007a72:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8007a74:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007a76:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007a7a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	431a      	orrs	r2, r3
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a84:	78fa      	ldrb	r2, [r7, #3]
 8007a86:	0151      	lsls	r1, r2, #5
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	440a      	add	r2, r1
 8007a8c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007a90:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007a94:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007a96:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007a9a:	2b03      	cmp	r3, #3
 8007a9c:	d003      	beq.n	8007aa6 <USB_HC_Init+0x22a>
 8007a9e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d10f      	bne.n	8007ac6 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007aa6:	78fb      	ldrb	r3, [r7, #3]
 8007aa8:	015a      	lsls	r2, r3, #5
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	4413      	add	r3, r2
 8007aae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	78fa      	ldrb	r2, [r7, #3]
 8007ab6:	0151      	lsls	r1, r2, #5
 8007ab8:	693a      	ldr	r2, [r7, #16]
 8007aba:	440a      	add	r2, r1
 8007abc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ac0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ac4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007ac6:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3720      	adds	r7, #32
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}
 8007ad0:	40040000 	.word	0x40040000

08007ad4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b08c      	sub	sp, #48	@ 0x30
 8007ad8:	af02      	add	r7, sp, #8
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	60b9      	str	r1, [r7, #8]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	785b      	ldrb	r3, [r3, #1]
 8007aea:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8007aec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007af0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4a5d      	ldr	r2, [pc, #372]	@ (8007c6c <USB_HC_StartXfer+0x198>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d12f      	bne.n	8007b5a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8007afa:	79fb      	ldrb	r3, [r7, #7]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d11c      	bne.n	8007b3a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	7c9b      	ldrb	r3, [r3, #18]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d003      	beq.n	8007b10 <USB_HC_StartXfer+0x3c>
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	7c9b      	ldrb	r3, [r3, #18]
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d124      	bne.n	8007b5a <USB_HC_StartXfer+0x86>
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	799b      	ldrb	r3, [r3, #6]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d120      	bne.n	8007b5a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	015a      	lsls	r2, r3, #5
 8007b1c:	6a3b      	ldr	r3, [r7, #32]
 8007b1e:	4413      	add	r3, r2
 8007b20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	69fa      	ldr	r2, [r7, #28]
 8007b28:	0151      	lsls	r1, r2, #5
 8007b2a:	6a3a      	ldr	r2, [r7, #32]
 8007b2c:	440a      	add	r2, r1
 8007b2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b36:	60d3      	str	r3, [r2, #12]
 8007b38:	e00f      	b.n	8007b5a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	791b      	ldrb	r3, [r3, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d10b      	bne.n	8007b5a <USB_HC_StartXfer+0x86>
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	795b      	ldrb	r3, [r3, #5]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d107      	bne.n	8007b5a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	785b      	ldrb	r3, [r3, #1]
 8007b4e:	4619      	mov	r1, r3
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f000 fb6b 	bl	800822c <USB_DoPing>
        return HAL_OK;
 8007b56:	2300      	movs	r3, #0
 8007b58:	e232      	b.n	8007fc0 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	799b      	ldrb	r3, [r3, #6]
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d158      	bne.n	8007c14 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007b62:	2301      	movs	r3, #1
 8007b64:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	78db      	ldrb	r3, [r3, #3]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d007      	beq.n	8007b7e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007b6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	8a92      	ldrh	r2, [r2, #20]
 8007b74:	fb03 f202 	mul.w	r2, r3, r2
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	61da      	str	r2, [r3, #28]
 8007b7c:	e07c      	b.n	8007c78 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	7c9b      	ldrb	r3, [r3, #18]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d130      	bne.n	8007be8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	6a1b      	ldr	r3, [r3, #32]
 8007b8a:	2bbc      	cmp	r3, #188	@ 0xbc
 8007b8c:	d918      	bls.n	8007bc0 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	8a9b      	ldrh	r3, [r3, #20]
 8007b92:	461a      	mov	r2, r3
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	69da      	ldr	r2, [r3, #28]
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d003      	beq.n	8007bb0 <USB_HC_StartXfer+0xdc>
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	68db      	ldr	r3, [r3, #12]
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d103      	bne.n	8007bb8 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	2202      	movs	r2, #2
 8007bb4:	60da      	str	r2, [r3, #12]
 8007bb6:	e05f      	b.n	8007c78 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	60da      	str	r2, [r3, #12]
 8007bbe:	e05b      	b.n	8007c78 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	6a1a      	ldr	r2, [r3, #32]
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d007      	beq.n	8007be0 <USB_HC_StartXfer+0x10c>
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	2b02      	cmp	r3, #2
 8007bd6:	d003      	beq.n	8007be0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	2204      	movs	r2, #4
 8007bdc:	60da      	str	r2, [r3, #12]
 8007bde:	e04b      	b.n	8007c78 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	2203      	movs	r2, #3
 8007be4:	60da      	str	r2, [r3, #12]
 8007be6:	e047      	b.n	8007c78 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007be8:	79fb      	ldrb	r3, [r7, #7]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d10d      	bne.n	8007c0a <USB_HC_StartXfer+0x136>
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	6a1b      	ldr	r3, [r3, #32]
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	8a92      	ldrh	r2, [r2, #20]
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d907      	bls.n	8007c0a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007bfa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007bfc:	68ba      	ldr	r2, [r7, #8]
 8007bfe:	8a92      	ldrh	r2, [r2, #20]
 8007c00:	fb03 f202 	mul.w	r2, r3, r2
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	61da      	str	r2, [r3, #28]
 8007c08:	e036      	b.n	8007c78 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	6a1a      	ldr	r2, [r3, #32]
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	61da      	str	r2, [r3, #28]
 8007c12:	e031      	b.n	8007c78 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	6a1b      	ldr	r3, [r3, #32]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d018      	beq.n	8007c4e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	6a1b      	ldr	r3, [r3, #32]
 8007c20:	68ba      	ldr	r2, [r7, #8]
 8007c22:	8a92      	ldrh	r2, [r2, #20]
 8007c24:	4413      	add	r3, r2
 8007c26:	3b01      	subs	r3, #1
 8007c28:	68ba      	ldr	r2, [r7, #8]
 8007c2a:	8a92      	ldrh	r2, [r2, #20]
 8007c2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c30:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007c32:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007c34:	8b7b      	ldrh	r3, [r7, #26]
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d90b      	bls.n	8007c52 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007c3a:	8b7b      	ldrh	r3, [r7, #26]
 8007c3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007c3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c40:	68ba      	ldr	r2, [r7, #8]
 8007c42:	8a92      	ldrh	r2, [r2, #20]
 8007c44:	fb03 f202 	mul.w	r2, r3, r2
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	61da      	str	r2, [r3, #28]
 8007c4c:	e001      	b.n	8007c52 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	78db      	ldrb	r3, [r3, #3]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00a      	beq.n	8007c70 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007c5a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c5c:	68ba      	ldr	r2, [r7, #8]
 8007c5e:	8a92      	ldrh	r2, [r2, #20]
 8007c60:	fb03 f202 	mul.w	r2, r3, r2
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	61da      	str	r2, [r3, #28]
 8007c68:	e006      	b.n	8007c78 <USB_HC_StartXfer+0x1a4>
 8007c6a:	bf00      	nop
 8007c6c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	6a1a      	ldr	r2, [r3, #32]
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007c80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007c82:	04d9      	lsls	r1, r3, #19
 8007c84:	4ba3      	ldr	r3, [pc, #652]	@ (8007f14 <USB_HC_StartXfer+0x440>)
 8007c86:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007c88:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	7d9b      	ldrb	r3, [r3, #22]
 8007c8e:	075b      	lsls	r3, r3, #29
 8007c90:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007c94:	69f9      	ldr	r1, [r7, #28]
 8007c96:	0148      	lsls	r0, r1, #5
 8007c98:	6a39      	ldr	r1, [r7, #32]
 8007c9a:	4401      	add	r1, r0
 8007c9c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007ca0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007ca2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007ca4:	79fb      	ldrb	r3, [r7, #7]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d009      	beq.n	8007cbe <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	6999      	ldr	r1, [r3, #24]
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	015a      	lsls	r2, r3, #5
 8007cb2:	6a3b      	ldr	r3, [r7, #32]
 8007cb4:	4413      	add	r3, r2
 8007cb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cba:	460a      	mov	r2, r1
 8007cbc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007cbe:	6a3b      	ldr	r3, [r7, #32]
 8007cc0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	bf0c      	ite	eq
 8007cce:	2301      	moveq	r3, #1
 8007cd0:	2300      	movne	r3, #0
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	015a      	lsls	r2, r3, #5
 8007cda:	6a3b      	ldr	r3, [r7, #32]
 8007cdc:	4413      	add	r3, r2
 8007cde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	69fa      	ldr	r2, [r7, #28]
 8007ce6:	0151      	lsls	r1, r2, #5
 8007ce8:	6a3a      	ldr	r2, [r7, #32]
 8007cea:	440a      	add	r2, r1
 8007cec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cf0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007cf4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	015a      	lsls	r2, r3, #5
 8007cfa:	6a3b      	ldr	r3, [r7, #32]
 8007cfc:	4413      	add	r3, r2
 8007cfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	7e7b      	ldrb	r3, [r7, #25]
 8007d06:	075b      	lsls	r3, r3, #29
 8007d08:	69f9      	ldr	r1, [r7, #28]
 8007d0a:	0148      	lsls	r0, r1, #5
 8007d0c:	6a39      	ldr	r1, [r7, #32]
 8007d0e:	4401      	add	r1, r0
 8007d10:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007d14:	4313      	orrs	r3, r2
 8007d16:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	799b      	ldrb	r3, [r3, #6]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	f040 80c3 	bne.w	8007ea8 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	7c5b      	ldrb	r3, [r3, #17]
 8007d26:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007d28:	68ba      	ldr	r2, [r7, #8]
 8007d2a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	69fa      	ldr	r2, [r7, #28]
 8007d30:	0151      	lsls	r1, r2, #5
 8007d32:	6a3a      	ldr	r2, [r7, #32]
 8007d34:	440a      	add	r2, r1
 8007d36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007d3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007d3e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	015a      	lsls	r2, r3, #5
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	4413      	add	r3, r2
 8007d48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	69fa      	ldr	r2, [r7, #28]
 8007d50:	0151      	lsls	r1, r2, #5
 8007d52:	6a3a      	ldr	r2, [r7, #32]
 8007d54:	440a      	add	r2, r1
 8007d56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d5a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007d5e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	79db      	ldrb	r3, [r3, #7]
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d123      	bne.n	8007db0 <USB_HC_StartXfer+0x2dc>
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	78db      	ldrb	r3, [r3, #3]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d11f      	bne.n	8007db0 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	015a      	lsls	r2, r3, #5
 8007d74:	6a3b      	ldr	r3, [r7, #32]
 8007d76:	4413      	add	r3, r2
 8007d78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	69fa      	ldr	r2, [r7, #28]
 8007d80:	0151      	lsls	r1, r2, #5
 8007d82:	6a3a      	ldr	r2, [r7, #32]
 8007d84:	440a      	add	r2, r1
 8007d86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d8e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007d90:	69fb      	ldr	r3, [r7, #28]
 8007d92:	015a      	lsls	r2, r3, #5
 8007d94:	6a3b      	ldr	r3, [r7, #32]
 8007d96:	4413      	add	r3, r2
 8007d98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	69fa      	ldr	r2, [r7, #28]
 8007da0:	0151      	lsls	r1, r2, #5
 8007da2:	6a3a      	ldr	r2, [r7, #32]
 8007da4:	440a      	add	r2, r1
 8007da6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007daa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dae:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	7c9b      	ldrb	r3, [r3, #18]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d003      	beq.n	8007dc0 <USB_HC_StartXfer+0x2ec>
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	7c9b      	ldrb	r3, [r3, #18]
 8007dbc:	2b03      	cmp	r3, #3
 8007dbe:	d117      	bne.n	8007df0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d113      	bne.n	8007df0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	78db      	ldrb	r3, [r3, #3]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d10f      	bne.n	8007df0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	6a3b      	ldr	r3, [r7, #32]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	69fa      	ldr	r2, [r7, #28]
 8007de0:	0151      	lsls	r1, r2, #5
 8007de2:	6a3a      	ldr	r2, [r7, #32]
 8007de4:	440a      	add	r2, r1
 8007de6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007dee:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	7c9b      	ldrb	r3, [r3, #18]
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d162      	bne.n	8007ebe <USB_HC_StartXfer+0x3ea>
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	78db      	ldrb	r3, [r3, #3]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d15e      	bne.n	8007ebe <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	3b01      	subs	r3, #1
 8007e06:	2b03      	cmp	r3, #3
 8007e08:	d858      	bhi.n	8007ebc <USB_HC_StartXfer+0x3e8>
 8007e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e10 <USB_HC_StartXfer+0x33c>)
 8007e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e10:	08007e21 	.word	0x08007e21
 8007e14:	08007e43 	.word	0x08007e43
 8007e18:	08007e65 	.word	0x08007e65
 8007e1c:	08007e87 	.word	0x08007e87
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	015a      	lsls	r2, r3, #5
 8007e24:	6a3b      	ldr	r3, [r7, #32]
 8007e26:	4413      	add	r3, r2
 8007e28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	69fa      	ldr	r2, [r7, #28]
 8007e30:	0151      	lsls	r1, r2, #5
 8007e32:	6a3a      	ldr	r2, [r7, #32]
 8007e34:	440a      	add	r2, r1
 8007e36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e3e:	6053      	str	r3, [r2, #4]
          break;
 8007e40:	e03d      	b.n	8007ebe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	015a      	lsls	r2, r3, #5
 8007e46:	6a3b      	ldr	r3, [r7, #32]
 8007e48:	4413      	add	r3, r2
 8007e4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	69fa      	ldr	r2, [r7, #28]
 8007e52:	0151      	lsls	r1, r2, #5
 8007e54:	6a3a      	ldr	r2, [r7, #32]
 8007e56:	440a      	add	r2, r1
 8007e58:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e5c:	f043 030e 	orr.w	r3, r3, #14
 8007e60:	6053      	str	r3, [r2, #4]
          break;
 8007e62:	e02c      	b.n	8007ebe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	015a      	lsls	r2, r3, #5
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	69fa      	ldr	r2, [r7, #28]
 8007e74:	0151      	lsls	r1, r2, #5
 8007e76:	6a3a      	ldr	r2, [r7, #32]
 8007e78:	440a      	add	r2, r1
 8007e7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e7e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007e82:	6053      	str	r3, [r2, #4]
          break;
 8007e84:	e01b      	b.n	8007ebe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	015a      	lsls	r2, r3, #5
 8007e8a:	6a3b      	ldr	r3, [r7, #32]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	69fa      	ldr	r2, [r7, #28]
 8007e96:	0151      	lsls	r1, r2, #5
 8007e98:	6a3a      	ldr	r2, [r7, #32]
 8007e9a:	440a      	add	r2, r1
 8007e9c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ea0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007ea4:	6053      	str	r3, [r2, #4]
          break;
 8007ea6:	e00a      	b.n	8007ebe <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007ea8:	69fb      	ldr	r3, [r7, #28]
 8007eaa:	015a      	lsls	r2, r3, #5
 8007eac:	6a3b      	ldr	r3, [r7, #32]
 8007eae:	4413      	add	r3, r2
 8007eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	6053      	str	r3, [r2, #4]
 8007eba:	e000      	b.n	8007ebe <USB_HC_StartXfer+0x3ea>
          break;
 8007ebc:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007ebe:	69fb      	ldr	r3, [r7, #28]
 8007ec0:	015a      	lsls	r2, r3, #5
 8007ec2:	6a3b      	ldr	r3, [r7, #32]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ed4:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	78db      	ldrb	r3, [r3, #3]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d004      	beq.n	8007ee8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ee4:	613b      	str	r3, [r7, #16]
 8007ee6:	e003      	b.n	8007ef0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007eee:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ef6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	015a      	lsls	r2, r3, #5
 8007efc:	6a3b      	ldr	r3, [r7, #32]
 8007efe:	4413      	add	r3, r2
 8007f00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f04:	461a      	mov	r2, r3
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007f0a:	79fb      	ldrb	r3, [r7, #7]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d003      	beq.n	8007f18 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007f10:	2300      	movs	r3, #0
 8007f12:	e055      	b.n	8007fc0 <USB_HC_StartXfer+0x4ec>
 8007f14:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	78db      	ldrb	r3, [r3, #3]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d14e      	bne.n	8007fbe <USB_HC_StartXfer+0x4ea>
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	6a1b      	ldr	r3, [r3, #32]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d04a      	beq.n	8007fbe <USB_HC_StartXfer+0x4ea>
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	79db      	ldrb	r3, [r3, #7]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d146      	bne.n	8007fbe <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	7c9b      	ldrb	r3, [r3, #18]
 8007f34:	2b03      	cmp	r3, #3
 8007f36:	d831      	bhi.n	8007f9c <USB_HC_StartXfer+0x4c8>
 8007f38:	a201      	add	r2, pc, #4	@ (adr r2, 8007f40 <USB_HC_StartXfer+0x46c>)
 8007f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f3e:	bf00      	nop
 8007f40:	08007f51 	.word	0x08007f51
 8007f44:	08007f75 	.word	0x08007f75
 8007f48:	08007f51 	.word	0x08007f51
 8007f4c:	08007f75 	.word	0x08007f75
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	6a1b      	ldr	r3, [r3, #32]
 8007f54:	3303      	adds	r3, #3
 8007f56:	089b      	lsrs	r3, r3, #2
 8007f58:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007f5a:	8afa      	ldrh	r2, [r7, #22]
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d91c      	bls.n	8007fa0 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	699b      	ldr	r3, [r3, #24]
 8007f6a:	f043 0220 	orr.w	r2, r3, #32
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	619a      	str	r2, [r3, #24]
        }
        break;
 8007f72:	e015      	b.n	8007fa0 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	6a1b      	ldr	r3, [r3, #32]
 8007f78:	3303      	adds	r3, #3
 8007f7a:	089b      	lsrs	r3, r3, #2
 8007f7c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007f7e:	8afa      	ldrh	r2, [r7, #22]
 8007f80:	6a3b      	ldr	r3, [r7, #32]
 8007f82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d90a      	bls.n	8007fa4 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	699b      	ldr	r3, [r3, #24]
 8007f92:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	619a      	str	r2, [r3, #24]
        }
        break;
 8007f9a:	e003      	b.n	8007fa4 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007f9c:	bf00      	nop
 8007f9e:	e002      	b.n	8007fa6 <USB_HC_StartXfer+0x4d2>
        break;
 8007fa0:	bf00      	nop
 8007fa2:	e000      	b.n	8007fa6 <USB_HC_StartXfer+0x4d2>
        break;
 8007fa4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	6999      	ldr	r1, [r3, #24]
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	785a      	ldrb	r2, [r3, #1]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	6a1b      	ldr	r3, [r3, #32]
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	9000      	str	r0, [sp, #0]
 8007fb8:	68f8      	ldr	r0, [r7, #12]
 8007fba:	f7ff f9c3 	bl	8007344 <USB_WritePacket>
  }

  return HAL_OK;
 8007fbe:	2300      	movs	r3, #0
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	3728      	adds	r7, #40	@ 0x28
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bd80      	pop	{r7, pc}

08007fc8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b085      	sub	sp, #20
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007fda:	695b      	ldr	r3, [r3, #20]
 8007fdc:	b29b      	uxth	r3, r3
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b089      	sub	sp, #36	@ 0x24
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007ffa:	78fb      	ldrb	r3, [r7, #3]
 8007ffc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007ffe:	2300      	movs	r3, #0
 8008000:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	015a      	lsls	r2, r3, #5
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	4413      	add	r3, r2
 800800a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	0c9b      	lsrs	r3, r3, #18
 8008012:	f003 0303 	and.w	r3, r3, #3
 8008016:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	4413      	add	r3, r2
 8008020:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	0fdb      	lsrs	r3, r3, #31
 8008028:	f003 0301 	and.w	r3, r3, #1
 800802c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800802e:	69bb      	ldr	r3, [r7, #24]
 8008030:	015a      	lsls	r2, r3, #5
 8008032:	69fb      	ldr	r3, [r7, #28]
 8008034:	4413      	add	r3, r2
 8008036:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	0fdb      	lsrs	r3, r3, #31
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f003 0320 	and.w	r3, r3, #32
 800804c:	2b20      	cmp	r3, #32
 800804e:	d10d      	bne.n	800806c <USB_HC_Halt+0x82>
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d10a      	bne.n	800806c <USB_HC_Halt+0x82>
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d005      	beq.n	8008068 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	2b01      	cmp	r3, #1
 8008060:	d002      	beq.n	8008068 <USB_HC_Halt+0x7e>
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	2b03      	cmp	r3, #3
 8008066:	d101      	bne.n	800806c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008068:	2300      	movs	r3, #0
 800806a:	e0d8      	b.n	800821e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d002      	beq.n	8008078 <USB_HC_Halt+0x8e>
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	2b02      	cmp	r3, #2
 8008076:	d173      	bne.n	8008160 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	015a      	lsls	r2, r3, #5
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	4413      	add	r3, r2
 8008080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	69ba      	ldr	r2, [r7, #24]
 8008088:	0151      	lsls	r1, r2, #5
 800808a:	69fa      	ldr	r2, [r7, #28]
 800808c:	440a      	add	r2, r1
 800808e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008092:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008096:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f003 0320 	and.w	r3, r3, #32
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d14a      	bne.n	800813a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d133      	bne.n	8008118 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80080b0:	69bb      	ldr	r3, [r7, #24]
 80080b2:	015a      	lsls	r2, r3, #5
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	4413      	add	r3, r2
 80080b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	69ba      	ldr	r2, [r7, #24]
 80080c0:	0151      	lsls	r1, r2, #5
 80080c2:	69fa      	ldr	r2, [r7, #28]
 80080c4:	440a      	add	r2, r1
 80080c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080ce:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80080d0:	69bb      	ldr	r3, [r7, #24]
 80080d2:	015a      	lsls	r2, r3, #5
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	4413      	add	r3, r2
 80080d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	69ba      	ldr	r2, [r7, #24]
 80080e0:	0151      	lsls	r1, r2, #5
 80080e2:	69fa      	ldr	r2, [r7, #28]
 80080e4:	440a      	add	r2, r1
 80080e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80080ee:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	3301      	adds	r3, #1
 80080f4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80080fc:	d82e      	bhi.n	800815c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80080fe:	69bb      	ldr	r3, [r7, #24]
 8008100:	015a      	lsls	r2, r3, #5
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	4413      	add	r3, r2
 8008106:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008110:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008114:	d0ec      	beq.n	80080f0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008116:	e081      	b.n	800821c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008118:	69bb      	ldr	r3, [r7, #24]
 800811a:	015a      	lsls	r2, r3, #5
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	4413      	add	r3, r2
 8008120:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	69ba      	ldr	r2, [r7, #24]
 8008128:	0151      	lsls	r1, r2, #5
 800812a:	69fa      	ldr	r2, [r7, #28]
 800812c:	440a      	add	r2, r1
 800812e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008132:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008136:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008138:	e070      	b.n	800821c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	015a      	lsls	r2, r3, #5
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	4413      	add	r3, r2
 8008142:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	69ba      	ldr	r2, [r7, #24]
 800814a:	0151      	lsls	r1, r2, #5
 800814c:	69fa      	ldr	r2, [r7, #28]
 800814e:	440a      	add	r2, r1
 8008150:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008154:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008158:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800815a:	e05f      	b.n	800821c <USB_HC_Halt+0x232>
            break;
 800815c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800815e:	e05d      	b.n	800821c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	015a      	lsls	r2, r3, #5
 8008164:	69fb      	ldr	r3, [r7, #28]
 8008166:	4413      	add	r3, r2
 8008168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	69ba      	ldr	r2, [r7, #24]
 8008170:	0151      	lsls	r1, r2, #5
 8008172:	69fa      	ldr	r2, [r7, #28]
 8008174:	440a      	add	r2, r1
 8008176:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800817a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800817e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008186:	691b      	ldr	r3, [r3, #16]
 8008188:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800818c:	2b00      	cmp	r3, #0
 800818e:	d133      	bne.n	80081f8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008190:	69bb      	ldr	r3, [r7, #24]
 8008192:	015a      	lsls	r2, r3, #5
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	4413      	add	r3, r2
 8008198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	69ba      	ldr	r2, [r7, #24]
 80081a0:	0151      	lsls	r1, r2, #5
 80081a2:	69fa      	ldr	r2, [r7, #28]
 80081a4:	440a      	add	r2, r1
 80081a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80081ae:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	015a      	lsls	r2, r3, #5
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	4413      	add	r3, r2
 80081b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	69ba      	ldr	r2, [r7, #24]
 80081c0:	0151      	lsls	r1, r2, #5
 80081c2:	69fa      	ldr	r2, [r7, #28]
 80081c4:	440a      	add	r2, r1
 80081c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80081ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80081ce:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	3301      	adds	r3, #1
 80081d4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80081dc:	d81d      	bhi.n	800821a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	015a      	lsls	r2, r3, #5
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	4413      	add	r3, r2
 80081e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081f4:	d0ec      	beq.n	80081d0 <USB_HC_Halt+0x1e6>
 80081f6:	e011      	b.n	800821c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80081f8:	69bb      	ldr	r3, [r7, #24]
 80081fa:	015a      	lsls	r2, r3, #5
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	4413      	add	r3, r2
 8008200:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	69ba      	ldr	r2, [r7, #24]
 8008208:	0151      	lsls	r1, r2, #5
 800820a:	69fa      	ldr	r2, [r7, #28]
 800820c:	440a      	add	r2, r1
 800820e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008212:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008216:	6013      	str	r3, [r2, #0]
 8008218:	e000      	b.n	800821c <USB_HC_Halt+0x232>
          break;
 800821a:	bf00      	nop
    }
  }

  return HAL_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	3724      	adds	r7, #36	@ 0x24
 8008222:	46bd      	mov	sp, r7
 8008224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008228:	4770      	bx	lr
	...

0800822c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800822c:	b480      	push	{r7}
 800822e:	b087      	sub	sp, #28
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	460b      	mov	r3, r1
 8008236:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800823c:	78fb      	ldrb	r3, [r7, #3]
 800823e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008240:	2301      	movs	r3, #1
 8008242:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	04da      	lsls	r2, r3, #19
 8008248:	4b15      	ldr	r3, [pc, #84]	@ (80082a0 <USB_DoPing+0x74>)
 800824a:	4013      	ands	r3, r2
 800824c:	693a      	ldr	r2, [r7, #16]
 800824e:	0151      	lsls	r1, r2, #5
 8008250:	697a      	ldr	r2, [r7, #20]
 8008252:	440a      	add	r2, r1
 8008254:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008258:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800825c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	015a      	lsls	r2, r3, #5
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	4413      	add	r3, r2
 8008266:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008274:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800827c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	4413      	add	r3, r2
 8008286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800828a:	461a      	mov	r2, r3
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	371c      	adds	r7, #28
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	1ff80000 	.word	0x1ff80000

080082a4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b088      	sub	sp, #32
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80082ac:	2300      	movs	r3, #0
 80082ae:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f7fe ff86 	bl	80071ca <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80082be:	2110      	movs	r1, #16
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f7fe ffdf 	bl	8007284 <USB_FlushTxFifo>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d001      	beq.n	80082d0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f7ff f809 	bl	80072e8 <USB_FlushRxFifo>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d001      	beq.n	80082e0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80082e0:	2300      	movs	r3, #0
 80082e2:	61bb      	str	r3, [r7, #24]
 80082e4:	e01f      	b.n	8008326 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	015a      	lsls	r2, r3, #5
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	4413      	add	r3, r2
 80082ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80082fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008304:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800830c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	015a      	lsls	r2, r3, #5
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	4413      	add	r3, r2
 8008316:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800831a:	461a      	mov	r2, r3
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008320:	69bb      	ldr	r3, [r7, #24]
 8008322:	3301      	adds	r3, #1
 8008324:	61bb      	str	r3, [r7, #24]
 8008326:	69bb      	ldr	r3, [r7, #24]
 8008328:	2b0f      	cmp	r3, #15
 800832a:	d9dc      	bls.n	80082e6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800832c:	2300      	movs	r3, #0
 800832e:	61bb      	str	r3, [r7, #24]
 8008330:	e034      	b.n	800839c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	015a      	lsls	r2, r3, #5
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	4413      	add	r3, r2
 800833a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008348:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008350:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008358:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	015a      	lsls	r2, r3, #5
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	4413      	add	r3, r2
 8008362:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008366:	461a      	mov	r2, r3
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	3301      	adds	r3, #1
 8008370:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008378:	d80c      	bhi.n	8008394 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	015a      	lsls	r2, r3, #5
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	4413      	add	r3, r2
 8008382:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800838c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008390:	d0ec      	beq.n	800836c <USB_StopHost+0xc8>
 8008392:	e000      	b.n	8008396 <USB_StopHost+0xf2>
        break;
 8008394:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008396:	69bb      	ldr	r3, [r7, #24]
 8008398:	3301      	adds	r3, #1
 800839a:	61bb      	str	r3, [r7, #24]
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	2b0f      	cmp	r3, #15
 80083a0:	d9c7      	bls.n	8008332 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80083a8:	461a      	mov	r2, r3
 80083aa:	f04f 33ff 	mov.w	r3, #4294967295
 80083ae:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f04f 32ff 	mov.w	r2, #4294967295
 80083b6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f7fe fef5 	bl	80071a8 <USB_EnableGlobalInt>

  return ret;
 80083be:	7ffb      	ldrb	r3, [r7, #31]
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3720      	adds	r7, #32
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80083c8:	b590      	push	{r4, r7, lr}
 80083ca:	b089      	sub	sp, #36	@ 0x24
 80083cc:	af04      	add	r7, sp, #16
 80083ce:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80083d0:	2301      	movs	r3, #1
 80083d2:	2202      	movs	r2, #2
 80083d4:	2102      	movs	r1, #2
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 fc83 	bl	8008ce2 <USBH_FindInterface>
 80083dc:	4603      	mov	r3, r0
 80083de:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80083e0:	7bfb      	ldrb	r3, [r7, #15]
 80083e2:	2bff      	cmp	r3, #255	@ 0xff
 80083e4:	d002      	beq.n	80083ec <USBH_CDC_InterfaceInit+0x24>
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d901      	bls.n	80083f0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80083ec:	2302      	movs	r3, #2
 80083ee:	e13d      	b.n	800866c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80083f0:	7bfb      	ldrb	r3, [r7, #15]
 80083f2:	4619      	mov	r1, r3
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f000 fc58 	bl	8008caa <USBH_SelectInterface>
 80083fa:	4603      	mov	r3, r0
 80083fc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80083fe:	7bbb      	ldrb	r3, [r7, #14]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d001      	beq.n	8008408 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008404:	2302      	movs	r3, #2
 8008406:	e131      	b.n	800866c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800840e:	2050      	movs	r0, #80	@ 0x50
 8008410:	f002 fb58 	bl	800aac4 <malloc>
 8008414:	4603      	mov	r3, r0
 8008416:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800841e:	69db      	ldr	r3, [r3, #28]
 8008420:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d101      	bne.n	800842c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008428:	2302      	movs	r3, #2
 800842a:	e11f      	b.n	800866c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800842c:	2250      	movs	r2, #80	@ 0x50
 800842e:	2100      	movs	r1, #0
 8008430:	68b8      	ldr	r0, [r7, #8]
 8008432:	f002 fc05 	bl	800ac40 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008436:	7bfb      	ldrb	r3, [r7, #15]
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	211a      	movs	r1, #26
 800843c:	fb01 f303 	mul.w	r3, r1, r3
 8008440:	4413      	add	r3, r2
 8008442:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008446:	781b      	ldrb	r3, [r3, #0]
 8008448:	b25b      	sxtb	r3, r3
 800844a:	2b00      	cmp	r3, #0
 800844c:	da15      	bge.n	800847a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800844e:	7bfb      	ldrb	r3, [r7, #15]
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	211a      	movs	r1, #26
 8008454:	fb01 f303 	mul.w	r3, r1, r3
 8008458:	4413      	add	r3, r2
 800845a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800845e:	781a      	ldrb	r2, [r3, #0]
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008464:	7bfb      	ldrb	r3, [r7, #15]
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	211a      	movs	r1, #26
 800846a:	fb01 f303 	mul.w	r3, r1, r3
 800846e:	4413      	add	r3, r2
 8008470:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008474:	881a      	ldrh	r2, [r3, #0]
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	785b      	ldrb	r3, [r3, #1]
 800847e:	4619      	mov	r1, r3
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f001 ffc4 	bl	800a40e <USBH_AllocPipe>
 8008486:	4603      	mov	r3, r0
 8008488:	461a      	mov	r2, r3
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	7819      	ldrb	r1, [r3, #0]
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	7858      	ldrb	r0, [r3, #1]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	8952      	ldrh	r2, [r2, #10]
 80084a6:	9202      	str	r2, [sp, #8]
 80084a8:	2203      	movs	r2, #3
 80084aa:	9201      	str	r2, [sp, #4]
 80084ac:	9300      	str	r3, [sp, #0]
 80084ae:	4623      	mov	r3, r4
 80084b0:	4602      	mov	r2, r0
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f001 ff7c 	bl	800a3b0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	2200      	movs	r2, #0
 80084be:	4619      	mov	r1, r3
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f002 fa79 	bl	800a9b8 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80084c6:	2300      	movs	r3, #0
 80084c8:	2200      	movs	r2, #0
 80084ca:	210a      	movs	r1, #10
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f000 fc08 	bl	8008ce2 <USBH_FindInterface>
 80084d2:	4603      	mov	r3, r0
 80084d4:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
 80084d8:	2bff      	cmp	r3, #255	@ 0xff
 80084da:	d002      	beq.n	80084e2 <USBH_CDC_InterfaceInit+0x11a>
 80084dc:	7bfb      	ldrb	r3, [r7, #15]
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d901      	bls.n	80084e6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80084e2:	2302      	movs	r3, #2
 80084e4:	e0c2      	b.n	800866c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	211a      	movs	r1, #26
 80084ec:	fb01 f303 	mul.w	r3, r1, r3
 80084f0:	4413      	add	r3, r2
 80084f2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	b25b      	sxtb	r3, r3
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	da16      	bge.n	800852c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80084fe:	7bfb      	ldrb	r3, [r7, #15]
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	211a      	movs	r1, #26
 8008504:	fb01 f303 	mul.w	r3, r1, r3
 8008508:	4413      	add	r3, r2
 800850a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800850e:	781a      	ldrb	r2, [r3, #0]
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008514:	7bfb      	ldrb	r3, [r7, #15]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	211a      	movs	r1, #26
 800851a:	fb01 f303 	mul.w	r3, r1, r3
 800851e:	4413      	add	r3, r2
 8008520:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008524:	881a      	ldrh	r2, [r3, #0]
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	835a      	strh	r2, [r3, #26]
 800852a:	e015      	b.n	8008558 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800852c:	7bfb      	ldrb	r3, [r7, #15]
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	211a      	movs	r1, #26
 8008532:	fb01 f303 	mul.w	r3, r1, r3
 8008536:	4413      	add	r3, r2
 8008538:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800853c:	781a      	ldrb	r2, [r3, #0]
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008542:	7bfb      	ldrb	r3, [r7, #15]
 8008544:	687a      	ldr	r2, [r7, #4]
 8008546:	211a      	movs	r1, #26
 8008548:	fb01 f303 	mul.w	r3, r1, r3
 800854c:	4413      	add	r3, r2
 800854e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008552:	881a      	ldrh	r2, [r3, #0]
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008558:	7bfb      	ldrb	r3, [r7, #15]
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	211a      	movs	r1, #26
 800855e:	fb01 f303 	mul.w	r3, r1, r3
 8008562:	4413      	add	r3, r2
 8008564:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008568:	781b      	ldrb	r3, [r3, #0]
 800856a:	b25b      	sxtb	r3, r3
 800856c:	2b00      	cmp	r3, #0
 800856e:	da16      	bge.n	800859e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008570:	7bfb      	ldrb	r3, [r7, #15]
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	211a      	movs	r1, #26
 8008576:	fb01 f303 	mul.w	r3, r1, r3
 800857a:	4413      	add	r3, r2
 800857c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008580:	781a      	ldrb	r2, [r3, #0]
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008586:	7bfb      	ldrb	r3, [r7, #15]
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	211a      	movs	r1, #26
 800858c:	fb01 f303 	mul.w	r3, r1, r3
 8008590:	4413      	add	r3, r2
 8008592:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008596:	881a      	ldrh	r2, [r3, #0]
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	835a      	strh	r2, [r3, #26]
 800859c:	e015      	b.n	80085ca <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800859e:	7bfb      	ldrb	r3, [r7, #15]
 80085a0:	687a      	ldr	r2, [r7, #4]
 80085a2:	211a      	movs	r1, #26
 80085a4:	fb01 f303 	mul.w	r3, r1, r3
 80085a8:	4413      	add	r3, r2
 80085aa:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80085ae:	781a      	ldrb	r2, [r3, #0]
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80085b4:	7bfb      	ldrb	r3, [r7, #15]
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	211a      	movs	r1, #26
 80085ba:	fb01 f303 	mul.w	r3, r1, r3
 80085be:	4413      	add	r3, r2
 80085c0:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80085c4:	881a      	ldrh	r2, [r3, #0]
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	7b9b      	ldrb	r3, [r3, #14]
 80085ce:	4619      	mov	r1, r3
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f001 ff1c 	bl	800a40e <USBH_AllocPipe>
 80085d6:	4603      	mov	r3, r0
 80085d8:	461a      	mov	r2, r3
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	7bdb      	ldrb	r3, [r3, #15]
 80085e2:	4619      	mov	r1, r3
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f001 ff12 	bl	800a40e <USBH_AllocPipe>
 80085ea:	4603      	mov	r3, r0
 80085ec:	461a      	mov	r2, r3
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	7b59      	ldrb	r1, [r3, #13]
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	7b98      	ldrb	r0, [r3, #14]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008606:	68ba      	ldr	r2, [r7, #8]
 8008608:	8b12      	ldrh	r2, [r2, #24]
 800860a:	9202      	str	r2, [sp, #8]
 800860c:	2202      	movs	r2, #2
 800860e:	9201      	str	r2, [sp, #4]
 8008610:	9300      	str	r3, [sp, #0]
 8008612:	4623      	mov	r3, r4
 8008614:	4602      	mov	r2, r0
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f001 feca 	bl	800a3b0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	7b19      	ldrb	r1, [r3, #12]
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	7bd8      	ldrb	r0, [r3, #15]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008630:	68ba      	ldr	r2, [r7, #8]
 8008632:	8b52      	ldrh	r2, [r2, #26]
 8008634:	9202      	str	r2, [sp, #8]
 8008636:	2202      	movs	r2, #2
 8008638:	9201      	str	r2, [sp, #4]
 800863a:	9300      	str	r3, [sp, #0]
 800863c:	4623      	mov	r3, r4
 800863e:	4602      	mov	r2, r0
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f001 feb5 	bl	800a3b0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	7b5b      	ldrb	r3, [r3, #13]
 8008652:	2200      	movs	r2, #0
 8008654:	4619      	mov	r1, r3
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f002 f9ae 	bl	800a9b8 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	7b1b      	ldrb	r3, [r3, #12]
 8008660:	2200      	movs	r2, #0
 8008662:	4619      	mov	r1, r3
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f002 f9a7 	bl	800a9b8 <USBH_LL_SetToggle>

  return USBH_OK;
 800866a:	2300      	movs	r3, #0
}
 800866c:	4618      	mov	r0, r3
 800866e:	3714      	adds	r7, #20
 8008670:	46bd      	mov	sp, r7
 8008672:	bd90      	pop	{r4, r7, pc}

08008674 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b084      	sub	sp, #16
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008682:	69db      	ldr	r3, [r3, #28]
 8008684:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d00e      	beq.n	80086ac <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	4619      	mov	r1, r3
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f001 feaa 	bl	800a3ee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	4619      	mov	r1, r3
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f001 fed5 	bl	800a450 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2200      	movs	r2, #0
 80086aa:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	7b1b      	ldrb	r3, [r3, #12]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00e      	beq.n	80086d2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	7b1b      	ldrb	r3, [r3, #12]
 80086b8:	4619      	mov	r1, r3
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f001 fe97 	bl	800a3ee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	7b1b      	ldrb	r3, [r3, #12]
 80086c4:	4619      	mov	r1, r3
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f001 fec2 	bl	800a450 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	7b5b      	ldrb	r3, [r3, #13]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d00e      	beq.n	80086f8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	7b5b      	ldrb	r3, [r3, #13]
 80086de:	4619      	mov	r1, r3
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f001 fe84 	bl	800a3ee <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	7b5b      	ldrb	r3, [r3, #13]
 80086ea:	4619      	mov	r1, r3
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f001 feaf 	bl	800a450 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2200      	movs	r2, #0
 80086f6:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80086fe:	69db      	ldr	r3, [r3, #28]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d00b      	beq.n	800871c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800870a:	69db      	ldr	r3, [r3, #28]
 800870c:	4618      	mov	r0, r3
 800870e:	f002 f9e1 	bl	800aad4 <free>
    phost->pActiveClass->pData = 0U;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008718:	2200      	movs	r2, #0
 800871a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800871c:	2300      	movs	r3, #0
}
 800871e:	4618      	mov	r0, r3
 8008720:	3710      	adds	r7, #16
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}

08008726 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008726:	b580      	push	{r7, lr}
 8008728:	b084      	sub	sp, #16
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008734:	69db      	ldr	r3, [r3, #28]
 8008736:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	3340      	adds	r3, #64	@ 0x40
 800873c:	4619      	mov	r1, r3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 f8b1 	bl	80088a6 <GetLineCoding>
 8008744:	4603      	mov	r3, r0
 8008746:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008748:	7afb      	ldrb	r3, [r7, #11]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d105      	bne.n	800875a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008754:	2102      	movs	r1, #2
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800875a:	7afb      	ldrb	r3, [r7, #11]
}
 800875c:	4618      	mov	r0, r3
 800875e:	3710      	adds	r7, #16
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}

08008764 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800876c:	2301      	movs	r3, #1
 800876e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008770:	2300      	movs	r3, #0
 8008772:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800877a:	69db      	ldr	r3, [r3, #28]
 800877c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008784:	2b04      	cmp	r3, #4
 8008786:	d877      	bhi.n	8008878 <USBH_CDC_Process+0x114>
 8008788:	a201      	add	r2, pc, #4	@ (adr r2, 8008790 <USBH_CDC_Process+0x2c>)
 800878a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800878e:	bf00      	nop
 8008790:	080087a5 	.word	0x080087a5
 8008794:	080087ab 	.word	0x080087ab
 8008798:	080087db 	.word	0x080087db
 800879c:	0800884f 	.word	0x0800884f
 80087a0:	0800885d 	.word	0x0800885d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80087a4:	2300      	movs	r3, #0
 80087a6:	73fb      	strb	r3, [r7, #15]
      break;
 80087a8:	e06d      	b.n	8008886 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087ae:	4619      	mov	r1, r3
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 f897 	bl	80088e4 <SetLineCoding>
 80087b6:	4603      	mov	r3, r0
 80087b8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80087ba:	7bbb      	ldrb	r3, [r7, #14]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d104      	bne.n	80087ca <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	2202      	movs	r2, #2
 80087c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80087c8:	e058      	b.n	800887c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80087ca:	7bbb      	ldrb	r3, [r7, #14]
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d055      	beq.n	800887c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	2204      	movs	r2, #4
 80087d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80087d8:	e050      	b.n	800887c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	3340      	adds	r3, #64	@ 0x40
 80087de:	4619      	mov	r1, r3
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 f860 	bl	80088a6 <GetLineCoding>
 80087e6:	4603      	mov	r3, r0
 80087e8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80087ea:	7bbb      	ldrb	r3, [r7, #14]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d126      	bne.n	800883e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	2200      	movs	r2, #0
 80087f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008802:	791b      	ldrb	r3, [r3, #4]
 8008804:	429a      	cmp	r2, r3
 8008806:	d13b      	bne.n	8008880 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008812:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008814:	429a      	cmp	r2, r3
 8008816:	d133      	bne.n	8008880 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008822:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008824:	429a      	cmp	r2, r3
 8008826:	d12b      	bne.n	8008880 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008830:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008832:	429a      	cmp	r2, r3
 8008834:	d124      	bne.n	8008880 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 f958 	bl	8008aec <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800883c:	e020      	b.n	8008880 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800883e:	7bbb      	ldrb	r3, [r7, #14]
 8008840:	2b01      	cmp	r3, #1
 8008842:	d01d      	beq.n	8008880 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	2204      	movs	r2, #4
 8008848:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800884c:	e018      	b.n	8008880 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 f867 	bl	8008922 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 f8da 	bl	8008a0e <CDC_ProcessReception>
      break;
 800885a:	e014      	b.n	8008886 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800885c:	2100      	movs	r1, #0
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f001 f81e 	bl	80098a0 <USBH_ClrFeature>
 8008864:	4603      	mov	r3, r0
 8008866:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008868:	7bbb      	ldrb	r3, [r7, #14]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d10a      	bne.n	8008884 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	2200      	movs	r2, #0
 8008872:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008876:	e005      	b.n	8008884 <USBH_CDC_Process+0x120>

    default:
      break;
 8008878:	bf00      	nop
 800887a:	e004      	b.n	8008886 <USBH_CDC_Process+0x122>
      break;
 800887c:	bf00      	nop
 800887e:	e002      	b.n	8008886 <USBH_CDC_Process+0x122>
      break;
 8008880:	bf00      	nop
 8008882:	e000      	b.n	8008886 <USBH_CDC_Process+0x122>
      break;
 8008884:	bf00      	nop

  }

  return status;
 8008886:	7bfb      	ldrb	r3, [r7, #15]
}
 8008888:	4618      	mov	r0, r3
 800888a:	3710      	adds	r7, #16
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}

08008890 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008890:	b480      	push	{r7}
 8008892:	b083      	sub	sp, #12
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	370c      	adds	r7, #12
 800889e:	46bd      	mov	sp, r7
 80088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a4:	4770      	bx	lr

080088a6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b082      	sub	sp, #8
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
 80088ae:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	22a1      	movs	r2, #161	@ 0xa1
 80088b4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2221      	movs	r2, #33	@ 0x21
 80088ba:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2207      	movs	r2, #7
 80088cc:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	2207      	movs	r2, #7
 80088d2:	4619      	mov	r1, r3
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f001 fb17 	bl	8009f08 <USBH_CtlReq>
 80088da:	4603      	mov	r3, r0
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3708      	adds	r7, #8
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b082      	sub	sp, #8
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2221      	movs	r2, #33	@ 0x21
 80088f2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2220      	movs	r2, #32
 80088f8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2207      	movs	r2, #7
 800890a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	2207      	movs	r2, #7
 8008910:	4619      	mov	r1, r3
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f001 faf8 	bl	8009f08 <USBH_CtlReq>
 8008918:	4603      	mov	r3, r0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b086      	sub	sp, #24
 8008926:	af02      	add	r7, sp, #8
 8008928:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008930:	69db      	ldr	r3, [r3, #28]
 8008932:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008934:	2300      	movs	r3, #0
 8008936:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800893e:	2b01      	cmp	r3, #1
 8008940:	d002      	beq.n	8008948 <CDC_ProcessTransmission+0x26>
 8008942:	2b02      	cmp	r3, #2
 8008944:	d023      	beq.n	800898e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008946:	e05e      	b.n	8008a06 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800894c:	68fa      	ldr	r2, [r7, #12]
 800894e:	8b12      	ldrh	r2, [r2, #24]
 8008950:	4293      	cmp	r3, r2
 8008952:	d90b      	bls.n	800896c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	69d9      	ldr	r1, [r3, #28]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	8b1a      	ldrh	r2, [r3, #24]
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	7b5b      	ldrb	r3, [r3, #13]
 8008960:	2001      	movs	r0, #1
 8008962:	9000      	str	r0, [sp, #0]
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f001 fce0 	bl	800a32a <USBH_BulkSendData>
 800896a:	e00b      	b.n	8008984 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008974:	b29a      	uxth	r2, r3
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	7b5b      	ldrb	r3, [r3, #13]
 800897a:	2001      	movs	r0, #1
 800897c:	9000      	str	r0, [sp, #0]
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f001 fcd3 	bl	800a32a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2202      	movs	r2, #2
 8008988:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800898c:	e03b      	b.n	8008a06 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	7b5b      	ldrb	r3, [r3, #13]
 8008992:	4619      	mov	r1, r3
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f001 ffe5 	bl	800a964 <USBH_LL_GetURBState>
 800899a:	4603      	mov	r3, r0
 800899c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800899e:	7afb      	ldrb	r3, [r7, #11]
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d128      	bne.n	80089f6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089a8:	68fa      	ldr	r2, [r7, #12]
 80089aa:	8b12      	ldrh	r2, [r2, #24]
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d90e      	bls.n	80089ce <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	8b12      	ldrh	r2, [r2, #24]
 80089b8:	1a9a      	subs	r2, r3, r2
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	69db      	ldr	r3, [r3, #28]
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	8b12      	ldrh	r2, [r2, #24]
 80089c6:	441a      	add	r2, r3
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	61da      	str	r2, [r3, #28]
 80089cc:	e002      	b.n	80089d4 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2200      	movs	r2, #0
 80089d2:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d004      	beq.n	80089e6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80089e4:	e00e      	b.n	8008a04 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2200      	movs	r2, #0
 80089ea:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f000 f868 	bl	8008ac4 <USBH_CDC_TransmitCallback>
      break;
 80089f4:	e006      	b.n	8008a04 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80089f6:	7afb      	ldrb	r3, [r7, #11]
 80089f8:	2b02      	cmp	r3, #2
 80089fa:	d103      	bne.n	8008a04 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008a04:	bf00      	nop
  }
}
 8008a06:	bf00      	nop
 8008a08:	3710      	adds	r7, #16
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008a0e:	b580      	push	{r7, lr}
 8008a10:	b086      	sub	sp, #24
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008a1c:	69db      	ldr	r3, [r3, #28]
 8008a1e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008a20:	2300      	movs	r3, #0
 8008a22:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008a2a:	2b03      	cmp	r3, #3
 8008a2c:	d002      	beq.n	8008a34 <CDC_ProcessReception+0x26>
 8008a2e:	2b04      	cmp	r3, #4
 8008a30:	d00e      	beq.n	8008a50 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008a32:	e043      	b.n	8008abc <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	6a19      	ldr	r1, [r3, #32]
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	8b5a      	ldrh	r2, [r3, #26]
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	7b1b      	ldrb	r3, [r3, #12]
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f001 fc97 	bl	800a374 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	2204      	movs	r2, #4
 8008a4a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008a4e:	e035      	b.n	8008abc <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	7b1b      	ldrb	r3, [r3, #12]
 8008a54:	4619      	mov	r1, r3
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f001 ff84 	bl	800a964 <USBH_LL_GetURBState>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008a60:	7cfb      	ldrb	r3, [r7, #19]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d129      	bne.n	8008aba <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	7b1b      	ldrb	r3, [r3, #12]
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f001 fef9 	bl	800a864 <USBH_LL_GetLastXferSize>
 8008a72:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a78:	68fa      	ldr	r2, [r7, #12]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d016      	beq.n	8008aac <CDC_ProcessReception+0x9e>
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	8b5b      	ldrh	r3, [r3, #26]
 8008a82:	461a      	mov	r2, r3
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d110      	bne.n	8008aac <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	1ad2      	subs	r2, r2, r3
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	6a1a      	ldr	r2, [r3, #32]
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	441a      	add	r2, r3
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	2203      	movs	r2, #3
 8008aa6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008aaa:	e006      	b.n	8008aba <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 f80f 	bl	8008ad8 <USBH_CDC_ReceiveCallback>
      break;
 8008aba:	bf00      	nop
  }
}
 8008abc:	bf00      	nop
 8008abe:	3718      	adds	r7, #24
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b083      	sub	sp, #12
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008acc:	bf00      	nop
 8008ace:	370c      	adds	r7, #12
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008ae0:	bf00      	nop
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b084      	sub	sp, #16
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d101      	bne.n	8008b18 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008b14:	2302      	movs	r3, #2
 8008b16:	e029      	b.n	8008b6c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	79fa      	ldrb	r2, [r7, #7]
 8008b1c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008b30:	68f8      	ldr	r0, [r7, #12]
 8008b32:	f000 f81f 	bl	8008b74 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d003      	beq.n	8008b64 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008b64:	68f8      	ldr	r0, [r7, #12]
 8008b66:	f001 fdc9 	bl	800a6fc <USBH_LL_Init>

  return USBH_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	60fb      	str	r3, [r7, #12]
 8008b80:	e009      	b.n	8008b96 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	33e0      	adds	r3, #224	@ 0xe0
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	4413      	add	r3, r2
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	3301      	adds	r3, #1
 8008b94:	60fb      	str	r3, [r7, #12]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2b0f      	cmp	r3, #15
 8008b9a:	d9f2      	bls.n	8008b82 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	60fb      	str	r3, [r7, #12]
 8008ba0:	e009      	b.n	8008bb6 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008bac:	2200      	movs	r2, #0
 8008bae:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	60fb      	str	r3, [r7, #12]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bbc:	d3f1      	bcc.n	8008ba2 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2201      	movs	r2, #1
 8008bdc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2240      	movs	r2, #64	@ 0x40
 8008be2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2200      	movs	r2, #0
 8008be8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2200      	movs	r2, #0
 8008bee:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	331c      	adds	r3, #28
 8008c0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008c12:	2100      	movs	r1, #0
 8008c14:	4618      	mov	r0, r3
 8008c16:	f002 f813 	bl	800ac40 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008c20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c24:	2100      	movs	r1, #0
 8008c26:	4618      	mov	r0, r3
 8008c28:	f002 f80a 	bl	800ac40 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008c32:	2212      	movs	r2, #18
 8008c34:	2100      	movs	r1, #0
 8008c36:	4618      	mov	r0, r3
 8008c38:	f002 f802 	bl	800ac40 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008c42:	223e      	movs	r2, #62	@ 0x3e
 8008c44:	2100      	movs	r1, #0
 8008c46:	4618      	mov	r0, r3
 8008c48:	f001 fffa 	bl	800ac40 <memset>

  return USBH_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3710      	adds	r7, #16
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}

08008c56 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008c56:	b480      	push	{r7}
 8008c58:	b085      	sub	sp, #20
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
 8008c5e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008c60:	2300      	movs	r3, #0
 8008c62:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d016      	beq.n	8008c98 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d10e      	bne.n	8008c92 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008c7a:	1c59      	adds	r1, r3, #1
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	33de      	adds	r3, #222	@ 0xde
 8008c86:	6839      	ldr	r1, [r7, #0]
 8008c88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	73fb      	strb	r3, [r7, #15]
 8008c90:	e004      	b.n	8008c9c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008c92:	2302      	movs	r3, #2
 8008c94:	73fb      	strb	r3, [r7, #15]
 8008c96:	e001      	b.n	8008c9c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008c98:	2302      	movs	r3, #2
 8008c9a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3714      	adds	r7, #20
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca8:	4770      	bx	lr

08008caa <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008caa:	b480      	push	{r7}
 8008cac:	b085      	sub	sp, #20
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008cc0:	78fa      	ldrb	r2, [r7, #3]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d204      	bcs.n	8008cd0 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	78fa      	ldrb	r2, [r7, #3]
 8008cca:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008cce:	e001      	b.n	8008cd4 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3714      	adds	r7, #20
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr

08008ce2 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008ce2:	b480      	push	{r7}
 8008ce4:	b087      	sub	sp, #28
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
 8008cea:	4608      	mov	r0, r1
 8008cec:	4611      	mov	r1, r2
 8008cee:	461a      	mov	r2, r3
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	70fb      	strb	r3, [r7, #3]
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	70bb      	strb	r3, [r7, #2]
 8008cf8:	4613      	mov	r3, r2
 8008cfa:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008d00:	2300      	movs	r3, #0
 8008d02:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008d0a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008d0c:	e025      	b.n	8008d5a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008d0e:	7dfb      	ldrb	r3, [r7, #23]
 8008d10:	221a      	movs	r2, #26
 8008d12:	fb02 f303 	mul.w	r3, r2, r3
 8008d16:	3308      	adds	r3, #8
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	3302      	adds	r3, #2
 8008d1e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	795b      	ldrb	r3, [r3, #5]
 8008d24:	78fa      	ldrb	r2, [r7, #3]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d002      	beq.n	8008d30 <USBH_FindInterface+0x4e>
 8008d2a:	78fb      	ldrb	r3, [r7, #3]
 8008d2c:	2bff      	cmp	r3, #255	@ 0xff
 8008d2e:	d111      	bne.n	8008d54 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008d34:	78ba      	ldrb	r2, [r7, #2]
 8008d36:	429a      	cmp	r2, r3
 8008d38:	d002      	beq.n	8008d40 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d3a:	78bb      	ldrb	r3, [r7, #2]
 8008d3c:	2bff      	cmp	r3, #255	@ 0xff
 8008d3e:	d109      	bne.n	8008d54 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d44:	787a      	ldrb	r2, [r7, #1]
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d002      	beq.n	8008d50 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008d4a:	787b      	ldrb	r3, [r7, #1]
 8008d4c:	2bff      	cmp	r3, #255	@ 0xff
 8008d4e:	d101      	bne.n	8008d54 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008d50:	7dfb      	ldrb	r3, [r7, #23]
 8008d52:	e006      	b.n	8008d62 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008d54:	7dfb      	ldrb	r3, [r7, #23]
 8008d56:	3301      	adds	r3, #1
 8008d58:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008d5a:	7dfb      	ldrb	r3, [r7, #23]
 8008d5c:	2b01      	cmp	r3, #1
 8008d5e:	d9d6      	bls.n	8008d0e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008d60:	23ff      	movs	r3, #255	@ 0xff
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	371c      	adds	r7, #28
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b082      	sub	sp, #8
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f001 fcfc 	bl	800a774 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008d7c:	2101      	movs	r1, #1
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f001 fe03 	bl	800a98a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3708      	adds	r7, #8
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
	...

08008d90 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b088      	sub	sp, #32
 8008d94:	af04      	add	r7, sp, #16
 8008d96:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008d98:	2302      	movs	r3, #2
 8008d9a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d102      	bne.n	8008db2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2203      	movs	r2, #3
 8008db0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	2b0b      	cmp	r3, #11
 8008dba:	f200 81bc 	bhi.w	8009136 <USBH_Process+0x3a6>
 8008dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8008dc4 <USBH_Process+0x34>)
 8008dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc4:	08008df5 	.word	0x08008df5
 8008dc8:	08008e27 	.word	0x08008e27
 8008dcc:	08008e91 	.word	0x08008e91
 8008dd0:	080090d1 	.word	0x080090d1
 8008dd4:	08009137 	.word	0x08009137
 8008dd8:	08008f31 	.word	0x08008f31
 8008ddc:	08009077 	.word	0x08009077
 8008de0:	08008f67 	.word	0x08008f67
 8008de4:	08008f87 	.word	0x08008f87
 8008de8:	08008fa5 	.word	0x08008fa5
 8008dec:	08008fe9 	.word	0x08008fe9
 8008df0:	080090b9 	.word	0x080090b9
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f000 819c 	beq.w	800913a <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2201      	movs	r2, #1
 8008e06:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008e08:	20c8      	movs	r0, #200	@ 0xc8
 8008e0a:	f001 fe08 	bl	800aa1e <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f001 fd0d 	bl	800a82e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2200      	movs	r2, #0
 8008e18:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008e24:	e189      	b.n	800913a <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d107      	bne.n	8008e42 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2202      	movs	r2, #2
 8008e3e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008e40:	e18a      	b.n	8009158 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008e48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e4c:	d914      	bls.n	8008e78 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008e54:	3301      	adds	r3, #1
 8008e56:	b2da      	uxtb	r2, r3
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008e64:	2b03      	cmp	r3, #3
 8008e66:	d903      	bls.n	8008e70 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	220d      	movs	r2, #13
 8008e6c:	701a      	strb	r2, [r3, #0]
      break;
 8008e6e:	e173      	b.n	8009158 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	701a      	strb	r2, [r3, #0]
      break;
 8008e76:	e16f      	b.n	8009158 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008e7e:	f103 020a 	add.w	r2, r3, #10
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008e88:	200a      	movs	r0, #10
 8008e8a:	f001 fdc8 	bl	800aa1e <USBH_Delay>
      break;
 8008e8e:	e163      	b.n	8009158 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d005      	beq.n	8008ea6 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ea0:	2104      	movs	r1, #4
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008ea6:	2064      	movs	r0, #100	@ 0x64
 8008ea8:	f001 fdb9 	bl	800aa1e <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f001 fc97 	bl	800a7e0 <USBH_LL_GetSpeed>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	461a      	mov	r2, r3
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2205      	movs	r2, #5
 8008ec0:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f001 faa2 	bl	800a40e <USBH_AllocPipe>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	461a      	mov	r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008ed2:	2180      	movs	r1, #128	@ 0x80
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f001 fa9a 	bl	800a40e <USBH_AllocPipe>
 8008eda:	4603      	mov	r3, r0
 8008edc:	461a      	mov	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	7919      	ldrb	r1, [r3, #4]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008ef2:	687a      	ldr	r2, [r7, #4]
 8008ef4:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008ef6:	9202      	str	r2, [sp, #8]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	9201      	str	r2, [sp, #4]
 8008efc:	9300      	str	r3, [sp, #0]
 8008efe:	4603      	mov	r3, r0
 8008f00:	2280      	movs	r2, #128	@ 0x80
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f001 fa54 	bl	800a3b0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	7959      	ldrb	r1, [r3, #5]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008f1c:	9202      	str	r2, [sp, #8]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	9201      	str	r2, [sp, #4]
 8008f22:	9300      	str	r3, [sp, #0]
 8008f24:	4603      	mov	r3, r0
 8008f26:	2200      	movs	r2, #0
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f001 fa41 	bl	800a3b0 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008f2e:	e113      	b.n	8009158 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 f917 	bl	8009164 <USBH_HandleEnum>
 8008f36:	4603      	mov	r3, r0
 8008f38:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008f3a:	7bbb      	ldrb	r3, [r7, #14]
 8008f3c:	b2db      	uxtb	r3, r3
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	f040 80fd 	bne.w	800913e <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2200      	movs	r2, #0
 8008f48:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d103      	bne.n	8008f5e <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2208      	movs	r2, #8
 8008f5a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008f5c:	e0ef      	b.n	800913e <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2207      	movs	r2, #7
 8008f62:	701a      	strb	r2, [r3, #0]
      break;
 8008f64:	e0eb      	b.n	800913e <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f000 80e8 	beq.w	8009142 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f78:	2101      	movs	r1, #1
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2208      	movs	r2, #8
 8008f82:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8008f84:	e0dd      	b.n	8009142 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008f8c:	4619      	mov	r1, r3
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fc3f 	bl	8009812 <USBH_SetCfg>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	f040 80d5 	bne.w	8009146 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2209      	movs	r2, #9
 8008fa0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008fa2:	e0d0      	b.n	8009146 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008faa:	f003 0320 	and.w	r3, r3, #32
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d016      	beq.n	8008fe0 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008fb2:	2101      	movs	r1, #1
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f000 fc4f 	bl	8009858 <USBH_SetFeature>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008fbe:	7bbb      	ldrb	r3, [r7, #14]
 8008fc0:	b2db      	uxtb	r3, r3
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d103      	bne.n	8008fce <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	220a      	movs	r2, #10
 8008fca:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008fcc:	e0bd      	b.n	800914a <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8008fce:	7bbb      	ldrb	r3, [r7, #14]
 8008fd0:	b2db      	uxtb	r3, r3
 8008fd2:	2b03      	cmp	r3, #3
 8008fd4:	f040 80b9 	bne.w	800914a <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	220a      	movs	r2, #10
 8008fdc:	701a      	strb	r2, [r3, #0]
      break;
 8008fde:	e0b4      	b.n	800914a <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	220a      	movs	r2, #10
 8008fe4:	701a      	strb	r2, [r3, #0]
      break;
 8008fe6:	e0b0      	b.n	800914a <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	f000 80ad 	beq.w	800914e <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	73fb      	strb	r3, [r7, #15]
 8009000:	e016      	b.n	8009030 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009002:	7bfa      	ldrb	r2, [r7, #15]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	32de      	adds	r2, #222	@ 0xde
 8009008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800900c:	791a      	ldrb	r2, [r3, #4]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009014:	429a      	cmp	r2, r3
 8009016:	d108      	bne.n	800902a <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009018:	7bfa      	ldrb	r2, [r7, #15]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	32de      	adds	r2, #222	@ 0xde
 800901e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8009028:	e005      	b.n	8009036 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800902a:	7bfb      	ldrb	r3, [r7, #15]
 800902c:	3301      	adds	r3, #1
 800902e:	73fb      	strb	r3, [r7, #15]
 8009030:	7bfb      	ldrb	r3, [r7, #15]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d0e5      	beq.n	8009002 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800903c:	2b00      	cmp	r3, #0
 800903e:	d016      	beq.n	800906e <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	4798      	blx	r3
 800904c:	4603      	mov	r3, r0
 800904e:	2b00      	cmp	r3, #0
 8009050:	d109      	bne.n	8009066 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2206      	movs	r2, #6
 8009056:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800905e:	2103      	movs	r1, #3
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009064:	e073      	b.n	800914e <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	220d      	movs	r2, #13
 800906a:	701a      	strb	r2, [r3, #0]
      break;
 800906c:	e06f      	b.n	800914e <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	220d      	movs	r2, #13
 8009072:	701a      	strb	r2, [r3, #0]
      break;
 8009074:	e06b      	b.n	800914e <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800907c:	2b00      	cmp	r3, #0
 800907e:	d017      	beq.n	80090b0 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	4798      	blx	r3
 800908c:	4603      	mov	r3, r0
 800908e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009090:	7bbb      	ldrb	r3, [r7, #14]
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b00      	cmp	r3, #0
 8009096:	d103      	bne.n	80090a0 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	220b      	movs	r2, #11
 800909c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800909e:	e058      	b.n	8009152 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 80090a0:	7bbb      	ldrb	r3, [r7, #14]
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	2b02      	cmp	r3, #2
 80090a6:	d154      	bne.n	8009152 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	220d      	movs	r2, #13
 80090ac:	701a      	strb	r2, [r3, #0]
      break;
 80090ae:	e050      	b.n	8009152 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	220d      	movs	r2, #13
 80090b4:	701a      	strb	r2, [r3, #0]
      break;
 80090b6:	e04c      	b.n	8009152 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d049      	beq.n	8009156 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090c8:	695b      	ldr	r3, [r3, #20]
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	4798      	blx	r3
      }
      break;
 80090ce:	e042      	b.n	8009156 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f7ff fd4b 	bl	8008b74 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d009      	beq.n	80090fc <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009102:	2b00      	cmp	r3, #0
 8009104:	d005      	beq.n	8009112 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800910c:	2105      	movs	r1, #5
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8009118:	b2db      	uxtb	r3, r3
 800911a:	2b01      	cmp	r3, #1
 800911c:	d107      	bne.n	800912e <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f7ff fe21 	bl	8008d6e <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800912c:	e014      	b.n	8009158 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f001 fb20 	bl	800a774 <USBH_LL_Start>
      break;
 8009134:	e010      	b.n	8009158 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8009136:	bf00      	nop
 8009138:	e00e      	b.n	8009158 <USBH_Process+0x3c8>
      break;
 800913a:	bf00      	nop
 800913c:	e00c      	b.n	8009158 <USBH_Process+0x3c8>
      break;
 800913e:	bf00      	nop
 8009140:	e00a      	b.n	8009158 <USBH_Process+0x3c8>
    break;
 8009142:	bf00      	nop
 8009144:	e008      	b.n	8009158 <USBH_Process+0x3c8>
      break;
 8009146:	bf00      	nop
 8009148:	e006      	b.n	8009158 <USBH_Process+0x3c8>
      break;
 800914a:	bf00      	nop
 800914c:	e004      	b.n	8009158 <USBH_Process+0x3c8>
      break;
 800914e:	bf00      	nop
 8009150:	e002      	b.n	8009158 <USBH_Process+0x3c8>
      break;
 8009152:	bf00      	nop
 8009154:	e000      	b.n	8009158 <USBH_Process+0x3c8>
      break;
 8009156:	bf00      	nop
  }
  return USBH_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop

08009164 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b088      	sub	sp, #32
 8009168:	af04      	add	r7, sp, #16
 800916a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800916c:	2301      	movs	r3, #1
 800916e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009170:	2301      	movs	r3, #1
 8009172:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	785b      	ldrb	r3, [r3, #1]
 8009178:	2b07      	cmp	r3, #7
 800917a:	f200 81bd 	bhi.w	80094f8 <USBH_HandleEnum+0x394>
 800917e:	a201      	add	r2, pc, #4	@ (adr r2, 8009184 <USBH_HandleEnum+0x20>)
 8009180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009184:	080091a5 	.word	0x080091a5
 8009188:	0800925f 	.word	0x0800925f
 800918c:	080092c9 	.word	0x080092c9
 8009190:	08009353 	.word	0x08009353
 8009194:	080093bd 	.word	0x080093bd
 8009198:	0800942d 	.word	0x0800942d
 800919c:	08009473 	.word	0x08009473
 80091a0:	080094b9 	.word	0x080094b9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80091a4:	2108      	movs	r1, #8
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 fa50 	bl	800964c <USBH_Get_DevDesc>
 80091ac:	4603      	mov	r3, r0
 80091ae:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80091b0:	7bbb      	ldrb	r3, [r7, #14]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d12e      	bne.n	8009214 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	7919      	ldrb	r1, [r3, #4]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80091da:	9202      	str	r2, [sp, #8]
 80091dc:	2200      	movs	r2, #0
 80091de:	9201      	str	r2, [sp, #4]
 80091e0:	9300      	str	r3, [sp, #0]
 80091e2:	4603      	mov	r3, r0
 80091e4:	2280      	movs	r2, #128	@ 0x80
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f001 f8e2 	bl	800a3b0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	7959      	ldrb	r1, [r3, #5]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009200:	9202      	str	r2, [sp, #8]
 8009202:	2200      	movs	r2, #0
 8009204:	9201      	str	r2, [sp, #4]
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	4603      	mov	r3, r0
 800920a:	2200      	movs	r2, #0
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f001 f8cf 	bl	800a3b0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009212:	e173      	b.n	80094fc <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009214:	7bbb      	ldrb	r3, [r7, #14]
 8009216:	2b03      	cmp	r3, #3
 8009218:	f040 8170 	bne.w	80094fc <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009222:	3301      	adds	r3, #1
 8009224:	b2da      	uxtb	r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009232:	2b03      	cmp	r3, #3
 8009234:	d903      	bls.n	800923e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	220d      	movs	r2, #13
 800923a:	701a      	strb	r2, [r3, #0]
      break;
 800923c:	e15e      	b.n	80094fc <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	795b      	ldrb	r3, [r3, #5]
 8009242:	4619      	mov	r1, r3
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f001 f903 	bl	800a450 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	791b      	ldrb	r3, [r3, #4]
 800924e:	4619      	mov	r1, r3
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f001 f8fd 	bl	800a450 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2200      	movs	r2, #0
 800925a:	701a      	strb	r2, [r3, #0]
      break;
 800925c:	e14e      	b.n	80094fc <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800925e:	2112      	movs	r1, #18
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f000 f9f3 	bl	800964c <USBH_Get_DevDesc>
 8009266:	4603      	mov	r3, r0
 8009268:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800926a:	7bbb      	ldrb	r3, [r7, #14]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d103      	bne.n	8009278 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2202      	movs	r2, #2
 8009274:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009276:	e143      	b.n	8009500 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009278:	7bbb      	ldrb	r3, [r7, #14]
 800927a:	2b03      	cmp	r3, #3
 800927c:	f040 8140 	bne.w	8009500 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009286:	3301      	adds	r3, #1
 8009288:	b2da      	uxtb	r2, r3
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009296:	2b03      	cmp	r3, #3
 8009298:	d903      	bls.n	80092a2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	220d      	movs	r2, #13
 800929e:	701a      	strb	r2, [r3, #0]
      break;
 80092a0:	e12e      	b.n	8009500 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	795b      	ldrb	r3, [r3, #5]
 80092a6:	4619      	mov	r1, r3
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f001 f8d1 	bl	800a450 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	791b      	ldrb	r3, [r3, #4]
 80092b2:	4619      	mov	r1, r3
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f001 f8cb 	bl	800a450 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2200      	movs	r2, #0
 80092be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	701a      	strb	r2, [r3, #0]
      break;
 80092c6:	e11b      	b.n	8009500 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80092c8:	2101      	movs	r1, #1
 80092ca:	6878      	ldr	r0, [r7, #4]
 80092cc:	f000 fa7d 	bl	80097ca <USBH_SetAddress>
 80092d0:	4603      	mov	r3, r0
 80092d2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80092d4:	7bbb      	ldrb	r3, [r7, #14]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d130      	bne.n	800933c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80092da:	2002      	movs	r0, #2
 80092dc:	f001 fb9f 	bl	800aa1e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2201      	movs	r2, #1
 80092e4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2203      	movs	r2, #3
 80092ec:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	7919      	ldrb	r1, [r3, #4]
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009302:	9202      	str	r2, [sp, #8]
 8009304:	2200      	movs	r2, #0
 8009306:	9201      	str	r2, [sp, #4]
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	4603      	mov	r3, r0
 800930c:	2280      	movs	r2, #128	@ 0x80
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f001 f84e 	bl	800a3b0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	7959      	ldrb	r1, [r3, #5]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009328:	9202      	str	r2, [sp, #8]
 800932a:	2200      	movs	r2, #0
 800932c:	9201      	str	r2, [sp, #4]
 800932e:	9300      	str	r3, [sp, #0]
 8009330:	4603      	mov	r3, r0
 8009332:	2200      	movs	r2, #0
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f001 f83b 	bl	800a3b0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800933a:	e0e3      	b.n	8009504 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800933c:	7bbb      	ldrb	r3, [r7, #14]
 800933e:	2b03      	cmp	r3, #3
 8009340:	f040 80e0 	bne.w	8009504 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	220d      	movs	r2, #13
 8009348:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	705a      	strb	r2, [r3, #1]
      break;
 8009350:	e0d8      	b.n	8009504 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009352:	2109      	movs	r1, #9
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 f9a5 	bl	80096a4 <USBH_Get_CfgDesc>
 800935a:	4603      	mov	r3, r0
 800935c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800935e:	7bbb      	ldrb	r3, [r7, #14]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d103      	bne.n	800936c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2204      	movs	r2, #4
 8009368:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800936a:	e0cd      	b.n	8009508 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800936c:	7bbb      	ldrb	r3, [r7, #14]
 800936e:	2b03      	cmp	r3, #3
 8009370:	f040 80ca 	bne.w	8009508 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800937a:	3301      	adds	r3, #1
 800937c:	b2da      	uxtb	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800938a:	2b03      	cmp	r3, #3
 800938c:	d903      	bls.n	8009396 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	220d      	movs	r2, #13
 8009392:	701a      	strb	r2, [r3, #0]
      break;
 8009394:	e0b8      	b.n	8009508 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	795b      	ldrb	r3, [r3, #5]
 800939a:	4619      	mov	r1, r3
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f001 f857 	bl	800a450 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	791b      	ldrb	r3, [r3, #4]
 80093a6:	4619      	mov	r1, r3
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f001 f851 	bl	800a450 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	701a      	strb	r2, [r3, #0]
      break;
 80093ba:	e0a5      	b.n	8009508 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80093c2:	4619      	mov	r1, r3
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 f96d 	bl	80096a4 <USBH_Get_CfgDesc>
 80093ca:	4603      	mov	r3, r0
 80093cc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80093ce:	7bbb      	ldrb	r3, [r7, #14]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d103      	bne.n	80093dc <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2205      	movs	r2, #5
 80093d8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80093da:	e097      	b.n	800950c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80093dc:	7bbb      	ldrb	r3, [r7, #14]
 80093de:	2b03      	cmp	r3, #3
 80093e0:	f040 8094 	bne.w	800950c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80093ea:	3301      	adds	r3, #1
 80093ec:	b2da      	uxtb	r2, r3
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80093fa:	2b03      	cmp	r3, #3
 80093fc:	d903      	bls.n	8009406 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	220d      	movs	r2, #13
 8009402:	701a      	strb	r2, [r3, #0]
      break;
 8009404:	e082      	b.n	800950c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	795b      	ldrb	r3, [r3, #5]
 800940a:	4619      	mov	r1, r3
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f001 f81f 	bl	800a450 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	791b      	ldrb	r3, [r3, #4]
 8009416:	4619      	mov	r1, r3
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f001 f819 	bl	800a450 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2200      	movs	r2, #0
 8009422:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2200      	movs	r2, #0
 8009428:	701a      	strb	r2, [r3, #0]
      break;
 800942a:	e06f      	b.n	800950c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009432:	2b00      	cmp	r3, #0
 8009434:	d019      	beq.n	800946a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009442:	23ff      	movs	r3, #255	@ 0xff
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 f957 	bl	80096f8 <USBH_Get_StringDesc>
 800944a:	4603      	mov	r3, r0
 800944c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800944e:	7bbb      	ldrb	r3, [r7, #14]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d103      	bne.n	800945c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2206      	movs	r2, #6
 8009458:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800945a:	e059      	b.n	8009510 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800945c:	7bbb      	ldrb	r3, [r7, #14]
 800945e:	2b03      	cmp	r3, #3
 8009460:	d156      	bne.n	8009510 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2206      	movs	r2, #6
 8009466:	705a      	strb	r2, [r3, #1]
      break;
 8009468:	e052      	b.n	8009510 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2206      	movs	r2, #6
 800946e:	705a      	strb	r2, [r3, #1]
      break;
 8009470:	e04e      	b.n	8009510 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009478:	2b00      	cmp	r3, #0
 800947a:	d019      	beq.n	80094b0 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009488:	23ff      	movs	r3, #255	@ 0xff
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f934 	bl	80096f8 <USBH_Get_StringDesc>
 8009490:	4603      	mov	r3, r0
 8009492:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009494:	7bbb      	ldrb	r3, [r7, #14]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d103      	bne.n	80094a2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2207      	movs	r2, #7
 800949e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80094a0:	e038      	b.n	8009514 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094a2:	7bbb      	ldrb	r3, [r7, #14]
 80094a4:	2b03      	cmp	r3, #3
 80094a6:	d135      	bne.n	8009514 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2207      	movs	r2, #7
 80094ac:	705a      	strb	r2, [r3, #1]
      break;
 80094ae:	e031      	b.n	8009514 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2207      	movs	r2, #7
 80094b4:	705a      	strb	r2, [r3, #1]
      break;
 80094b6:	e02d      	b.n	8009514 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d017      	beq.n	80094f2 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80094ce:	23ff      	movs	r3, #255	@ 0xff
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f000 f911 	bl	80096f8 <USBH_Get_StringDesc>
 80094d6:	4603      	mov	r3, r0
 80094d8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80094da:	7bbb      	ldrb	r3, [r7, #14]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d102      	bne.n	80094e6 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80094e0:	2300      	movs	r3, #0
 80094e2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80094e4:	e018      	b.n	8009518 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094e6:	7bbb      	ldrb	r3, [r7, #14]
 80094e8:	2b03      	cmp	r3, #3
 80094ea:	d115      	bne.n	8009518 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80094ec:	2300      	movs	r3, #0
 80094ee:	73fb      	strb	r3, [r7, #15]
      break;
 80094f0:	e012      	b.n	8009518 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80094f2:	2300      	movs	r3, #0
 80094f4:	73fb      	strb	r3, [r7, #15]
      break;
 80094f6:	e00f      	b.n	8009518 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80094f8:	bf00      	nop
 80094fa:	e00e      	b.n	800951a <USBH_HandleEnum+0x3b6>
      break;
 80094fc:	bf00      	nop
 80094fe:	e00c      	b.n	800951a <USBH_HandleEnum+0x3b6>
      break;
 8009500:	bf00      	nop
 8009502:	e00a      	b.n	800951a <USBH_HandleEnum+0x3b6>
      break;
 8009504:	bf00      	nop
 8009506:	e008      	b.n	800951a <USBH_HandleEnum+0x3b6>
      break;
 8009508:	bf00      	nop
 800950a:	e006      	b.n	800951a <USBH_HandleEnum+0x3b6>
      break;
 800950c:	bf00      	nop
 800950e:	e004      	b.n	800951a <USBH_HandleEnum+0x3b6>
      break;
 8009510:	bf00      	nop
 8009512:	e002      	b.n	800951a <USBH_HandleEnum+0x3b6>
      break;
 8009514:	bf00      	nop
 8009516:	e000      	b.n	800951a <USBH_HandleEnum+0x3b6>
      break;
 8009518:	bf00      	nop
  }
  return Status;
 800951a:	7bfb      	ldrb	r3, [r7, #15]
}
 800951c:	4618      	mov	r0, r3
 800951e:	3710      	adds	r7, #16
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}

08009524 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
 800952c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	683a      	ldr	r2, [r7, #0]
 8009532:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009536:	bf00      	nop
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr

08009542 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009542:	b580      	push	{r7, lr}
 8009544:	b082      	sub	sp, #8
 8009546:	af00      	add	r7, sp, #0
 8009548:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009550:	1c5a      	adds	r2, r3, #1
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 f804 	bl	8009566 <USBH_HandleSof>
}
 800955e:	bf00      	nop
 8009560:	3708      	adds	r7, #8
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b082      	sub	sp, #8
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	b2db      	uxtb	r3, r3
 8009574:	2b0b      	cmp	r3, #11
 8009576:	d10a      	bne.n	800958e <USBH_HandleSof+0x28>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800957e:	2b00      	cmp	r3, #0
 8009580:	d005      	beq.n	800958e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009588:	699b      	ldr	r3, [r3, #24]
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	4798      	blx	r3
  }
}
 800958e:	bf00      	nop
 8009590:	3708      	adds	r7, #8
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}

08009596 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009596:	b480      	push	{r7}
 8009598:	b083      	sub	sp, #12
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80095a6:	bf00      	nop
}
 80095a8:	370c      	adds	r7, #12
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr

080095b2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80095b2:	b480      	push	{r7}
 80095b4:	b083      	sub	sp, #12
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2201      	movs	r2, #1
 80095c6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80095ca:	bf00      	nop
}
 80095cc:	370c      	adds	r7, #12
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr

080095d6 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80095d6:	b480      	push	{r7}
 80095d8:	b083      	sub	sp, #12
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2201      	movs	r2, #1
 80095e2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	370c      	adds	r7, #12
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b082      	sub	sp, #8
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2201      	movs	r2, #1
 8009610:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f001 f8c0 	bl	800a7aa <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	791b      	ldrb	r3, [r3, #4]
 800962e:	4619      	mov	r1, r3
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 ff0d 	bl	800a450 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	795b      	ldrb	r3, [r3, #5]
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 ff07 	bl	800a450 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009642:	2300      	movs	r3, #0
}
 8009644:	4618      	mov	r0, r3
 8009646:	3708      	adds	r7, #8
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b086      	sub	sp, #24
 8009650:	af02      	add	r7, sp, #8
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	460b      	mov	r3, r1
 8009656:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009658:	887b      	ldrh	r3, [r7, #2]
 800965a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800965e:	d901      	bls.n	8009664 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009660:	2303      	movs	r3, #3
 8009662:	e01b      	b.n	800969c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800966a:	887b      	ldrh	r3, [r7, #2]
 800966c:	9300      	str	r3, [sp, #0]
 800966e:	4613      	mov	r3, r2
 8009670:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009674:	2100      	movs	r1, #0
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 f872 	bl	8009760 <USBH_GetDescriptor>
 800967c:	4603      	mov	r3, r0
 800967e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009680:	7bfb      	ldrb	r3, [r7, #15]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d109      	bne.n	800969a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800968c:	887a      	ldrh	r2, [r7, #2]
 800968e:	4619      	mov	r1, r3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 f929 	bl	80098e8 <USBH_ParseDevDesc>
 8009696:	4603      	mov	r3, r0
 8009698:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800969a:	7bfb      	ldrb	r3, [r7, #15]
}
 800969c:	4618      	mov	r0, r3
 800969e:	3710      	adds	r7, #16
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af02      	add	r7, sp, #8
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	460b      	mov	r3, r1
 80096ae:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	331c      	adds	r3, #28
 80096b4:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80096b6:	887b      	ldrh	r3, [r7, #2]
 80096b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80096bc:	d901      	bls.n	80096c2 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80096be:	2303      	movs	r3, #3
 80096c0:	e016      	b.n	80096f0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80096c2:	887b      	ldrh	r3, [r7, #2]
 80096c4:	9300      	str	r3, [sp, #0]
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80096cc:	2100      	movs	r1, #0
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f000 f846 	bl	8009760 <USBH_GetDescriptor>
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80096d8:	7bfb      	ldrb	r3, [r7, #15]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d107      	bne.n	80096ee <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80096de:	887b      	ldrh	r3, [r7, #2]
 80096e0:	461a      	mov	r2, r3
 80096e2:	68b9      	ldr	r1, [r7, #8]
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 f9af 	bl	8009a48 <USBH_ParseCfgDesc>
 80096ea:	4603      	mov	r3, r0
 80096ec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80096ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3710      	adds	r7, #16
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}

080096f8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b088      	sub	sp, #32
 80096fc:	af02      	add	r7, sp, #8
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	607a      	str	r2, [r7, #4]
 8009702:	461a      	mov	r2, r3
 8009704:	460b      	mov	r3, r1
 8009706:	72fb      	strb	r3, [r7, #11]
 8009708:	4613      	mov	r3, r2
 800970a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800970c:	893b      	ldrh	r3, [r7, #8]
 800970e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009712:	d802      	bhi.n	800971a <USBH_Get_StringDesc+0x22>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d101      	bne.n	800971e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800971a:	2303      	movs	r3, #3
 800971c:	e01c      	b.n	8009758 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800971e:	7afb      	ldrb	r3, [r7, #11]
 8009720:	b29b      	uxth	r3, r3
 8009722:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009726:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800972e:	893b      	ldrh	r3, [r7, #8]
 8009730:	9300      	str	r3, [sp, #0]
 8009732:	460b      	mov	r3, r1
 8009734:	2100      	movs	r1, #0
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	f000 f812 	bl	8009760 <USBH_GetDescriptor>
 800973c:	4603      	mov	r3, r0
 800973e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009740:	7dfb      	ldrb	r3, [r7, #23]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d107      	bne.n	8009756 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800974c:	893a      	ldrh	r2, [r7, #8]
 800974e:	6879      	ldr	r1, [r7, #4]
 8009750:	4618      	mov	r0, r3
 8009752:	f000 fb8c 	bl	8009e6e <USBH_ParseStringDesc>
  }

  return status;
 8009756:	7dfb      	ldrb	r3, [r7, #23]
}
 8009758:	4618      	mov	r0, r3
 800975a:	3718      	adds	r7, #24
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}

08009760 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b084      	sub	sp, #16
 8009764:	af00      	add	r7, sp, #0
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	607b      	str	r3, [r7, #4]
 800976a:	460b      	mov	r3, r1
 800976c:	72fb      	strb	r3, [r7, #11]
 800976e:	4613      	mov	r3, r2
 8009770:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	789b      	ldrb	r3, [r3, #2]
 8009776:	2b01      	cmp	r3, #1
 8009778:	d11c      	bne.n	80097b4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800977a:	7afb      	ldrb	r3, [r7, #11]
 800977c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009780:	b2da      	uxtb	r2, r3
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2206      	movs	r2, #6
 800978a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	893a      	ldrh	r2, [r7, #8]
 8009790:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009792:	893b      	ldrh	r3, [r7, #8]
 8009794:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009798:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800979c:	d104      	bne.n	80097a8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f240 4209 	movw	r2, #1033	@ 0x409
 80097a4:	829a      	strh	r2, [r3, #20]
 80097a6:	e002      	b.n	80097ae <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2200      	movs	r2, #0
 80097ac:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	8b3a      	ldrh	r2, [r7, #24]
 80097b2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80097b4:	8b3b      	ldrh	r3, [r7, #24]
 80097b6:	461a      	mov	r2, r3
 80097b8:	6879      	ldr	r1, [r7, #4]
 80097ba:	68f8      	ldr	r0, [r7, #12]
 80097bc:	f000 fba4 	bl	8009f08 <USBH_CtlReq>
 80097c0:	4603      	mov	r3, r0
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3710      	adds	r7, #16
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}

080097ca <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80097ca:	b580      	push	{r7, lr}
 80097cc:	b082      	sub	sp, #8
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
 80097d2:	460b      	mov	r3, r1
 80097d4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	789b      	ldrb	r3, [r3, #2]
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d10f      	bne.n	80097fe <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2205      	movs	r2, #5
 80097e8:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80097ea:	78fb      	ldrb	r3, [r7, #3]
 80097ec:	b29a      	uxth	r2, r3
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2200      	movs	r2, #0
 80097fc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80097fe:	2200      	movs	r2, #0
 8009800:	2100      	movs	r1, #0
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f000 fb80 	bl	8009f08 <USBH_CtlReq>
 8009808:	4603      	mov	r3, r0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3708      	adds	r7, #8
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009812:	b580      	push	{r7, lr}
 8009814:	b082      	sub	sp, #8
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
 800981a:	460b      	mov	r3, r1
 800981c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	789b      	ldrb	r3, [r3, #2]
 8009822:	2b01      	cmp	r3, #1
 8009824:	d10e      	bne.n	8009844 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2209      	movs	r2, #9
 8009830:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	887a      	ldrh	r2, [r7, #2]
 8009836:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2200      	movs	r2, #0
 800983c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2200      	movs	r2, #0
 8009842:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009844:	2200      	movs	r2, #0
 8009846:	2100      	movs	r1, #0
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 fb5d 	bl	8009f08 <USBH_CtlReq>
 800984e:	4603      	mov	r3, r0
}
 8009850:	4618      	mov	r0, r3
 8009852:	3708      	adds	r7, #8
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b082      	sub	sp, #8
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	460b      	mov	r3, r1
 8009862:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	789b      	ldrb	r3, [r3, #2]
 8009868:	2b01      	cmp	r3, #1
 800986a:	d10f      	bne.n	800988c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2203      	movs	r2, #3
 8009876:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009878:	78fb      	ldrb	r3, [r7, #3]
 800987a:	b29a      	uxth	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2200      	movs	r2, #0
 800988a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800988c:	2200      	movs	r2, #0
 800988e:	2100      	movs	r1, #0
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f000 fb39 	bl	8009f08 <USBH_CtlReq>
 8009896:	4603      	mov	r3, r0
}
 8009898:	4618      	mov	r0, r3
 800989a:	3708      	adds	r7, #8
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b082      	sub	sp, #8
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	460b      	mov	r3, r1
 80098aa:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	789b      	ldrb	r3, [r3, #2]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d10f      	bne.n	80098d4 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2202      	movs	r2, #2
 80098b8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2201      	movs	r2, #1
 80098be:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80098c6:	78fb      	ldrb	r3, [r7, #3]
 80098c8:	b29a      	uxth	r2, r3
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2200      	movs	r2, #0
 80098d2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80098d4:	2200      	movs	r2, #0
 80098d6:	2100      	movs	r1, #0
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f000 fb15 	bl	8009f08 <USBH_CtlReq>
 80098de:	4603      	mov	r3, r0
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3708      	adds	r7, #8
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b087      	sub	sp, #28
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	60b9      	str	r1, [r7, #8]
 80098f2:	4613      	mov	r3, r2
 80098f4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80098fc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80098fe:	2300      	movs	r3, #0
 8009900:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d101      	bne.n	800990c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009908:	2302      	movs	r3, #2
 800990a:	e094      	b.n	8009a36 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	781a      	ldrb	r2, [r3, #0]
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	785a      	ldrb	r2, [r3, #1]
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	3302      	adds	r3, #2
 8009920:	781b      	ldrb	r3, [r3, #0]
 8009922:	461a      	mov	r2, r3
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	3303      	adds	r3, #3
 8009928:	781b      	ldrb	r3, [r3, #0]
 800992a:	021b      	lsls	r3, r3, #8
 800992c:	b29b      	uxth	r3, r3
 800992e:	4313      	orrs	r3, r2
 8009930:	b29a      	uxth	r2, r3
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	791a      	ldrb	r2, [r3, #4]
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	795a      	ldrb	r2, [r3, #5]
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	799a      	ldrb	r2, [r3, #6]
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	79da      	ldrb	r2, [r3, #7]
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800995c:	2b00      	cmp	r3, #0
 800995e:	d004      	beq.n	800996a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009966:	2b01      	cmp	r3, #1
 8009968:	d11b      	bne.n	80099a2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	79db      	ldrb	r3, [r3, #7]
 800996e:	2b20      	cmp	r3, #32
 8009970:	dc0f      	bgt.n	8009992 <USBH_ParseDevDesc+0xaa>
 8009972:	2b08      	cmp	r3, #8
 8009974:	db0f      	blt.n	8009996 <USBH_ParseDevDesc+0xae>
 8009976:	3b08      	subs	r3, #8
 8009978:	4a32      	ldr	r2, [pc, #200]	@ (8009a44 <USBH_ParseDevDesc+0x15c>)
 800997a:	fa22 f303 	lsr.w	r3, r2, r3
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b00      	cmp	r3, #0
 8009984:	bf14      	ite	ne
 8009986:	2301      	movne	r3, #1
 8009988:	2300      	moveq	r3, #0
 800998a:	b2db      	uxtb	r3, r3
 800998c:	2b00      	cmp	r3, #0
 800998e:	d106      	bne.n	800999e <USBH_ParseDevDesc+0xb6>
 8009990:	e001      	b.n	8009996 <USBH_ParseDevDesc+0xae>
 8009992:	2b40      	cmp	r3, #64	@ 0x40
 8009994:	d003      	beq.n	800999e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	2208      	movs	r2, #8
 800999a:	71da      	strb	r2, [r3, #7]
        break;
 800999c:	e000      	b.n	80099a0 <USBH_ParseDevDesc+0xb8>
        break;
 800999e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80099a0:	e00e      	b.n	80099c0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80099a8:	2b02      	cmp	r3, #2
 80099aa:	d107      	bne.n	80099bc <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	79db      	ldrb	r3, [r3, #7]
 80099b0:	2b08      	cmp	r3, #8
 80099b2:	d005      	beq.n	80099c0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	2208      	movs	r2, #8
 80099b8:	71da      	strb	r2, [r3, #7]
 80099ba:	e001      	b.n	80099c0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80099bc:	2303      	movs	r3, #3
 80099be:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80099c0:	88fb      	ldrh	r3, [r7, #6]
 80099c2:	2b08      	cmp	r3, #8
 80099c4:	d936      	bls.n	8009a34 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	3308      	adds	r3, #8
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	461a      	mov	r2, r3
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	3309      	adds	r3, #9
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	021b      	lsls	r3, r3, #8
 80099d6:	b29b      	uxth	r3, r3
 80099d8:	4313      	orrs	r3, r2
 80099da:	b29a      	uxth	r2, r3
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	330a      	adds	r3, #10
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	461a      	mov	r2, r3
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	330b      	adds	r3, #11
 80099ec:	781b      	ldrb	r3, [r3, #0]
 80099ee:	021b      	lsls	r3, r3, #8
 80099f0:	b29b      	uxth	r3, r3
 80099f2:	4313      	orrs	r3, r2
 80099f4:	b29a      	uxth	r2, r3
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	330c      	adds	r3, #12
 80099fe:	781b      	ldrb	r3, [r3, #0]
 8009a00:	461a      	mov	r2, r3
 8009a02:	68bb      	ldr	r3, [r7, #8]
 8009a04:	330d      	adds	r3, #13
 8009a06:	781b      	ldrb	r3, [r3, #0]
 8009a08:	021b      	lsls	r3, r3, #8
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	4313      	orrs	r3, r2
 8009a0e:	b29a      	uxth	r2, r3
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	7b9a      	ldrb	r2, [r3, #14]
 8009a18:	693b      	ldr	r3, [r7, #16]
 8009a1a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	7bda      	ldrb	r2, [r3, #15]
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	7c1a      	ldrb	r2, [r3, #16]
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	7c5a      	ldrb	r2, [r3, #17]
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	371c      	adds	r7, #28
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr
 8009a42:	bf00      	nop
 8009a44:	01000101 	.word	0x01000101

08009a48 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b08c      	sub	sp, #48	@ 0x30
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	60f8      	str	r0, [r7, #12]
 8009a50:	60b9      	str	r1, [r7, #8]
 8009a52:	4613      	mov	r3, r2
 8009a54:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009a5c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009a64:	2300      	movs	r3, #0
 8009a66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d101      	bne.n	8009a7a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8009a76:	2302      	movs	r3, #2
 8009a78:	e0de      	b.n	8009c38 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	2b09      	cmp	r3, #9
 8009a84:	d002      	beq.n	8009a8c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a88:	2209      	movs	r2, #9
 8009a8a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	781a      	ldrb	r2, [r3, #0]
 8009a90:	6a3b      	ldr	r3, [r7, #32]
 8009a92:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	785a      	ldrb	r2, [r3, #1]
 8009a98:	6a3b      	ldr	r3, [r7, #32]
 8009a9a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	3302      	adds	r3, #2
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	3303      	adds	r3, #3
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	021b      	lsls	r3, r3, #8
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	4313      	orrs	r3, r2
 8009ab0:	b29b      	uxth	r3, r3
 8009ab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ab6:	bf28      	it	cs
 8009ab8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	6a3b      	ldr	r3, [r7, #32]
 8009ac0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	791a      	ldrb	r2, [r3, #4]
 8009ac6:	6a3b      	ldr	r3, [r7, #32]
 8009ac8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	795a      	ldrb	r2, [r3, #5]
 8009ace:	6a3b      	ldr	r3, [r7, #32]
 8009ad0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	799a      	ldrb	r2, [r3, #6]
 8009ad6:	6a3b      	ldr	r3, [r7, #32]
 8009ad8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	79da      	ldrb	r2, [r3, #7]
 8009ade:	6a3b      	ldr	r3, [r7, #32]
 8009ae0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	7a1a      	ldrb	r2, [r3, #8]
 8009ae6:	6a3b      	ldr	r3, [r7, #32]
 8009ae8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009aea:	88fb      	ldrh	r3, [r7, #6]
 8009aec:	2b09      	cmp	r3, #9
 8009aee:	f240 80a1 	bls.w	8009c34 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8009af2:	2309      	movs	r3, #9
 8009af4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009af6:	2300      	movs	r3, #0
 8009af8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009afa:	e085      	b.n	8009c08 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009afc:	f107 0316 	add.w	r3, r7, #22
 8009b00:	4619      	mov	r1, r3
 8009b02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b04:	f000 f9e6 	bl	8009ed4 <USBH_GetNextDesc>
 8009b08:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b0c:	785b      	ldrb	r3, [r3, #1]
 8009b0e:	2b04      	cmp	r3, #4
 8009b10:	d17a      	bne.n	8009c08 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	2b09      	cmp	r3, #9
 8009b18:	d002      	beq.n	8009b20 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b1c:	2209      	movs	r2, #9
 8009b1e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009b20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b24:	221a      	movs	r2, #26
 8009b26:	fb02 f303 	mul.w	r3, r2, r3
 8009b2a:	3308      	adds	r3, #8
 8009b2c:	6a3a      	ldr	r2, [r7, #32]
 8009b2e:	4413      	add	r3, r2
 8009b30:	3302      	adds	r3, #2
 8009b32:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009b34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b36:	69f8      	ldr	r0, [r7, #28]
 8009b38:	f000 f882 	bl	8009c40 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009b42:	2300      	movs	r3, #0
 8009b44:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009b46:	e043      	b.n	8009bd0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009b48:	f107 0316 	add.w	r3, r7, #22
 8009b4c:	4619      	mov	r1, r3
 8009b4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b50:	f000 f9c0 	bl	8009ed4 <USBH_GetNextDesc>
 8009b54:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b58:	785b      	ldrb	r3, [r3, #1]
 8009b5a:	2b05      	cmp	r3, #5
 8009b5c:	d138      	bne.n	8009bd0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009b5e:	69fb      	ldr	r3, [r7, #28]
 8009b60:	795b      	ldrb	r3, [r3, #5]
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d113      	bne.n	8009b8e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009b6a:	2b02      	cmp	r3, #2
 8009b6c:	d003      	beq.n	8009b76 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	799b      	ldrb	r3, [r3, #6]
 8009b72:	2b03      	cmp	r3, #3
 8009b74:	d10b      	bne.n	8009b8e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	79db      	ldrb	r3, [r3, #7]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d10b      	bne.n	8009b96 <USBH_ParseCfgDesc+0x14e>
 8009b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	2b09      	cmp	r3, #9
 8009b84:	d007      	beq.n	8009b96 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b88:	2209      	movs	r2, #9
 8009b8a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009b8c:	e003      	b.n	8009b96 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b90:	2207      	movs	r2, #7
 8009b92:	701a      	strb	r2, [r3, #0]
 8009b94:	e000      	b.n	8009b98 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009b96:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009b98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b9c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009ba0:	3201      	adds	r2, #1
 8009ba2:	00d2      	lsls	r2, r2, #3
 8009ba4:	211a      	movs	r1, #26
 8009ba6:	fb01 f303 	mul.w	r3, r1, r3
 8009baa:	4413      	add	r3, r2
 8009bac:	3308      	adds	r3, #8
 8009bae:	6a3a      	ldr	r2, [r7, #32]
 8009bb0:	4413      	add	r3, r2
 8009bb2:	3304      	adds	r3, #4
 8009bb4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009bb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bb8:	69b9      	ldr	r1, [r7, #24]
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f000 f86f 	bl	8009c9e <USBH_ParseEPDesc>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009bc6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009bca:	3301      	adds	r3, #1
 8009bcc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009bd0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d80a      	bhi.n	8009bee <USBH_ParseCfgDesc+0x1a6>
 8009bd8:	69fb      	ldr	r3, [r7, #28]
 8009bda:	791b      	ldrb	r3, [r3, #4]
 8009bdc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009be0:	429a      	cmp	r2, r3
 8009be2:	d204      	bcs.n	8009bee <USBH_ParseCfgDesc+0x1a6>
 8009be4:	6a3b      	ldr	r3, [r7, #32]
 8009be6:	885a      	ldrh	r2, [r3, #2]
 8009be8:	8afb      	ldrh	r3, [r7, #22]
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d8ac      	bhi.n	8009b48 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009bee:	69fb      	ldr	r3, [r7, #28]
 8009bf0:	791b      	ldrb	r3, [r3, #4]
 8009bf2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d201      	bcs.n	8009bfe <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009bfa:	2303      	movs	r3, #3
 8009bfc:	e01c      	b.n	8009c38 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8009bfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c02:	3301      	adds	r3, #1
 8009c04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009c08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d805      	bhi.n	8009c1c <USBH_ParseCfgDesc+0x1d4>
 8009c10:	6a3b      	ldr	r3, [r7, #32]
 8009c12:	885a      	ldrh	r2, [r3, #2]
 8009c14:	8afb      	ldrh	r3, [r7, #22]
 8009c16:	429a      	cmp	r2, r3
 8009c18:	f63f af70 	bhi.w	8009afc <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009c1c:	6a3b      	ldr	r3, [r7, #32]
 8009c1e:	791b      	ldrb	r3, [r3, #4]
 8009c20:	2b02      	cmp	r3, #2
 8009c22:	bf28      	it	cs
 8009c24:	2302      	movcs	r3, #2
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d201      	bcs.n	8009c34 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009c30:	2303      	movs	r3, #3
 8009c32:	e001      	b.n	8009c38 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009c34:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3730      	adds	r7, #48	@ 0x30
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009c40:	b480      	push	{r7}
 8009c42:	b083      	sub	sp, #12
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	781a      	ldrb	r2, [r3, #0]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	785a      	ldrb	r2, [r3, #1]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	789a      	ldrb	r2, [r3, #2]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	78da      	ldrb	r2, [r3, #3]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	791a      	ldrb	r2, [r3, #4]
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	795a      	ldrb	r2, [r3, #5]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	799a      	ldrb	r2, [r3, #6]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	79da      	ldrb	r2, [r3, #7]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	7a1a      	ldrb	r2, [r3, #8]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	721a      	strb	r2, [r3, #8]
}
 8009c92:	bf00      	nop
 8009c94:	370c      	adds	r7, #12
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr

08009c9e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009c9e:	b480      	push	{r7}
 8009ca0:	b087      	sub	sp, #28
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	60f8      	str	r0, [r7, #12]
 8009ca6:	60b9      	str	r1, [r7, #8]
 8009ca8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009caa:	2300      	movs	r3, #0
 8009cac:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	781a      	ldrb	r2, [r3, #0]
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	785a      	ldrb	r2, [r3, #1]
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	789a      	ldrb	r2, [r3, #2]
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	78da      	ldrb	r2, [r3, #3]
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	3304      	adds	r3, #4
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	3305      	adds	r3, #5
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	021b      	lsls	r3, r3, #8
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	4313      	orrs	r3, r2
 8009ce2:	b29a      	uxth	r2, r3
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	799a      	ldrb	r2, [r3, #6]
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	889b      	ldrh	r3, [r3, #4]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d009      	beq.n	8009d0c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009cfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d00:	d804      	bhi.n	8009d0c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009d06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d0a:	d901      	bls.n	8009d10 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009d0c:	2303      	movs	r3, #3
 8009d0e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d136      	bne.n	8009d88 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	78db      	ldrb	r3, [r3, #3]
 8009d1e:	f003 0303 	and.w	r3, r3, #3
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	d108      	bne.n	8009d38 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	889b      	ldrh	r3, [r3, #4]
 8009d2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d2e:	f240 8097 	bls.w	8009e60 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d32:	2303      	movs	r3, #3
 8009d34:	75fb      	strb	r3, [r7, #23]
 8009d36:	e093      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	78db      	ldrb	r3, [r3, #3]
 8009d3c:	f003 0303 	and.w	r3, r3, #3
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d107      	bne.n	8009d54 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	889b      	ldrh	r3, [r3, #4]
 8009d48:	2b40      	cmp	r3, #64	@ 0x40
 8009d4a:	f240 8089 	bls.w	8009e60 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d4e:	2303      	movs	r3, #3
 8009d50:	75fb      	strb	r3, [r7, #23]
 8009d52:	e085      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	78db      	ldrb	r3, [r3, #3]
 8009d58:	f003 0303 	and.w	r3, r3, #3
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d005      	beq.n	8009d6c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	78db      	ldrb	r3, [r3, #3]
 8009d64:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009d68:	2b03      	cmp	r3, #3
 8009d6a:	d10a      	bne.n	8009d82 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	799b      	ldrb	r3, [r3, #6]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d003      	beq.n	8009d7c <USBH_ParseEPDesc+0xde>
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	799b      	ldrb	r3, [r3, #6]
 8009d78:	2b10      	cmp	r3, #16
 8009d7a:	d970      	bls.n	8009e5e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009d7c:	2303      	movs	r3, #3
 8009d7e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d80:	e06d      	b.n	8009e5e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009d82:	2303      	movs	r3, #3
 8009d84:	75fb      	strb	r3, [r7, #23]
 8009d86:	e06b      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d13c      	bne.n	8009e0c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	78db      	ldrb	r3, [r3, #3]
 8009d96:	f003 0303 	and.w	r3, r3, #3
 8009d9a:	2b02      	cmp	r3, #2
 8009d9c:	d005      	beq.n	8009daa <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	78db      	ldrb	r3, [r3, #3]
 8009da2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d106      	bne.n	8009db8 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	889b      	ldrh	r3, [r3, #4]
 8009dae:	2b40      	cmp	r3, #64	@ 0x40
 8009db0:	d956      	bls.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009db2:	2303      	movs	r3, #3
 8009db4:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009db6:	e053      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	78db      	ldrb	r3, [r3, #3]
 8009dbc:	f003 0303 	and.w	r3, r3, #3
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d10e      	bne.n	8009de2 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	799b      	ldrb	r3, [r3, #6]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d007      	beq.n	8009ddc <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009dd0:	2b10      	cmp	r3, #16
 8009dd2:	d803      	bhi.n	8009ddc <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009dd8:	2b40      	cmp	r3, #64	@ 0x40
 8009dda:	d941      	bls.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	75fb      	strb	r3, [r7, #23]
 8009de0:	e03e      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	78db      	ldrb	r3, [r3, #3]
 8009de6:	f003 0303 	and.w	r3, r3, #3
 8009dea:	2b03      	cmp	r3, #3
 8009dec:	d10b      	bne.n	8009e06 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	799b      	ldrb	r3, [r3, #6]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d004      	beq.n	8009e00 <USBH_ParseEPDesc+0x162>
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	889b      	ldrh	r3, [r3, #4]
 8009dfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009dfe:	d32f      	bcc.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e00:	2303      	movs	r3, #3
 8009e02:	75fb      	strb	r3, [r7, #23]
 8009e04:	e02c      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009e06:	2303      	movs	r3, #3
 8009e08:	75fb      	strb	r3, [r7, #23]
 8009e0a:	e029      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009e12:	2b02      	cmp	r3, #2
 8009e14:	d120      	bne.n	8009e58 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	78db      	ldrb	r3, [r3, #3]
 8009e1a:	f003 0303 	and.w	r3, r3, #3
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d106      	bne.n	8009e30 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009e22:	68bb      	ldr	r3, [r7, #8]
 8009e24:	889b      	ldrh	r3, [r3, #4]
 8009e26:	2b08      	cmp	r3, #8
 8009e28:	d01a      	beq.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e2a:	2303      	movs	r3, #3
 8009e2c:	75fb      	strb	r3, [r7, #23]
 8009e2e:	e017      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	78db      	ldrb	r3, [r3, #3]
 8009e34:	f003 0303 	and.w	r3, r3, #3
 8009e38:	2b03      	cmp	r3, #3
 8009e3a:	d10a      	bne.n	8009e52 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	799b      	ldrb	r3, [r3, #6]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d003      	beq.n	8009e4c <USBH_ParseEPDesc+0x1ae>
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	889b      	ldrh	r3, [r3, #4]
 8009e48:	2b08      	cmp	r3, #8
 8009e4a:	d909      	bls.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009e4c:	2303      	movs	r3, #3
 8009e4e:	75fb      	strb	r3, [r7, #23]
 8009e50:	e006      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009e52:	2303      	movs	r3, #3
 8009e54:	75fb      	strb	r3, [r7, #23]
 8009e56:	e003      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009e58:	2303      	movs	r3, #3
 8009e5a:	75fb      	strb	r3, [r7, #23]
 8009e5c:	e000      	b.n	8009e60 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009e5e:	bf00      	nop
  }

  return status;
 8009e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	371c      	adds	r7, #28
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr

08009e6e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009e6e:	b480      	push	{r7}
 8009e70:	b087      	sub	sp, #28
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	60f8      	str	r0, [r7, #12]
 8009e76:	60b9      	str	r1, [r7, #8]
 8009e78:	4613      	mov	r3, r2
 8009e7a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	3301      	adds	r3, #1
 8009e80:	781b      	ldrb	r3, [r3, #0]
 8009e82:	2b03      	cmp	r3, #3
 8009e84:	d120      	bne.n	8009ec8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	781b      	ldrb	r3, [r3, #0]
 8009e8a:	1e9a      	subs	r2, r3, #2
 8009e8c:	88fb      	ldrh	r3, [r7, #6]
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	bf28      	it	cs
 8009e92:	4613      	movcs	r3, r2
 8009e94:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	3302      	adds	r3, #2
 8009e9a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	82fb      	strh	r3, [r7, #22]
 8009ea0:	e00b      	b.n	8009eba <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009ea2:	8afb      	ldrh	r3, [r7, #22]
 8009ea4:	68fa      	ldr	r2, [r7, #12]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	781a      	ldrb	r2, [r3, #0]
 8009eaa:	68bb      	ldr	r3, [r7, #8]
 8009eac:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009eb4:	8afb      	ldrh	r3, [r7, #22]
 8009eb6:	3302      	adds	r3, #2
 8009eb8:	82fb      	strh	r3, [r7, #22]
 8009eba:	8afa      	ldrh	r2, [r7, #22]
 8009ebc:	8abb      	ldrh	r3, [r7, #20]
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d3ef      	bcc.n	8009ea2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	701a      	strb	r2, [r3, #0]
  }
}
 8009ec8:	bf00      	nop
 8009eca:	371c      	adds	r7, #28
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr

08009ed4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b085      	sub	sp, #20
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	881b      	ldrh	r3, [r3, #0]
 8009ee2:	687a      	ldr	r2, [r7, #4]
 8009ee4:	7812      	ldrb	r2, [r2, #0]
 8009ee6:	4413      	add	r3, r2
 8009ee8:	b29a      	uxth	r2, r3
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4413      	add	r3, r2
 8009ef8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009efa:	68fb      	ldr	r3, [r7, #12]
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3714      	adds	r7, #20
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b086      	sub	sp, #24
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	4613      	mov	r3, r2
 8009f14:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009f16:	2301      	movs	r3, #1
 8009f18:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	789b      	ldrb	r3, [r3, #2]
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d002      	beq.n	8009f28 <USBH_CtlReq+0x20>
 8009f22:	2b02      	cmp	r3, #2
 8009f24:	d00f      	beq.n	8009f46 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8009f26:	e027      	b.n	8009f78 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	68ba      	ldr	r2, [r7, #8]
 8009f2c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	88fa      	ldrh	r2, [r7, #6]
 8009f32:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2201      	movs	r2, #1
 8009f38:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2202      	movs	r2, #2
 8009f3e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009f40:	2301      	movs	r3, #1
 8009f42:	75fb      	strb	r3, [r7, #23]
      break;
 8009f44:	e018      	b.n	8009f78 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009f46:	68f8      	ldr	r0, [r7, #12]
 8009f48:	f000 f81c 	bl	8009f84 <USBH_HandleControl>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009f50:	7dfb      	ldrb	r3, [r7, #23]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d002      	beq.n	8009f5c <USBH_CtlReq+0x54>
 8009f56:	7dfb      	ldrb	r3, [r7, #23]
 8009f58:	2b03      	cmp	r3, #3
 8009f5a:	d106      	bne.n	8009f6a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2200      	movs	r2, #0
 8009f66:	761a      	strb	r2, [r3, #24]
      break;
 8009f68:	e005      	b.n	8009f76 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009f6a:	7dfb      	ldrb	r3, [r7, #23]
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d102      	bne.n	8009f76 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2201      	movs	r2, #1
 8009f74:	709a      	strb	r2, [r3, #2]
      break;
 8009f76:	bf00      	nop
  }
  return status;
 8009f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3718      	adds	r7, #24
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}
	...

08009f84 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b086      	sub	sp, #24
 8009f88:	af02      	add	r7, sp, #8
 8009f8a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009f90:	2300      	movs	r3, #0
 8009f92:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	7e1b      	ldrb	r3, [r3, #24]
 8009f98:	3b01      	subs	r3, #1
 8009f9a:	2b0a      	cmp	r3, #10
 8009f9c:	f200 8157 	bhi.w	800a24e <USBH_HandleControl+0x2ca>
 8009fa0:	a201      	add	r2, pc, #4	@ (adr r2, 8009fa8 <USBH_HandleControl+0x24>)
 8009fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fa6:	bf00      	nop
 8009fa8:	08009fd5 	.word	0x08009fd5
 8009fac:	08009fef 	.word	0x08009fef
 8009fb0:	0800a059 	.word	0x0800a059
 8009fb4:	0800a07f 	.word	0x0800a07f
 8009fb8:	0800a0b9 	.word	0x0800a0b9
 8009fbc:	0800a0e3 	.word	0x0800a0e3
 8009fc0:	0800a135 	.word	0x0800a135
 8009fc4:	0800a157 	.word	0x0800a157
 8009fc8:	0800a193 	.word	0x0800a193
 8009fcc:	0800a1b9 	.word	0x0800a1b9
 8009fd0:	0800a1f7 	.word	0x0800a1f7
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f103 0110 	add.w	r1, r3, #16
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	795b      	ldrb	r3, [r3, #5]
 8009fde:	461a      	mov	r2, r3
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f000 f945 	bl	800a270 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2202      	movs	r2, #2
 8009fea:	761a      	strb	r2, [r3, #24]
      break;
 8009fec:	e13a      	b.n	800a264 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	795b      	ldrb	r3, [r3, #5]
 8009ff2:	4619      	mov	r1, r3
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f000 fcb5 	bl	800a964 <USBH_LL_GetURBState>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009ffe:	7bbb      	ldrb	r3, [r7, #14]
 800a000:	2b01      	cmp	r3, #1
 800a002:	d11e      	bne.n	800a042 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	7c1b      	ldrb	r3, [r3, #16]
 800a008:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a00c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	8adb      	ldrh	r3, [r3, #22]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d00a      	beq.n	800a02c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a016:	7b7b      	ldrb	r3, [r7, #13]
 800a018:	2b80      	cmp	r3, #128	@ 0x80
 800a01a:	d103      	bne.n	800a024 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2203      	movs	r2, #3
 800a020:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a022:	e116      	b.n	800a252 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2205      	movs	r2, #5
 800a028:	761a      	strb	r2, [r3, #24]
      break;
 800a02a:	e112      	b.n	800a252 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a02c:	7b7b      	ldrb	r3, [r7, #13]
 800a02e:	2b80      	cmp	r3, #128	@ 0x80
 800a030:	d103      	bne.n	800a03a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2209      	movs	r2, #9
 800a036:	761a      	strb	r2, [r3, #24]
      break;
 800a038:	e10b      	b.n	800a252 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2207      	movs	r2, #7
 800a03e:	761a      	strb	r2, [r3, #24]
      break;
 800a040:	e107      	b.n	800a252 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a042:	7bbb      	ldrb	r3, [r7, #14]
 800a044:	2b04      	cmp	r3, #4
 800a046:	d003      	beq.n	800a050 <USBH_HandleControl+0xcc>
 800a048:	7bbb      	ldrb	r3, [r7, #14]
 800a04a:	2b02      	cmp	r3, #2
 800a04c:	f040 8101 	bne.w	800a252 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	220b      	movs	r2, #11
 800a054:	761a      	strb	r2, [r3, #24]
      break;
 800a056:	e0fc      	b.n	800a252 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a05e:	b29a      	uxth	r2, r3
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6899      	ldr	r1, [r3, #8]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	899a      	ldrh	r2, [r3, #12]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	791b      	ldrb	r3, [r3, #4]
 800a070:	6878      	ldr	r0, [r7, #4]
 800a072:	f000 f93c 	bl	800a2ee <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2204      	movs	r2, #4
 800a07a:	761a      	strb	r2, [r3, #24]
      break;
 800a07c:	e0f2      	b.n	800a264 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	791b      	ldrb	r3, [r3, #4]
 800a082:	4619      	mov	r1, r3
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f000 fc6d 	bl	800a964 <USBH_LL_GetURBState>
 800a08a:	4603      	mov	r3, r0
 800a08c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a08e:	7bbb      	ldrb	r3, [r7, #14]
 800a090:	2b01      	cmp	r3, #1
 800a092:	d103      	bne.n	800a09c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2209      	movs	r2, #9
 800a098:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a09a:	e0dc      	b.n	800a256 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800a09c:	7bbb      	ldrb	r3, [r7, #14]
 800a09e:	2b05      	cmp	r3, #5
 800a0a0:	d102      	bne.n	800a0a8 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800a0a2:	2303      	movs	r3, #3
 800a0a4:	73fb      	strb	r3, [r7, #15]
      break;
 800a0a6:	e0d6      	b.n	800a256 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800a0a8:	7bbb      	ldrb	r3, [r7, #14]
 800a0aa:	2b04      	cmp	r3, #4
 800a0ac:	f040 80d3 	bne.w	800a256 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	220b      	movs	r2, #11
 800a0b4:	761a      	strb	r2, [r3, #24]
      break;
 800a0b6:	e0ce      	b.n	800a256 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6899      	ldr	r1, [r3, #8]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	899a      	ldrh	r2, [r3, #12]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	795b      	ldrb	r3, [r3, #5]
 800a0c4:	2001      	movs	r0, #1
 800a0c6:	9000      	str	r0, [sp, #0]
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f000 f8eb 	bl	800a2a4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a0d4:	b29a      	uxth	r2, r3
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2206      	movs	r2, #6
 800a0de:	761a      	strb	r2, [r3, #24]
      break;
 800a0e0:	e0c0      	b.n	800a264 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	795b      	ldrb	r3, [r3, #5]
 800a0e6:	4619      	mov	r1, r3
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f000 fc3b 	bl	800a964 <USBH_LL_GetURBState>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a0f2:	7bbb      	ldrb	r3, [r7, #14]
 800a0f4:	2b01      	cmp	r3, #1
 800a0f6:	d103      	bne.n	800a100 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2207      	movs	r2, #7
 800a0fc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a0fe:	e0ac      	b.n	800a25a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800a100:	7bbb      	ldrb	r3, [r7, #14]
 800a102:	2b05      	cmp	r3, #5
 800a104:	d105      	bne.n	800a112 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	220c      	movs	r2, #12
 800a10a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a10c:	2303      	movs	r3, #3
 800a10e:	73fb      	strb	r3, [r7, #15]
      break;
 800a110:	e0a3      	b.n	800a25a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a112:	7bbb      	ldrb	r3, [r7, #14]
 800a114:	2b02      	cmp	r3, #2
 800a116:	d103      	bne.n	800a120 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2205      	movs	r2, #5
 800a11c:	761a      	strb	r2, [r3, #24]
      break;
 800a11e:	e09c      	b.n	800a25a <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800a120:	7bbb      	ldrb	r3, [r7, #14]
 800a122:	2b04      	cmp	r3, #4
 800a124:	f040 8099 	bne.w	800a25a <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	220b      	movs	r2, #11
 800a12c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a12e:	2302      	movs	r3, #2
 800a130:	73fb      	strb	r3, [r7, #15]
      break;
 800a132:	e092      	b.n	800a25a <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	791b      	ldrb	r3, [r3, #4]
 800a138:	2200      	movs	r2, #0
 800a13a:	2100      	movs	r1, #0
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f000 f8d6 	bl	800a2ee <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a148:	b29a      	uxth	r2, r3
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2208      	movs	r2, #8
 800a152:	761a      	strb	r2, [r3, #24]

      break;
 800a154:	e086      	b.n	800a264 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	791b      	ldrb	r3, [r3, #4]
 800a15a:	4619      	mov	r1, r3
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 fc01 	bl	800a964 <USBH_LL_GetURBState>
 800a162:	4603      	mov	r3, r0
 800a164:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a166:	7bbb      	ldrb	r3, [r7, #14]
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d105      	bne.n	800a178 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	220d      	movs	r2, #13
 800a170:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a172:	2300      	movs	r3, #0
 800a174:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a176:	e072      	b.n	800a25e <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800a178:	7bbb      	ldrb	r3, [r7, #14]
 800a17a:	2b04      	cmp	r3, #4
 800a17c:	d103      	bne.n	800a186 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	220b      	movs	r2, #11
 800a182:	761a      	strb	r2, [r3, #24]
      break;
 800a184:	e06b      	b.n	800a25e <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800a186:	7bbb      	ldrb	r3, [r7, #14]
 800a188:	2b05      	cmp	r3, #5
 800a18a:	d168      	bne.n	800a25e <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800a18c:	2303      	movs	r3, #3
 800a18e:	73fb      	strb	r3, [r7, #15]
      break;
 800a190:	e065      	b.n	800a25e <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	795b      	ldrb	r3, [r3, #5]
 800a196:	2201      	movs	r2, #1
 800a198:	9200      	str	r2, [sp, #0]
 800a19a:	2200      	movs	r2, #0
 800a19c:	2100      	movs	r1, #0
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 f880 	bl	800a2a4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a1aa:	b29a      	uxth	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	220a      	movs	r2, #10
 800a1b4:	761a      	strb	r2, [r3, #24]
      break;
 800a1b6:	e055      	b.n	800a264 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	795b      	ldrb	r3, [r3, #5]
 800a1bc:	4619      	mov	r1, r3
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 fbd0 	bl	800a964 <USBH_LL_GetURBState>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a1c8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	d105      	bne.n	800a1da <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	220d      	movs	r2, #13
 800a1d6:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a1d8:	e043      	b.n	800a262 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a1da:	7bbb      	ldrb	r3, [r7, #14]
 800a1dc:	2b02      	cmp	r3, #2
 800a1de:	d103      	bne.n	800a1e8 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2209      	movs	r2, #9
 800a1e4:	761a      	strb	r2, [r3, #24]
      break;
 800a1e6:	e03c      	b.n	800a262 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800a1e8:	7bbb      	ldrb	r3, [r7, #14]
 800a1ea:	2b04      	cmp	r3, #4
 800a1ec:	d139      	bne.n	800a262 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	220b      	movs	r2, #11
 800a1f2:	761a      	strb	r2, [r3, #24]
      break;
 800a1f4:	e035      	b.n	800a262 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	7e5b      	ldrb	r3, [r3, #25]
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	b2da      	uxtb	r2, r3
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	765a      	strb	r2, [r3, #25]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	7e5b      	ldrb	r3, [r3, #25]
 800a206:	2b02      	cmp	r3, #2
 800a208:	d806      	bhi.n	800a218 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2201      	movs	r2, #1
 800a20e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2201      	movs	r2, #1
 800a214:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a216:	e025      	b.n	800a264 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a21e:	2106      	movs	r1, #6
 800a220:	6878      	ldr	r0, [r7, #4]
 800a222:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	795b      	ldrb	r3, [r3, #5]
 800a22e:	4619      	mov	r1, r3
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f000 f90d 	bl	800a450 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	791b      	ldrb	r3, [r3, #4]
 800a23a:	4619      	mov	r1, r3
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f000 f907 	bl	800a450 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2200      	movs	r2, #0
 800a246:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a248:	2302      	movs	r3, #2
 800a24a:	73fb      	strb	r3, [r7, #15]
      break;
 800a24c:	e00a      	b.n	800a264 <USBH_HandleControl+0x2e0>

    default:
      break;
 800a24e:	bf00      	nop
 800a250:	e008      	b.n	800a264 <USBH_HandleControl+0x2e0>
      break;
 800a252:	bf00      	nop
 800a254:	e006      	b.n	800a264 <USBH_HandleControl+0x2e0>
      break;
 800a256:	bf00      	nop
 800a258:	e004      	b.n	800a264 <USBH_HandleControl+0x2e0>
      break;
 800a25a:	bf00      	nop
 800a25c:	e002      	b.n	800a264 <USBH_HandleControl+0x2e0>
      break;
 800a25e:	bf00      	nop
 800a260:	e000      	b.n	800a264 <USBH_HandleControl+0x2e0>
      break;
 800a262:	bf00      	nop
  }

  return status;
 800a264:	7bfb      	ldrb	r3, [r7, #15]
}
 800a266:	4618      	mov	r0, r3
 800a268:	3710      	adds	r7, #16
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	bf00      	nop

0800a270 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b088      	sub	sp, #32
 800a274:	af04      	add	r7, sp, #16
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	60b9      	str	r1, [r7, #8]
 800a27a:	4613      	mov	r3, r2
 800a27c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a27e:	79f9      	ldrb	r1, [r7, #7]
 800a280:	2300      	movs	r3, #0
 800a282:	9303      	str	r3, [sp, #12]
 800a284:	2308      	movs	r3, #8
 800a286:	9302      	str	r3, [sp, #8]
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	9301      	str	r3, [sp, #4]
 800a28c:	2300      	movs	r3, #0
 800a28e:	9300      	str	r3, [sp, #0]
 800a290:	2300      	movs	r3, #0
 800a292:	2200      	movs	r2, #0
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f000 fb34 	bl	800a902 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a29a:	2300      	movs	r3, #0
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3710      	adds	r7, #16
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b088      	sub	sp, #32
 800a2a8:	af04      	add	r7, sp, #16
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	4611      	mov	r1, r2
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	460b      	mov	r3, r1
 800a2b4:	80fb      	strh	r3, [r7, #6]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d001      	beq.n	800a2c8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a2c8:	7979      	ldrb	r1, [r7, #5]
 800a2ca:	7e3b      	ldrb	r3, [r7, #24]
 800a2cc:	9303      	str	r3, [sp, #12]
 800a2ce:	88fb      	ldrh	r3, [r7, #6]
 800a2d0:	9302      	str	r3, [sp, #8]
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	9301      	str	r3, [sp, #4]
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	9300      	str	r3, [sp, #0]
 800a2da:	2300      	movs	r3, #0
 800a2dc:	2200      	movs	r2, #0
 800a2de:	68f8      	ldr	r0, [r7, #12]
 800a2e0:	f000 fb0f 	bl	800a902 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a2e4:	2300      	movs	r3, #0
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3710      	adds	r7, #16
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}

0800a2ee <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a2ee:	b580      	push	{r7, lr}
 800a2f0:	b088      	sub	sp, #32
 800a2f2:	af04      	add	r7, sp, #16
 800a2f4:	60f8      	str	r0, [r7, #12]
 800a2f6:	60b9      	str	r1, [r7, #8]
 800a2f8:	4611      	mov	r1, r2
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	80fb      	strh	r3, [r7, #6]
 800a300:	4613      	mov	r3, r2
 800a302:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a304:	7979      	ldrb	r1, [r7, #5]
 800a306:	2300      	movs	r3, #0
 800a308:	9303      	str	r3, [sp, #12]
 800a30a:	88fb      	ldrh	r3, [r7, #6]
 800a30c:	9302      	str	r3, [sp, #8]
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	9301      	str	r3, [sp, #4]
 800a312:	2301      	movs	r3, #1
 800a314:	9300      	str	r3, [sp, #0]
 800a316:	2300      	movs	r3, #0
 800a318:	2201      	movs	r2, #1
 800a31a:	68f8      	ldr	r0, [r7, #12]
 800a31c:	f000 faf1 	bl	800a902 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a320:	2300      	movs	r3, #0

}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a32a:	b580      	push	{r7, lr}
 800a32c:	b088      	sub	sp, #32
 800a32e:	af04      	add	r7, sp, #16
 800a330:	60f8      	str	r0, [r7, #12]
 800a332:	60b9      	str	r1, [r7, #8]
 800a334:	4611      	mov	r1, r2
 800a336:	461a      	mov	r2, r3
 800a338:	460b      	mov	r3, r1
 800a33a:	80fb      	strh	r3, [r7, #6]
 800a33c:	4613      	mov	r3, r2
 800a33e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a346:	2b00      	cmp	r3, #0
 800a348:	d001      	beq.n	800a34e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a34a:	2300      	movs	r3, #0
 800a34c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a34e:	7979      	ldrb	r1, [r7, #5]
 800a350:	7e3b      	ldrb	r3, [r7, #24]
 800a352:	9303      	str	r3, [sp, #12]
 800a354:	88fb      	ldrh	r3, [r7, #6]
 800a356:	9302      	str	r3, [sp, #8]
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	9301      	str	r3, [sp, #4]
 800a35c:	2301      	movs	r3, #1
 800a35e:	9300      	str	r3, [sp, #0]
 800a360:	2302      	movs	r3, #2
 800a362:	2200      	movs	r2, #0
 800a364:	68f8      	ldr	r0, [r7, #12]
 800a366:	f000 facc 	bl	800a902 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a36a:	2300      	movs	r3, #0
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b088      	sub	sp, #32
 800a378:	af04      	add	r7, sp, #16
 800a37a:	60f8      	str	r0, [r7, #12]
 800a37c:	60b9      	str	r1, [r7, #8]
 800a37e:	4611      	mov	r1, r2
 800a380:	461a      	mov	r2, r3
 800a382:	460b      	mov	r3, r1
 800a384:	80fb      	strh	r3, [r7, #6]
 800a386:	4613      	mov	r3, r2
 800a388:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a38a:	7979      	ldrb	r1, [r7, #5]
 800a38c:	2300      	movs	r3, #0
 800a38e:	9303      	str	r3, [sp, #12]
 800a390:	88fb      	ldrh	r3, [r7, #6]
 800a392:	9302      	str	r3, [sp, #8]
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	9301      	str	r3, [sp, #4]
 800a398:	2301      	movs	r3, #1
 800a39a:	9300      	str	r3, [sp, #0]
 800a39c:	2302      	movs	r3, #2
 800a39e:	2201      	movs	r2, #1
 800a3a0:	68f8      	ldr	r0, [r7, #12]
 800a3a2:	f000 faae 	bl	800a902 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a3a6:	2300      	movs	r3, #0
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3710      	adds	r7, #16
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b086      	sub	sp, #24
 800a3b4:	af04      	add	r7, sp, #16
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	4608      	mov	r0, r1
 800a3ba:	4611      	mov	r1, r2
 800a3bc:	461a      	mov	r2, r3
 800a3be:	4603      	mov	r3, r0
 800a3c0:	70fb      	strb	r3, [r7, #3]
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	70bb      	strb	r3, [r7, #2]
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a3ca:	7878      	ldrb	r0, [r7, #1]
 800a3cc:	78ba      	ldrb	r2, [r7, #2]
 800a3ce:	78f9      	ldrb	r1, [r7, #3]
 800a3d0:	8b3b      	ldrh	r3, [r7, #24]
 800a3d2:	9302      	str	r3, [sp, #8]
 800a3d4:	7d3b      	ldrb	r3, [r7, #20]
 800a3d6:	9301      	str	r3, [sp, #4]
 800a3d8:	7c3b      	ldrb	r3, [r7, #16]
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	4603      	mov	r3, r0
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f000 fa53 	bl	800a88a <USBH_LL_OpenPipe>

  return USBH_OK;
 800a3e4:	2300      	movs	r3, #0
}
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	3708      	adds	r7, #8
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	bd80      	pop	{r7, pc}

0800a3ee <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a3ee:	b580      	push	{r7, lr}
 800a3f0:	b082      	sub	sp, #8
 800a3f2:	af00      	add	r7, sp, #0
 800a3f4:	6078      	str	r0, [r7, #4]
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a3fa:	78fb      	ldrb	r3, [r7, #3]
 800a3fc:	4619      	mov	r1, r3
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 fa72 	bl	800a8e8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	3708      	adds	r7, #8
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}

0800a40e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a40e:	b580      	push	{r7, lr}
 800a410:	b084      	sub	sp, #16
 800a412:	af00      	add	r7, sp, #0
 800a414:	6078      	str	r0, [r7, #4]
 800a416:	460b      	mov	r3, r1
 800a418:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 f836 	bl	800a48c <USBH_GetFreePipe>
 800a420:	4603      	mov	r3, r0
 800a422:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a424:	89fb      	ldrh	r3, [r7, #14]
 800a426:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d00a      	beq.n	800a444 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a42e:	78fa      	ldrb	r2, [r7, #3]
 800a430:	89fb      	ldrh	r3, [r7, #14]
 800a432:	f003 030f 	and.w	r3, r3, #15
 800a436:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a43a:	6879      	ldr	r1, [r7, #4]
 800a43c:	33e0      	adds	r3, #224	@ 0xe0
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	440b      	add	r3, r1
 800a442:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a444:	89fb      	ldrh	r3, [r7, #14]
 800a446:	b2db      	uxtb	r3, r3
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3710      	adds	r7, #16
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a450:	b480      	push	{r7}
 800a452:	b083      	sub	sp, #12
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	460b      	mov	r3, r1
 800a45a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a45c:	78fb      	ldrb	r3, [r7, #3]
 800a45e:	2b0f      	cmp	r3, #15
 800a460:	d80d      	bhi.n	800a47e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a462:	78fb      	ldrb	r3, [r7, #3]
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	33e0      	adds	r3, #224	@ 0xe0
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	4413      	add	r3, r2
 800a46c:	685a      	ldr	r2, [r3, #4]
 800a46e:	78fb      	ldrb	r3, [r7, #3]
 800a470:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a474:	6879      	ldr	r1, [r7, #4]
 800a476:	33e0      	adds	r3, #224	@ 0xe0
 800a478:	009b      	lsls	r3, r3, #2
 800a47a:	440b      	add	r3, r1
 800a47c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a47e:	2300      	movs	r3, #0
}
 800a480:	4618      	mov	r0, r3
 800a482:	370c      	adds	r7, #12
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr

0800a48c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b085      	sub	sp, #20
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a494:	2300      	movs	r3, #0
 800a496:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a498:	2300      	movs	r3, #0
 800a49a:	73fb      	strb	r3, [r7, #15]
 800a49c:	e00f      	b.n	800a4be <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a49e:	7bfb      	ldrb	r3, [r7, #15]
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	33e0      	adds	r3, #224	@ 0xe0
 800a4a4:	009b      	lsls	r3, r3, #2
 800a4a6:	4413      	add	r3, r2
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d102      	bne.n	800a4b8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a4b2:	7bfb      	ldrb	r3, [r7, #15]
 800a4b4:	b29b      	uxth	r3, r3
 800a4b6:	e007      	b.n	800a4c8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a4b8:	7bfb      	ldrb	r3, [r7, #15]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	73fb      	strb	r3, [r7, #15]
 800a4be:	7bfb      	ldrb	r3, [r7, #15]
 800a4c0:	2b0f      	cmp	r3, #15
 800a4c2:	d9ec      	bls.n	800a49e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a4c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3714      	adds	r7, #20
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d2:	4770      	bx	lr

0800a4d4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a4d8:	2201      	movs	r2, #1
 800a4da:	490e      	ldr	r1, [pc, #56]	@ (800a514 <MX_USB_HOST_Init+0x40>)
 800a4dc:	480e      	ldr	r0, [pc, #56]	@ (800a518 <MX_USB_HOST_Init+0x44>)
 800a4de:	f7fe fb0f 	bl	8008b00 <USBH_Init>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d001      	beq.n	800a4ec <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a4e8:	f7f6 faf2 	bl	8000ad0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a4ec:	490b      	ldr	r1, [pc, #44]	@ (800a51c <MX_USB_HOST_Init+0x48>)
 800a4ee:	480a      	ldr	r0, [pc, #40]	@ (800a518 <MX_USB_HOST_Init+0x44>)
 800a4f0:	f7fe fbb1 	bl	8008c56 <USBH_RegisterClass>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d001      	beq.n	800a4fe <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a4fa:	f7f6 fae9 	bl	8000ad0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a4fe:	4806      	ldr	r0, [pc, #24]	@ (800a518 <MX_USB_HOST_Init+0x44>)
 800a500:	f7fe fc35 	bl	8008d6e <USBH_Start>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d001      	beq.n	800a50e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a50a:	f7f6 fae1 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a50e:	bf00      	nop
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	0800a535 	.word	0x0800a535
 800a518:	20000684 	.word	0x20000684
 800a51c:	2000000c 	.word	0x2000000c

0800a520 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a524:	4802      	ldr	r0, [pc, #8]	@ (800a530 <MX_USB_HOST_Process+0x10>)
 800a526:	f7fe fc33 	bl	8008d90 <USBH_Process>
}
 800a52a:	bf00      	nop
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	20000684 	.word	0x20000684

0800a534 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	460b      	mov	r3, r1
 800a53e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a540:	78fb      	ldrb	r3, [r7, #3]
 800a542:	3b01      	subs	r3, #1
 800a544:	2b04      	cmp	r3, #4
 800a546:	d819      	bhi.n	800a57c <USBH_UserProcess+0x48>
 800a548:	a201      	add	r2, pc, #4	@ (adr r2, 800a550 <USBH_UserProcess+0x1c>)
 800a54a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a54e:	bf00      	nop
 800a550:	0800a57d 	.word	0x0800a57d
 800a554:	0800a56d 	.word	0x0800a56d
 800a558:	0800a57d 	.word	0x0800a57d
 800a55c:	0800a575 	.word	0x0800a575
 800a560:	0800a565 	.word	0x0800a565
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a564:	4b09      	ldr	r3, [pc, #36]	@ (800a58c <USBH_UserProcess+0x58>)
 800a566:	2203      	movs	r2, #3
 800a568:	701a      	strb	r2, [r3, #0]
  break;
 800a56a:	e008      	b.n	800a57e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a56c:	4b07      	ldr	r3, [pc, #28]	@ (800a58c <USBH_UserProcess+0x58>)
 800a56e:	2202      	movs	r2, #2
 800a570:	701a      	strb	r2, [r3, #0]
  break;
 800a572:	e004      	b.n	800a57e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a574:	4b05      	ldr	r3, [pc, #20]	@ (800a58c <USBH_UserProcess+0x58>)
 800a576:	2201      	movs	r2, #1
 800a578:	701a      	strb	r2, [r3, #0]
  break;
 800a57a:	e000      	b.n	800a57e <USBH_UserProcess+0x4a>

  default:
  break;
 800a57c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a57e:	bf00      	nop
 800a580:	370c      	adds	r7, #12
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop
 800a58c:	20000a5c 	.word	0x20000a5c

0800a590 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b08a      	sub	sp, #40	@ 0x28
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a598:	f107 0314 	add.w	r3, r7, #20
 800a59c:	2200      	movs	r2, #0
 800a59e:	601a      	str	r2, [r3, #0]
 800a5a0:	605a      	str	r2, [r3, #4]
 800a5a2:	609a      	str	r2, [r3, #8]
 800a5a4:	60da      	str	r2, [r3, #12]
 800a5a6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5b0:	d147      	bne.n	800a642 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	613b      	str	r3, [r7, #16]
 800a5b6:	4b25      	ldr	r3, [pc, #148]	@ (800a64c <HAL_HCD_MspInit+0xbc>)
 800a5b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5ba:	4a24      	ldr	r2, [pc, #144]	@ (800a64c <HAL_HCD_MspInit+0xbc>)
 800a5bc:	f043 0301 	orr.w	r3, r3, #1
 800a5c0:	6313      	str	r3, [r2, #48]	@ 0x30
 800a5c2:	4b22      	ldr	r3, [pc, #136]	@ (800a64c <HAL_HCD_MspInit+0xbc>)
 800a5c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5c6:	f003 0301 	and.w	r3, r3, #1
 800a5ca:	613b      	str	r3, [r7, #16]
 800a5cc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a5ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a5d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a5dc:	f107 0314 	add.w	r3, r7, #20
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	481b      	ldr	r0, [pc, #108]	@ (800a650 <HAL_HCD_MspInit+0xc0>)
 800a5e4:	f7f7 ff06 	bl	80023f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a5e8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a5ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5ee:	2302      	movs	r3, #2
 800a5f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a5fa:	230a      	movs	r3, #10
 800a5fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a5fe:	f107 0314 	add.w	r3, r7, #20
 800a602:	4619      	mov	r1, r3
 800a604:	4812      	ldr	r0, [pc, #72]	@ (800a650 <HAL_HCD_MspInit+0xc0>)
 800a606:	f7f7 fef5 	bl	80023f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a60a:	4b10      	ldr	r3, [pc, #64]	@ (800a64c <HAL_HCD_MspInit+0xbc>)
 800a60c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a60e:	4a0f      	ldr	r2, [pc, #60]	@ (800a64c <HAL_HCD_MspInit+0xbc>)
 800a610:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a614:	6353      	str	r3, [r2, #52]	@ 0x34
 800a616:	2300      	movs	r3, #0
 800a618:	60fb      	str	r3, [r7, #12]
 800a61a:	4b0c      	ldr	r3, [pc, #48]	@ (800a64c <HAL_HCD_MspInit+0xbc>)
 800a61c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a61e:	4a0b      	ldr	r2, [pc, #44]	@ (800a64c <HAL_HCD_MspInit+0xbc>)
 800a620:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a624:	6453      	str	r3, [r2, #68]	@ 0x44
 800a626:	4b09      	ldr	r3, [pc, #36]	@ (800a64c <HAL_HCD_MspInit+0xbc>)
 800a628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a62a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a62e:	60fb      	str	r3, [r7, #12]
 800a630:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a632:	2200      	movs	r2, #0
 800a634:	2100      	movs	r1, #0
 800a636:	2043      	movs	r0, #67	@ 0x43
 800a638:	f7f7 faa3 	bl	8001b82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a63c:	2043      	movs	r0, #67	@ 0x43
 800a63e:	f7f7 fabc 	bl	8001bba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a642:	bf00      	nop
 800a644:	3728      	adds	r7, #40	@ 0x28
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	bf00      	nop
 800a64c:	40023800 	.word	0x40023800
 800a650:	40020000 	.word	0x40020000

0800a654 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a662:	4618      	mov	r0, r3
 800a664:	f7fe ff6d 	bl	8009542 <USBH_LL_IncTimer>
}
 800a668:	bf00      	nop
 800a66a:	3708      	adds	r7, #8
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b082      	sub	sp, #8
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a67e:	4618      	mov	r0, r3
 800a680:	f7fe ffa9 	bl	80095d6 <USBH_LL_Connect>
}
 800a684:	bf00      	nop
 800a686:	3708      	adds	r7, #8
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a69a:	4618      	mov	r0, r3
 800a69c:	f7fe ffb2 	bl	8009604 <USBH_LL_Disconnect>
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}

0800a6a8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b083      	sub	sp, #12
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	70fb      	strb	r3, [r7, #3]
 800a6b4:	4613      	mov	r3, r2
 800a6b6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a6b8:	bf00      	nop
 800a6ba:	370c      	adds	r7, #12
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b082      	sub	sp, #8
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f7fe ff5f 	bl	8009596 <USBH_LL_PortEnabled>
}
 800a6d8:	bf00      	nop
 800a6da:	3708      	adds	r7, #8
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f7fe ff5f 	bl	80095b2 <USBH_LL_PortDisabled>
}
 800a6f4:	bf00      	nop
 800a6f6:	3708      	adds	r7, #8
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}

0800a6fc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b082      	sub	sp, #8
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a70a:	2b01      	cmp	r3, #1
 800a70c:	d12a      	bne.n	800a764 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a70e:	4a18      	ldr	r2, [pc, #96]	@ (800a770 <USBH_LL_Init+0x74>)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	4a15      	ldr	r2, [pc, #84]	@ (800a770 <USBH_LL_Init+0x74>)
 800a71a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a71e:	4b14      	ldr	r3, [pc, #80]	@ (800a770 <USBH_LL_Init+0x74>)
 800a720:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a724:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a726:	4b12      	ldr	r3, [pc, #72]	@ (800a770 <USBH_LL_Init+0x74>)
 800a728:	2208      	movs	r2, #8
 800a72a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a72c:	4b10      	ldr	r3, [pc, #64]	@ (800a770 <USBH_LL_Init+0x74>)
 800a72e:	2201      	movs	r2, #1
 800a730:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a732:	4b0f      	ldr	r3, [pc, #60]	@ (800a770 <USBH_LL_Init+0x74>)
 800a734:	2200      	movs	r2, #0
 800a736:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a738:	4b0d      	ldr	r3, [pc, #52]	@ (800a770 <USBH_LL_Init+0x74>)
 800a73a:	2202      	movs	r2, #2
 800a73c:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a73e:	4b0c      	ldr	r3, [pc, #48]	@ (800a770 <USBH_LL_Init+0x74>)
 800a740:	2200      	movs	r2, #0
 800a742:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a744:	480a      	ldr	r0, [pc, #40]	@ (800a770 <USBH_LL_Init+0x74>)
 800a746:	f7f8 f80a 	bl	800275e <HAL_HCD_Init>
 800a74a:	4603      	mov	r3, r0
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d001      	beq.n	800a754 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a750:	f7f6 f9be 	bl	8000ad0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a754:	4806      	ldr	r0, [pc, #24]	@ (800a770 <USBH_LL_Init+0x74>)
 800a756:	f7f8 fc47 	bl	8002fe8 <HAL_HCD_GetCurrentFrame>
 800a75a:	4603      	mov	r3, r0
 800a75c:	4619      	mov	r1, r3
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f7fe fee0 	bl	8009524 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a764:	2300      	movs	r3, #0
}
 800a766:	4618      	mov	r0, r3
 800a768:	3708      	adds	r7, #8
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	20000a60 	.word	0x20000a60

0800a774 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a77c:	2300      	movs	r3, #0
 800a77e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a780:	2300      	movs	r3, #0
 800a782:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7f8 fbb4 	bl	8002ef8 <HAL_HCD_Start>
 800a790:	4603      	mov	r3, r0
 800a792:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a794:	7bfb      	ldrb	r3, [r7, #15]
 800a796:	4618      	mov	r0, r3
 800a798:	f000 f94c 	bl	800aa34 <USBH_Get_USB_Status>
 800a79c:	4603      	mov	r3, r0
 800a79e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3710      	adds	r7, #16
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b084      	sub	sp, #16
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f7f8 fbbc 	bl	8002f3e <HAL_HCD_Stop>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7ca:	7bfb      	ldrb	r3, [r7, #15]
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f000 f931 	bl	800aa34 <USBH_Get_USB_Status>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7d6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3710      	adds	r7, #16
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b084      	sub	sp, #16
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f7f8 fc06 	bl	8003004 <HAL_HCD_GetCurrentSpeed>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	2b02      	cmp	r3, #2
 800a7fc:	d00c      	beq.n	800a818 <USBH_LL_GetSpeed+0x38>
 800a7fe:	2b02      	cmp	r3, #2
 800a800:	d80d      	bhi.n	800a81e <USBH_LL_GetSpeed+0x3e>
 800a802:	2b00      	cmp	r3, #0
 800a804:	d002      	beq.n	800a80c <USBH_LL_GetSpeed+0x2c>
 800a806:	2b01      	cmp	r3, #1
 800a808:	d003      	beq.n	800a812 <USBH_LL_GetSpeed+0x32>
 800a80a:	e008      	b.n	800a81e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a80c:	2300      	movs	r3, #0
 800a80e:	73fb      	strb	r3, [r7, #15]
    break;
 800a810:	e008      	b.n	800a824 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a812:	2301      	movs	r3, #1
 800a814:	73fb      	strb	r3, [r7, #15]
    break;
 800a816:	e005      	b.n	800a824 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a818:	2302      	movs	r3, #2
 800a81a:	73fb      	strb	r3, [r7, #15]
    break;
 800a81c:	e002      	b.n	800a824 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a81e:	2301      	movs	r3, #1
 800a820:	73fb      	strb	r3, [r7, #15]
    break;
 800a822:	bf00      	nop
  }
  return  speed;
 800a824:	7bfb      	ldrb	r3, [r7, #15]
}
 800a826:	4618      	mov	r0, r3
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}

0800a82e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a82e:	b580      	push	{r7, lr}
 800a830:	b084      	sub	sp, #16
 800a832:	af00      	add	r7, sp, #0
 800a834:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a836:	2300      	movs	r3, #0
 800a838:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a83a:	2300      	movs	r3, #0
 800a83c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a844:	4618      	mov	r0, r3
 800a846:	f7f8 fb97 	bl	8002f78 <HAL_HCD_ResetPort>
 800a84a:	4603      	mov	r3, r0
 800a84c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a84e:	7bfb      	ldrb	r3, [r7, #15]
 800a850:	4618      	mov	r0, r3
 800a852:	f000 f8ef 	bl	800aa34 <USBH_Get_USB_Status>
 800a856:	4603      	mov	r3, r0
 800a858:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a85a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3710      	adds	r7, #16
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}

0800a864 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	460b      	mov	r3, r1
 800a86e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a876:	78fa      	ldrb	r2, [r7, #3]
 800a878:	4611      	mov	r1, r2
 800a87a:	4618      	mov	r0, r3
 800a87c:	f7f8 fb9f 	bl	8002fbe <HAL_HCD_HC_GetXferCount>
 800a880:	4603      	mov	r3, r0
}
 800a882:	4618      	mov	r0, r3
 800a884:	3708      	adds	r7, #8
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800a88a:	b590      	push	{r4, r7, lr}
 800a88c:	b089      	sub	sp, #36	@ 0x24
 800a88e:	af04      	add	r7, sp, #16
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	4608      	mov	r0, r1
 800a894:	4611      	mov	r1, r2
 800a896:	461a      	mov	r2, r3
 800a898:	4603      	mov	r3, r0
 800a89a:	70fb      	strb	r3, [r7, #3]
 800a89c:	460b      	mov	r3, r1
 800a89e:	70bb      	strb	r3, [r7, #2]
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a8b2:	787c      	ldrb	r4, [r7, #1]
 800a8b4:	78ba      	ldrb	r2, [r7, #2]
 800a8b6:	78f9      	ldrb	r1, [r7, #3]
 800a8b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a8ba:	9302      	str	r3, [sp, #8]
 800a8bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a8c0:	9301      	str	r3, [sp, #4]
 800a8c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a8c6:	9300      	str	r3, [sp, #0]
 800a8c8:	4623      	mov	r3, r4
 800a8ca:	f7f7 ffaf 	bl	800282c <HAL_HCD_HC_Init>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a8d2:	7bfb      	ldrb	r3, [r7, #15]
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f000 f8ad 	bl	800aa34 <USBH_Get_USB_Status>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8de:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	3714      	adds	r7, #20
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd90      	pop	{r4, r7, pc}

0800a8e8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	b083      	sub	sp, #12
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
 800a8f0:	460b      	mov	r3, r1
 800a8f2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800a8f4:	2300      	movs	r3, #0
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	370c      	adds	r7, #12
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr

0800a902 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a902:	b590      	push	{r4, r7, lr}
 800a904:	b089      	sub	sp, #36	@ 0x24
 800a906:	af04      	add	r7, sp, #16
 800a908:	6078      	str	r0, [r7, #4]
 800a90a:	4608      	mov	r0, r1
 800a90c:	4611      	mov	r1, r2
 800a90e:	461a      	mov	r2, r3
 800a910:	4603      	mov	r3, r0
 800a912:	70fb      	strb	r3, [r7, #3]
 800a914:	460b      	mov	r3, r1
 800a916:	70bb      	strb	r3, [r7, #2]
 800a918:	4613      	mov	r3, r2
 800a91a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a91c:	2300      	movs	r3, #0
 800a91e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a920:	2300      	movs	r3, #0
 800a922:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a92a:	787c      	ldrb	r4, [r7, #1]
 800a92c:	78ba      	ldrb	r2, [r7, #2]
 800a92e:	78f9      	ldrb	r1, [r7, #3]
 800a930:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a934:	9303      	str	r3, [sp, #12]
 800a936:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a938:	9302      	str	r3, [sp, #8]
 800a93a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93c:	9301      	str	r3, [sp, #4]
 800a93e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a942:	9300      	str	r3, [sp, #0]
 800a944:	4623      	mov	r3, r4
 800a946:	f7f8 f829 	bl	800299c <HAL_HCD_HC_SubmitRequest>
 800a94a:	4603      	mov	r3, r0
 800a94c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a94e:	7bfb      	ldrb	r3, [r7, #15]
 800a950:	4618      	mov	r0, r3
 800a952:	f000 f86f 	bl	800aa34 <USBH_Get_USB_Status>
 800a956:	4603      	mov	r3, r0
 800a958:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a95a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3714      	adds	r7, #20
 800a960:	46bd      	mov	sp, r7
 800a962:	bd90      	pop	{r4, r7, pc}

0800a964 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b082      	sub	sp, #8
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
 800a96c:	460b      	mov	r3, r1
 800a96e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a976:	78fa      	ldrb	r2, [r7, #3]
 800a978:	4611      	mov	r1, r2
 800a97a:	4618      	mov	r0, r3
 800a97c:	f7f8 fb0a 	bl	8002f94 <HAL_HCD_HC_GetURBState>
 800a980:	4603      	mov	r3, r0
}
 800a982:	4618      	mov	r0, r3
 800a984:	3708      	adds	r7, #8
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}

0800a98a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b082      	sub	sp, #8
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
 800a992:	460b      	mov	r3, r1
 800a994:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d103      	bne.n	800a9a8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a9a0:	78fb      	ldrb	r3, [r7, #3]
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f000 f872 	bl	800aa8c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a9a8:	20c8      	movs	r0, #200	@ 0xc8
 800a9aa:	f7f6 fbe9 	bl	8001180 <HAL_Delay>
  return USBH_OK;
 800a9ae:	2300      	movs	r3, #0
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3708      	adds	r7, #8
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}

0800a9b8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b085      	sub	sp, #20
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	70fb      	strb	r3, [r7, #3]
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a9ce:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a9d0:	78fa      	ldrb	r2, [r7, #3]
 800a9d2:	68f9      	ldr	r1, [r7, #12]
 800a9d4:	4613      	mov	r3, r2
 800a9d6:	011b      	lsls	r3, r3, #4
 800a9d8:	1a9b      	subs	r3, r3, r2
 800a9da:	009b      	lsls	r3, r3, #2
 800a9dc:	440b      	add	r3, r1
 800a9de:	3317      	adds	r3, #23
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d00a      	beq.n	800a9fc <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a9e6:	78fa      	ldrb	r2, [r7, #3]
 800a9e8:	68f9      	ldr	r1, [r7, #12]
 800a9ea:	4613      	mov	r3, r2
 800a9ec:	011b      	lsls	r3, r3, #4
 800a9ee:	1a9b      	subs	r3, r3, r2
 800a9f0:	009b      	lsls	r3, r3, #2
 800a9f2:	440b      	add	r3, r1
 800a9f4:	333c      	adds	r3, #60	@ 0x3c
 800a9f6:	78ba      	ldrb	r2, [r7, #2]
 800a9f8:	701a      	strb	r2, [r3, #0]
 800a9fa:	e009      	b.n	800aa10 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a9fc:	78fa      	ldrb	r2, [r7, #3]
 800a9fe:	68f9      	ldr	r1, [r7, #12]
 800aa00:	4613      	mov	r3, r2
 800aa02:	011b      	lsls	r3, r3, #4
 800aa04:	1a9b      	subs	r3, r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	440b      	add	r3, r1
 800aa0a:	333d      	adds	r3, #61	@ 0x3d
 800aa0c:	78ba      	ldrb	r2, [r7, #2]
 800aa0e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800aa10:	2300      	movs	r3, #0
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3714      	adds	r7, #20
 800aa16:	46bd      	mov	sp, r7
 800aa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1c:	4770      	bx	lr

0800aa1e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800aa1e:	b580      	push	{r7, lr}
 800aa20:	b082      	sub	sp, #8
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f7f6 fbaa 	bl	8001180 <HAL_Delay>
}
 800aa2c:	bf00      	nop
 800aa2e:	3708      	adds	r7, #8
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aa42:	79fb      	ldrb	r3, [r7, #7]
 800aa44:	2b03      	cmp	r3, #3
 800aa46:	d817      	bhi.n	800aa78 <USBH_Get_USB_Status+0x44>
 800aa48:	a201      	add	r2, pc, #4	@ (adr r2, 800aa50 <USBH_Get_USB_Status+0x1c>)
 800aa4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa4e:	bf00      	nop
 800aa50:	0800aa61 	.word	0x0800aa61
 800aa54:	0800aa67 	.word	0x0800aa67
 800aa58:	0800aa6d 	.word	0x0800aa6d
 800aa5c:	0800aa73 	.word	0x0800aa73
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800aa60:	2300      	movs	r3, #0
 800aa62:	73fb      	strb	r3, [r7, #15]
    break;
 800aa64:	e00b      	b.n	800aa7e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800aa66:	2302      	movs	r3, #2
 800aa68:	73fb      	strb	r3, [r7, #15]
    break;
 800aa6a:	e008      	b.n	800aa7e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	73fb      	strb	r3, [r7, #15]
    break;
 800aa70:	e005      	b.n	800aa7e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800aa72:	2302      	movs	r3, #2
 800aa74:	73fb      	strb	r3, [r7, #15]
    break;
 800aa76:	e002      	b.n	800aa7e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800aa78:	2302      	movs	r3, #2
 800aa7a:	73fb      	strb	r3, [r7, #15]
    break;
 800aa7c:	bf00      	nop
  }
  return usb_status;
 800aa7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3714      	adds	r7, #20
 800aa84:	46bd      	mov	sp, r7
 800aa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8a:	4770      	bx	lr

0800aa8c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b084      	sub	sp, #16
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	4603      	mov	r3, r0
 800aa94:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800aa96:	79fb      	ldrb	r3, [r7, #7]
 800aa98:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800aa9a:	79fb      	ldrb	r3, [r7, #7]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d102      	bne.n	800aaa6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	73fb      	strb	r3, [r7, #15]
 800aaa4:	e001      	b.n	800aaaa <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800aaaa:	7bfb      	ldrb	r3, [r7, #15]
 800aaac:	461a      	mov	r2, r3
 800aaae:	2101      	movs	r1, #1
 800aab0:	4803      	ldr	r0, [pc, #12]	@ (800aac0 <MX_DriverVbusFS+0x34>)
 800aab2:	f7f7 fe3b 	bl	800272c <HAL_GPIO_WritePin>
}
 800aab6:	bf00      	nop
 800aab8:	3710      	adds	r7, #16
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}
 800aabe:	bf00      	nop
 800aac0:	40020800 	.word	0x40020800

0800aac4 <malloc>:
 800aac4:	4b02      	ldr	r3, [pc, #8]	@ (800aad0 <malloc+0xc>)
 800aac6:	4601      	mov	r1, r0
 800aac8:	6818      	ldr	r0, [r3, #0]
 800aaca:	f000 b82d 	b.w	800ab28 <_malloc_r>
 800aace:	bf00      	nop
 800aad0:	2000002c 	.word	0x2000002c

0800aad4 <free>:
 800aad4:	4b02      	ldr	r3, [pc, #8]	@ (800aae0 <free+0xc>)
 800aad6:	4601      	mov	r1, r0
 800aad8:	6818      	ldr	r0, [r3, #0]
 800aada:	f000 b8f5 	b.w	800acc8 <_free_r>
 800aade:	bf00      	nop
 800aae0:	2000002c 	.word	0x2000002c

0800aae4 <sbrk_aligned>:
 800aae4:	b570      	push	{r4, r5, r6, lr}
 800aae6:	4e0f      	ldr	r6, [pc, #60]	@ (800ab24 <sbrk_aligned+0x40>)
 800aae8:	460c      	mov	r4, r1
 800aaea:	6831      	ldr	r1, [r6, #0]
 800aaec:	4605      	mov	r5, r0
 800aaee:	b911      	cbnz	r1, 800aaf6 <sbrk_aligned+0x12>
 800aaf0:	f000 f8ae 	bl	800ac50 <_sbrk_r>
 800aaf4:	6030      	str	r0, [r6, #0]
 800aaf6:	4621      	mov	r1, r4
 800aaf8:	4628      	mov	r0, r5
 800aafa:	f000 f8a9 	bl	800ac50 <_sbrk_r>
 800aafe:	1c43      	adds	r3, r0, #1
 800ab00:	d103      	bne.n	800ab0a <sbrk_aligned+0x26>
 800ab02:	f04f 34ff 	mov.w	r4, #4294967295
 800ab06:	4620      	mov	r0, r4
 800ab08:	bd70      	pop	{r4, r5, r6, pc}
 800ab0a:	1cc4      	adds	r4, r0, #3
 800ab0c:	f024 0403 	bic.w	r4, r4, #3
 800ab10:	42a0      	cmp	r0, r4
 800ab12:	d0f8      	beq.n	800ab06 <sbrk_aligned+0x22>
 800ab14:	1a21      	subs	r1, r4, r0
 800ab16:	4628      	mov	r0, r5
 800ab18:	f000 f89a 	bl	800ac50 <_sbrk_r>
 800ab1c:	3001      	adds	r0, #1
 800ab1e:	d1f2      	bne.n	800ab06 <sbrk_aligned+0x22>
 800ab20:	e7ef      	b.n	800ab02 <sbrk_aligned+0x1e>
 800ab22:	bf00      	nop
 800ab24:	20000e40 	.word	0x20000e40

0800ab28 <_malloc_r>:
 800ab28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab2c:	1ccd      	adds	r5, r1, #3
 800ab2e:	f025 0503 	bic.w	r5, r5, #3
 800ab32:	3508      	adds	r5, #8
 800ab34:	2d0c      	cmp	r5, #12
 800ab36:	bf38      	it	cc
 800ab38:	250c      	movcc	r5, #12
 800ab3a:	2d00      	cmp	r5, #0
 800ab3c:	4606      	mov	r6, r0
 800ab3e:	db01      	blt.n	800ab44 <_malloc_r+0x1c>
 800ab40:	42a9      	cmp	r1, r5
 800ab42:	d904      	bls.n	800ab4e <_malloc_r+0x26>
 800ab44:	230c      	movs	r3, #12
 800ab46:	6033      	str	r3, [r6, #0]
 800ab48:	2000      	movs	r0, #0
 800ab4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac24 <_malloc_r+0xfc>
 800ab52:	f000 f869 	bl	800ac28 <__malloc_lock>
 800ab56:	f8d8 3000 	ldr.w	r3, [r8]
 800ab5a:	461c      	mov	r4, r3
 800ab5c:	bb44      	cbnz	r4, 800abb0 <_malloc_r+0x88>
 800ab5e:	4629      	mov	r1, r5
 800ab60:	4630      	mov	r0, r6
 800ab62:	f7ff ffbf 	bl	800aae4 <sbrk_aligned>
 800ab66:	1c43      	adds	r3, r0, #1
 800ab68:	4604      	mov	r4, r0
 800ab6a:	d158      	bne.n	800ac1e <_malloc_r+0xf6>
 800ab6c:	f8d8 4000 	ldr.w	r4, [r8]
 800ab70:	4627      	mov	r7, r4
 800ab72:	2f00      	cmp	r7, #0
 800ab74:	d143      	bne.n	800abfe <_malloc_r+0xd6>
 800ab76:	2c00      	cmp	r4, #0
 800ab78:	d04b      	beq.n	800ac12 <_malloc_r+0xea>
 800ab7a:	6823      	ldr	r3, [r4, #0]
 800ab7c:	4639      	mov	r1, r7
 800ab7e:	4630      	mov	r0, r6
 800ab80:	eb04 0903 	add.w	r9, r4, r3
 800ab84:	f000 f864 	bl	800ac50 <_sbrk_r>
 800ab88:	4581      	cmp	r9, r0
 800ab8a:	d142      	bne.n	800ac12 <_malloc_r+0xea>
 800ab8c:	6821      	ldr	r1, [r4, #0]
 800ab8e:	1a6d      	subs	r5, r5, r1
 800ab90:	4629      	mov	r1, r5
 800ab92:	4630      	mov	r0, r6
 800ab94:	f7ff ffa6 	bl	800aae4 <sbrk_aligned>
 800ab98:	3001      	adds	r0, #1
 800ab9a:	d03a      	beq.n	800ac12 <_malloc_r+0xea>
 800ab9c:	6823      	ldr	r3, [r4, #0]
 800ab9e:	442b      	add	r3, r5
 800aba0:	6023      	str	r3, [r4, #0]
 800aba2:	f8d8 3000 	ldr.w	r3, [r8]
 800aba6:	685a      	ldr	r2, [r3, #4]
 800aba8:	bb62      	cbnz	r2, 800ac04 <_malloc_r+0xdc>
 800abaa:	f8c8 7000 	str.w	r7, [r8]
 800abae:	e00f      	b.n	800abd0 <_malloc_r+0xa8>
 800abb0:	6822      	ldr	r2, [r4, #0]
 800abb2:	1b52      	subs	r2, r2, r5
 800abb4:	d420      	bmi.n	800abf8 <_malloc_r+0xd0>
 800abb6:	2a0b      	cmp	r2, #11
 800abb8:	d917      	bls.n	800abea <_malloc_r+0xc2>
 800abba:	1961      	adds	r1, r4, r5
 800abbc:	42a3      	cmp	r3, r4
 800abbe:	6025      	str	r5, [r4, #0]
 800abc0:	bf18      	it	ne
 800abc2:	6059      	strne	r1, [r3, #4]
 800abc4:	6863      	ldr	r3, [r4, #4]
 800abc6:	bf08      	it	eq
 800abc8:	f8c8 1000 	streq.w	r1, [r8]
 800abcc:	5162      	str	r2, [r4, r5]
 800abce:	604b      	str	r3, [r1, #4]
 800abd0:	4630      	mov	r0, r6
 800abd2:	f000 f82f 	bl	800ac34 <__malloc_unlock>
 800abd6:	f104 000b 	add.w	r0, r4, #11
 800abda:	1d23      	adds	r3, r4, #4
 800abdc:	f020 0007 	bic.w	r0, r0, #7
 800abe0:	1ac2      	subs	r2, r0, r3
 800abe2:	bf1c      	itt	ne
 800abe4:	1a1b      	subne	r3, r3, r0
 800abe6:	50a3      	strne	r3, [r4, r2]
 800abe8:	e7af      	b.n	800ab4a <_malloc_r+0x22>
 800abea:	6862      	ldr	r2, [r4, #4]
 800abec:	42a3      	cmp	r3, r4
 800abee:	bf0c      	ite	eq
 800abf0:	f8c8 2000 	streq.w	r2, [r8]
 800abf4:	605a      	strne	r2, [r3, #4]
 800abf6:	e7eb      	b.n	800abd0 <_malloc_r+0xa8>
 800abf8:	4623      	mov	r3, r4
 800abfa:	6864      	ldr	r4, [r4, #4]
 800abfc:	e7ae      	b.n	800ab5c <_malloc_r+0x34>
 800abfe:	463c      	mov	r4, r7
 800ac00:	687f      	ldr	r7, [r7, #4]
 800ac02:	e7b6      	b.n	800ab72 <_malloc_r+0x4a>
 800ac04:	461a      	mov	r2, r3
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	42a3      	cmp	r3, r4
 800ac0a:	d1fb      	bne.n	800ac04 <_malloc_r+0xdc>
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	6053      	str	r3, [r2, #4]
 800ac10:	e7de      	b.n	800abd0 <_malloc_r+0xa8>
 800ac12:	230c      	movs	r3, #12
 800ac14:	6033      	str	r3, [r6, #0]
 800ac16:	4630      	mov	r0, r6
 800ac18:	f000 f80c 	bl	800ac34 <__malloc_unlock>
 800ac1c:	e794      	b.n	800ab48 <_malloc_r+0x20>
 800ac1e:	6005      	str	r5, [r0, #0]
 800ac20:	e7d6      	b.n	800abd0 <_malloc_r+0xa8>
 800ac22:	bf00      	nop
 800ac24:	20000e44 	.word	0x20000e44

0800ac28 <__malloc_lock>:
 800ac28:	4801      	ldr	r0, [pc, #4]	@ (800ac30 <__malloc_lock+0x8>)
 800ac2a:	f000 b84b 	b.w	800acc4 <__retarget_lock_acquire_recursive>
 800ac2e:	bf00      	nop
 800ac30:	20000f84 	.word	0x20000f84

0800ac34 <__malloc_unlock>:
 800ac34:	4801      	ldr	r0, [pc, #4]	@ (800ac3c <__malloc_unlock+0x8>)
 800ac36:	f000 b846 	b.w	800acc6 <__retarget_lock_release_recursive>
 800ac3a:	bf00      	nop
 800ac3c:	20000f84 	.word	0x20000f84

0800ac40 <memset>:
 800ac40:	4402      	add	r2, r0
 800ac42:	4603      	mov	r3, r0
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d100      	bne.n	800ac4a <memset+0xa>
 800ac48:	4770      	bx	lr
 800ac4a:	f803 1b01 	strb.w	r1, [r3], #1
 800ac4e:	e7f9      	b.n	800ac44 <memset+0x4>

0800ac50 <_sbrk_r>:
 800ac50:	b538      	push	{r3, r4, r5, lr}
 800ac52:	4d06      	ldr	r5, [pc, #24]	@ (800ac6c <_sbrk_r+0x1c>)
 800ac54:	2300      	movs	r3, #0
 800ac56:	4604      	mov	r4, r0
 800ac58:	4608      	mov	r0, r1
 800ac5a:	602b      	str	r3, [r5, #0]
 800ac5c:	f7f6 f9ac 	bl	8000fb8 <_sbrk>
 800ac60:	1c43      	adds	r3, r0, #1
 800ac62:	d102      	bne.n	800ac6a <_sbrk_r+0x1a>
 800ac64:	682b      	ldr	r3, [r5, #0]
 800ac66:	b103      	cbz	r3, 800ac6a <_sbrk_r+0x1a>
 800ac68:	6023      	str	r3, [r4, #0]
 800ac6a:	bd38      	pop	{r3, r4, r5, pc}
 800ac6c:	20000f80 	.word	0x20000f80

0800ac70 <__errno>:
 800ac70:	4b01      	ldr	r3, [pc, #4]	@ (800ac78 <__errno+0x8>)
 800ac72:	6818      	ldr	r0, [r3, #0]
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	2000002c 	.word	0x2000002c

0800ac7c <__libc_init_array>:
 800ac7c:	b570      	push	{r4, r5, r6, lr}
 800ac7e:	4d0d      	ldr	r5, [pc, #52]	@ (800acb4 <__libc_init_array+0x38>)
 800ac80:	4c0d      	ldr	r4, [pc, #52]	@ (800acb8 <__libc_init_array+0x3c>)
 800ac82:	1b64      	subs	r4, r4, r5
 800ac84:	10a4      	asrs	r4, r4, #2
 800ac86:	2600      	movs	r6, #0
 800ac88:	42a6      	cmp	r6, r4
 800ac8a:	d109      	bne.n	800aca0 <__libc_init_array+0x24>
 800ac8c:	4d0b      	ldr	r5, [pc, #44]	@ (800acbc <__libc_init_array+0x40>)
 800ac8e:	4c0c      	ldr	r4, [pc, #48]	@ (800acc0 <__libc_init_array+0x44>)
 800ac90:	f000 f864 	bl	800ad5c <_init>
 800ac94:	1b64      	subs	r4, r4, r5
 800ac96:	10a4      	asrs	r4, r4, #2
 800ac98:	2600      	movs	r6, #0
 800ac9a:	42a6      	cmp	r6, r4
 800ac9c:	d105      	bne.n	800acaa <__libc_init_array+0x2e>
 800ac9e:	bd70      	pop	{r4, r5, r6, pc}
 800aca0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aca4:	4798      	blx	r3
 800aca6:	3601      	adds	r6, #1
 800aca8:	e7ee      	b.n	800ac88 <__libc_init_array+0xc>
 800acaa:	f855 3b04 	ldr.w	r3, [r5], #4
 800acae:	4798      	blx	r3
 800acb0:	3601      	adds	r6, #1
 800acb2:	e7f2      	b.n	800ac9a <__libc_init_array+0x1e>
 800acb4:	0800ada0 	.word	0x0800ada0
 800acb8:	0800ada0 	.word	0x0800ada0
 800acbc:	0800ada0 	.word	0x0800ada0
 800acc0:	0800ada4 	.word	0x0800ada4

0800acc4 <__retarget_lock_acquire_recursive>:
 800acc4:	4770      	bx	lr

0800acc6 <__retarget_lock_release_recursive>:
 800acc6:	4770      	bx	lr

0800acc8 <_free_r>:
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	4605      	mov	r5, r0
 800accc:	2900      	cmp	r1, #0
 800acce:	d041      	beq.n	800ad54 <_free_r+0x8c>
 800acd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acd4:	1f0c      	subs	r4, r1, #4
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	bfb8      	it	lt
 800acda:	18e4      	addlt	r4, r4, r3
 800acdc:	f7ff ffa4 	bl	800ac28 <__malloc_lock>
 800ace0:	4a1d      	ldr	r2, [pc, #116]	@ (800ad58 <_free_r+0x90>)
 800ace2:	6813      	ldr	r3, [r2, #0]
 800ace4:	b933      	cbnz	r3, 800acf4 <_free_r+0x2c>
 800ace6:	6063      	str	r3, [r4, #4]
 800ace8:	6014      	str	r4, [r2, #0]
 800acea:	4628      	mov	r0, r5
 800acec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acf0:	f7ff bfa0 	b.w	800ac34 <__malloc_unlock>
 800acf4:	42a3      	cmp	r3, r4
 800acf6:	d908      	bls.n	800ad0a <_free_r+0x42>
 800acf8:	6820      	ldr	r0, [r4, #0]
 800acfa:	1821      	adds	r1, r4, r0
 800acfc:	428b      	cmp	r3, r1
 800acfe:	bf01      	itttt	eq
 800ad00:	6819      	ldreq	r1, [r3, #0]
 800ad02:	685b      	ldreq	r3, [r3, #4]
 800ad04:	1809      	addeq	r1, r1, r0
 800ad06:	6021      	streq	r1, [r4, #0]
 800ad08:	e7ed      	b.n	800ace6 <_free_r+0x1e>
 800ad0a:	461a      	mov	r2, r3
 800ad0c:	685b      	ldr	r3, [r3, #4]
 800ad0e:	b10b      	cbz	r3, 800ad14 <_free_r+0x4c>
 800ad10:	42a3      	cmp	r3, r4
 800ad12:	d9fa      	bls.n	800ad0a <_free_r+0x42>
 800ad14:	6811      	ldr	r1, [r2, #0]
 800ad16:	1850      	adds	r0, r2, r1
 800ad18:	42a0      	cmp	r0, r4
 800ad1a:	d10b      	bne.n	800ad34 <_free_r+0x6c>
 800ad1c:	6820      	ldr	r0, [r4, #0]
 800ad1e:	4401      	add	r1, r0
 800ad20:	1850      	adds	r0, r2, r1
 800ad22:	4283      	cmp	r3, r0
 800ad24:	6011      	str	r1, [r2, #0]
 800ad26:	d1e0      	bne.n	800acea <_free_r+0x22>
 800ad28:	6818      	ldr	r0, [r3, #0]
 800ad2a:	685b      	ldr	r3, [r3, #4]
 800ad2c:	6053      	str	r3, [r2, #4]
 800ad2e:	4408      	add	r0, r1
 800ad30:	6010      	str	r0, [r2, #0]
 800ad32:	e7da      	b.n	800acea <_free_r+0x22>
 800ad34:	d902      	bls.n	800ad3c <_free_r+0x74>
 800ad36:	230c      	movs	r3, #12
 800ad38:	602b      	str	r3, [r5, #0]
 800ad3a:	e7d6      	b.n	800acea <_free_r+0x22>
 800ad3c:	6820      	ldr	r0, [r4, #0]
 800ad3e:	1821      	adds	r1, r4, r0
 800ad40:	428b      	cmp	r3, r1
 800ad42:	bf04      	itt	eq
 800ad44:	6819      	ldreq	r1, [r3, #0]
 800ad46:	685b      	ldreq	r3, [r3, #4]
 800ad48:	6063      	str	r3, [r4, #4]
 800ad4a:	bf04      	itt	eq
 800ad4c:	1809      	addeq	r1, r1, r0
 800ad4e:	6021      	streq	r1, [r4, #0]
 800ad50:	6054      	str	r4, [r2, #4]
 800ad52:	e7ca      	b.n	800acea <_free_r+0x22>
 800ad54:	bd38      	pop	{r3, r4, r5, pc}
 800ad56:	bf00      	nop
 800ad58:	20000e44 	.word	0x20000e44

0800ad5c <_init>:
 800ad5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad5e:	bf00      	nop
 800ad60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad62:	bc08      	pop	{r3}
 800ad64:	469e      	mov	lr, r3
 800ad66:	4770      	bx	lr

0800ad68 <_fini>:
 800ad68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad6a:	bf00      	nop
 800ad6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad6e:	bc08      	pop	{r3}
 800ad70:	469e      	mov	lr, r3
 800ad72:	4770      	bx	lr
