#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 26 18:07:31 2021
# Process ID: 23060
# Current directory: D:/Hyun/soc_proj/tetris
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33460 D:\Hyun\soc_proj\tetris\tetris.xpr
# Log file: D:/Hyun/soc_proj/tetris/vivado.log
# Journal file: D:/Hyun/soc_proj/tetris\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Hyun/soc_proj/tetris/tetris.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Hyun/soc_proj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 784.469 ; gain = 134.906
update_compile_order -fileset sources_1
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:textlcd:1.0 - textlcd_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:pushbutton:1.0 - pushbutton_0
Adding component instance block -- xilinx.com:user:TFTLCD_NEW:1.0 - TFTLCD_NEW_0
Adding component instance block -- xilinx.com:user:seven_seg:1.0 - seven_seg_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /resetn_0(rst) and /TFTLCD_NEW_0/TFTLCD_nRESET(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /textlcd_0/lcdclk(undef)
Successfully read diagram <system> from BD file <D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd>
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May 26 18:10:00 2021] Launched impl_1...
Run output will be captured here: D:/Hyun/soc_proj/tetris/tetris.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_TFTLCD_NEW_0_0/system_TFTLCD_NEW_0_0.dcp' for cell 'system_i/TFTLCD_NEW_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_pushbutton_0_0/system_pushbutton_0_0.dcp' for cell 'system_i/pushbutton_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_seven_seg_0_4/system_seven_seg_0_4.dcp' for cell 'system_i/seven_seg_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_textlcd_0_0/system_textlcd_0_0.dcp' for cell 'system_i/textlcd_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_TCLK'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_TCLK'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_Hsync'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_Hsync'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_Vsync'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_Vsync'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_DE_out'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_DE_out'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_R[*]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_R[7]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_R[6]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_R[5]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_R[4]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_R[3]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_G[*]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_G[7]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_G[6]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_G[5]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_G[4]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_G[3]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_G[2]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_B[*]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_B[7]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_B[6]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_B[5]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_B[4]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_B[3]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_Tpower'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TFTLCD_Tpower'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[*]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port pb_0[0] can not be placed on PACKAGE_PIN Y18 because the PACKAGE_PIN is occupied by port resetn_0 [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc:108]
Finished Parsing XDC File [D:/Hyun/soc_proj/Education/1_End/ch12_ps_tftlcd/ch12_ps_tftlcd.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1886.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1886.016 ; gain = 0.000
place_ports {TFTLCD_B_0[7]} {TFTLCD_B_0[6]} {TFTLCD_B_0[5]} {TFTLCD_B_0[4]} {TFTLCD_B_0[3]} {TFTLCD_G_0[7]} {TFTLCD_G_0[6]} {TFTLCD_G_0[5]} {TFTLCD_G_0[4]} {TFTLCD_G_0[3]} {TFTLCD_G_0[2]} {TFTLCD_R_0[7]} {TFTLCD_R_0[6]} {TFTLCD_R_0[5]} {TFTLCD_R_0[4]} {TFTLCD_R_0[3]} {pb_0[0]} TFTLCD_DE_out_0 TFTLCD_Hsync_0 TFTLCD_TCLK_0 TFTLCD_Tpower_0 TFTLCD_Vsync_0
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus pb_0 are not locked:  'pb_0[0]' 

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2050.957 ; gain = 0.000

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2050.957 ; gain = 0.000

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2050.957 ; gain = 0.000

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2050.957 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2050.957 ; gain = 0.000
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (21) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 21 sites.
	Term: TFTLCD_G_0[2]
	Term: TFTLCD_G_0[3]
	Term: TFTLCD_G_0[4]
	Term: TFTLCD_G_0[5]
	Term: TFTLCD_G_0[6]
	Term: TFTLCD_G_0[7]
	Term: TFTLCD_B_0[3]
	Term: TFTLCD_B_0[4]
	Term: TFTLCD_B_0[5]
	Term: TFTLCD_B_0[6]
	Term: TFTLCD_B_0[7]
	Term: TFTLCD_R_0[3]
	Term: TFTLCD_R_0[4]
	Term: TFTLCD_R_0[5]
	Term: TFTLCD_R_0[6]
	Term: TFTLCD_R_0[7]
	Term: TFTLCD_DE_out_0
	Term: TFTLCD_Hsync_0
	Term: TFTLCD_TCLK_0
	Term: TFTLCD_Tpower_0
	Term: TFTLCD_Vsync_0


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |    50 |    16 | LVCMOS33(16)                                                           |                                          |        |  +3.30 |    YES |     |
| 33 |    50 |     4 | LVCMOS33(4)                                                            |                                          |        |  +3.30 |    YES |     |
| 34 |    50 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |    11 | LVCMOS33(11)                                                           |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   200 |    32 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 13     | seg_data_0[0]        | LVCMOS33        | IOB_X0Y17            | AB4                  |                      |
|        | seg_data_0[1]        | LVCMOS33        | IOB_X0Y18            | AB5                  |                      |
|        | seg_data_0[2]        | LVCMOS33        | IOB_X0Y19            | AB1                  |                      |
|        | seg_data_0[3]        | LVCMOS33        | IOB_X0Y20            | AB2                  |                      |
|        | seg_data_0[4]        | LVCMOS33        | IOB_X0Y21            | AA6                  |                      |
|        | seg_data_0[5]        | LVCMOS33        | IOB_X0Y22            | AA7                  |                      |
|        | seg_data_0[6]        | LVCMOS33        | IOB_X0Y23            | Y5                   |                      |
|        | seg_data_0[7]        | LVCMOS33        | IOB_X0Y24            | Y6                   |                      |
|        | seg_en_0[0]          | LVCMOS33        | IOB_X0Y9             | U4                   |                      |
|        | seg_en_0[1]          | LVCMOS33        | IOB_X0Y10            | T4                   |                      |
|        | seg_en_0[2]          | LVCMOS33        | IOB_X0Y11            | T6                   | *                    |
|        | seg_en_0[3]          | LVCMOS33        | IOB_X0Y12            | R6                   |                      |
|        | seg_en_0[4]          | LVCMOS33        | IOB_X0Y13            | AA4                  |                      |
|        | seg_en_0[5]          | LVCMOS33        | IOB_X0Y14            | Y4                   |                      |
|        | seg_en_0[6]          | LVCMOS33        | IOB_X0Y15            | AB6                  |                      |
|        | seg_en_0[7]          | LVCMOS33        | IOB_X0Y16            | AB7                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 33     | pb_0[1]              | LVCMOS33        | IOB_X1Y25            | AA18                 |                      |
|        | pb_0[2]              | LVCMOS33        | IOB_X1Y28            | Y19                  |                      |
|        | pb_0[3]              | LVCMOS33        | IOB_X1Y27            | AA19                 |                      |
|        | resetn_0             | LVCMOS33        | IOB_X1Y26            | Y18                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | clk_0                | LVCMOS33        | IOB_X1Y74            | M19                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | lcd_data_0[0]        | LVCMOS33        | IOB_X1Y112           | H19                  |                      |
|        | lcd_data_0[1]        | LVCMOS33        | IOB_X1Y113           | B22                  |                      |
|        | lcd_data_0[2]        | LVCMOS33        | IOB_X1Y114           | B21                  |                      |
|        | lcd_data_0[3]        | LVCMOS33        | IOB_X1Y115           | D21                  |                      |
|        | lcd_data_0[4]        | LVCMOS33        | IOB_X1Y116           | E21                  |                      |
|        | lcd_data_0[5]        | LVCMOS33        | IOB_X1Y117           | C22                  |                      |
|        | lcd_data_0[6]        | LVCMOS33        | IOB_X1Y118           | D22                  |                      |
|        | lcd_data_0[7]        | LVCMOS33        | IOB_X1Y119           | A22                  |                      |
|        | lcd_en_0             | LVCMOS33        | IOB_X1Y110           | G19                  |                      |
|        | lcd_rs_0             | LVCMOS33        | IOB_X1Y109           | F19                  |                      |
|        | lcd_rw_0             | LVCMOS33        | IOB_X1Y111           | H20                  | *                    |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+


Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.892 . Memory (MB): peak = 2059.715 ; gain = 8.758

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.906 . Memory (MB): peak = 2059.715 ; gain = 8.758

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.908 . Memory (MB): peak = 2059.715 ; gain = 8.758
ERROR: [Common 17-39] 'place_ports' failed due to earlier errors.
reset_run impl_1
launch_runs impl_1 -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2279.641 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2279.641 ; gain = 0.000
[Wed May 26 18:12:28 2021] Launched impl_1...
Run output will be captured here: D:/Hyun/soc_proj/tetris/tetris.runs/impl_1/runme.log
open_bd_design {D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/system.bd}
set_property location {1362 553} [get_bd_ports TFTLCD_R_0]
save_bd_design
Wrote  : <D:/Hyun/soc_proj/tetris/tetris.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed May 26 18:16:33 2021] Launched synth_1...
Run output will be captured here: D:/Hyun/soc_proj/tetris/tetris.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May 26 18:19:14 2021] Launched impl_1...
Run output will be captured here: D:/Hyun/soc_proj/tetris/tetris.runs/impl_1/runme.log
