Classic Timing Analyzer report for sisau
Sat May 04 00:00:06 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_4'
  8. Clock Setup: 'senzor_2'
  9. Clock Setup: 'senzor_3'
 10. Clock Setup: 'senzor_5'
 11. Clock Setup: 'senzon_1'
 12. Clock Hold: 'clk'
 13. Clock Hold: 'senzor_2'
 14. Clock Hold: 'senzor_3'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.184 ns                                       ; senzor_2                                                            ; Logica_miscare:inst6|dreapta                                        ; --         ; senzor_3 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.962 ns                                      ; Selectie_proba:inst1|circuit[1]                                     ; A_IN1_D1                                                            ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 17.696 ns                                      ; senzon_1                                                            ; A_IN1_D1                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.916 ns                                      ; buton_START_STOP                                                    ; debouncing:inst16|inst                                              ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 63.86 MHz ( period = 15.659 ns )               ; START_STOP:inst15|inst                                              ; generator_PWM_v2:inst|stare_numarator[11]                           ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 206.78 MHz ( period = 4.836 ns )               ; Logica_miscare:inst6|count_ture[1]                                  ; Logica_miscare:inst6|count_ture[5]                                  ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 206.78 MHz ( period = 4.836 ns )               ; Logica_miscare:inst6|count_ture[1]                                  ; Logica_miscare:inst6|count_ture[5]                                  ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga                                         ; Logica_miscare:inst6|factor_dc_driverA[4]                           ; senzor_3   ; senzor_3 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga                                         ; Logica_miscare:inst6|factor_dc_driverA[4]                           ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga                                         ; Logica_miscare:inst6|factor_dc_driverA[4]                           ; senzor_4   ; senzor_4 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10 ; clk        ; clk      ; 3            ;
; Clock Hold: 'senzor_3'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|dreapta                                        ; Logica_miscare:inst6|factor_dc_driverB[8]                           ; senzor_3   ; senzor_3 ; 7            ;
; Clock Hold: 'senzor_2'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|dreapta                                        ; Logica_miscare:inst6|factor_dc_driverB[8]                           ; senzor_2   ; senzor_2 ; 3            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                     ;                                                                     ;            ;          ; 13           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 63.86 MHz ( period = 15.659 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; 63.86 MHz ( period = 15.659 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; 63.86 MHz ( period = 15.659 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; 63.86 MHz ( period = 15.659 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; 64.57 MHz ( period = 15.487 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; 64.57 MHz ( period = 15.487 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; 64.57 MHz ( period = 15.487 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[1]                             ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; 64.57 MHz ( period = 15.487 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A   ; 65.13 MHz ( period = 15.353 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; 65.13 MHz ( period = 15.353 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; 65.13 MHz ( period = 15.353 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; 65.13 MHz ( period = 15.353 ns )               ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.216 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 4.216 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 4.216 ns                ;
; N/A   ; 223.21 MHz ( period = 4.480 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 4.216 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.172 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 4.172 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 4.172 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 4.172 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.156 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 4.156 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 4.156 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 4.156 ns                ;
; N/A   ; 233.64 MHz ( period = 4.280 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.018 ns                ;
; N/A   ; 233.64 MHz ( period = 4.280 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 4.018 ns                ;
; N/A   ; 233.64 MHz ( period = 4.280 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 4.018 ns                ;
; N/A   ; 233.64 MHz ( period = 4.280 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 4.018 ns                ;
; N/A   ; 236.46 MHz ( period = 4.229 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.967 ns                ;
; N/A   ; 236.46 MHz ( period = 4.229 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 3.967 ns                ;
; N/A   ; 236.46 MHz ( period = 4.229 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 3.967 ns                ;
; N/A   ; 236.46 MHz ( period = 4.229 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 3.967 ns                ;
; N/A   ; 242.78 MHz ( period = 4.119 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.507 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.496 ns                ;
; N/A   ; 247.65 MHz ( period = 4.038 ns )               ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.735 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 3.735 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 3.735 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 3.735 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; 253.36 MHz ( period = 3.947 ns )               ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.685 ns                ;
; N/A   ; 253.36 MHz ( period = 3.947 ns )               ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 3.685 ns                ;
; N/A   ; 253.36 MHz ( period = 3.947 ns )               ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 3.685 ns                ;
; N/A   ; 253.36 MHz ( period = 3.947 ns )               ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 3.685 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 259.00 MHz ( period = 3.861 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 3.580 ns                ;
; N/A   ; 260.69 MHz ( period = 3.836 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.068 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 3.379 ns                ;
; N/A   ; 282.81 MHz ( period = 3.536 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.81 MHz ( period = 3.536 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.81 MHz ( period = 3.536 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 282.81 MHz ( period = 3.536 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 291.89 MHz ( period = 3.426 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 1.562 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[1]                             ; clk        ; clk      ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.947 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.905 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[11]                            ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[1]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[11]                            ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.479 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.302 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.370 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.301 ns                ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.479 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.302 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.370 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.301 ns                ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.479 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.302 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.370 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.301 ns                ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 206.78 MHz ( period = 4.836 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 207.43 MHz ( period = 4.821 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 209.21 MHz ( period = 4.780 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 209.86 MHz ( period = 4.765 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.402 ns                ;
; N/A   ; 212.59 MHz ( period = 4.704 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; 212.95 MHz ( period = 4.696 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.420 ns                ;
; N/A   ; 214.41 MHz ( period = 4.664 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.296 ns                ;
; N/A   ; 214.50 MHz ( period = 4.662 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.308 ns                ;
; N/A   ; 214.78 MHz ( period = 4.656 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.410 ns                ;
; N/A   ; 214.78 MHz ( period = 4.656 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 215.15 MHz ( period = 4.648 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 215.19 MHz ( period = 4.647 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 215.24 MHz ( period = 4.646 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.389 ns                ;
; N/A   ; 215.52 MHz ( period = 4.640 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 217.86 MHz ( period = 4.590 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.397 ns                ;
; N/A   ; 219.78 MHz ( period = 4.550 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.165 ns                ;
; N/A   ; 220.36 MHz ( period = 4.538 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.227 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.325 ns                ;
; N/A   ; 221.14 MHz ( period = 4.522 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.098 ns                ;
; N/A   ; 222.37 MHz ( period = 4.497 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 223.61 MHz ( period = 4.472 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; 226.35 MHz ( period = 4.418 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 226.76 MHz ( period = 4.410 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; 227.17 MHz ( period = 4.402 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 229.36 MHz ( period = 4.360 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 231.86 MHz ( period = 4.313 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 233.75 MHz ( period = 4.278 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.075 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 241.43 MHz ( period = 4.142 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; 241.60 MHz ( period = 4.139 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 246.67 MHz ( period = 4.054 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.837 ns                ;
; N/A   ; 271.89 MHz ( period = 3.678 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 319.69 MHz ( period = 3.128 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.914 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 206.78 MHz ( period = 4.836 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 207.43 MHz ( period = 4.821 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 209.21 MHz ( period = 4.780 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 209.86 MHz ( period = 4.765 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.402 ns                ;
; N/A   ; 212.59 MHz ( period = 4.704 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; 212.95 MHz ( period = 4.696 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.420 ns                ;
; N/A   ; 214.41 MHz ( period = 4.664 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.296 ns                ;
; N/A   ; 214.50 MHz ( period = 4.662 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.308 ns                ;
; N/A   ; 214.78 MHz ( period = 4.656 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.410 ns                ;
; N/A   ; 214.78 MHz ( period = 4.656 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; 215.15 MHz ( period = 4.648 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 215.19 MHz ( period = 4.647 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 215.24 MHz ( period = 4.646 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.389 ns                ;
; N/A   ; 215.52 MHz ( period = 4.640 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 217.86 MHz ( period = 4.590 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.397 ns                ;
; N/A   ; 219.78 MHz ( period = 4.550 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.165 ns                ;
; N/A   ; 220.36 MHz ( period = 4.538 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.227 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.325 ns                ;
; N/A   ; 221.14 MHz ( period = 4.522 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.098 ns                ;
; N/A   ; 222.37 MHz ( period = 4.497 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 223.61 MHz ( period = 4.472 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; 226.35 MHz ( period = 4.418 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 226.76 MHz ( period = 4.410 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.194 ns                ;
; N/A   ; 227.17 MHz ( period = 4.402 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 229.36 MHz ( period = 4.360 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.163 ns                ;
; N/A   ; 231.86 MHz ( period = 4.313 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.911 ns                ;
; N/A   ; 233.75 MHz ( period = 4.278 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.075 ns                ;
; N/A   ; 238.72 MHz ( period = 4.189 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 241.43 MHz ( period = 4.142 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; 241.60 MHz ( period = 4.139 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 246.67 MHz ( period = 4.054 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.837 ns                ;
; N/A   ; 271.89 MHz ( period = 3.678 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 319.69 MHz ( period = 3.128 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.914 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.169 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_2'                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 2.370 ns                 ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_3'                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.499 ns                 ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 6.184 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 5.976 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; 5.821 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; 5.462 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 5.254 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; 5.099 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 5.043 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 4.816 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 4.652 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 4.603 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 4.425 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 4.329 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 4.245 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 4.212 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 4.102 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 4.006 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 3.996 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 3.923 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 3.921 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 3.889 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 3.848 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 3.757 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 3.696 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 3.694 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 3.638 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 3.635 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 3.630 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 3.621 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 3.618 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 3.548 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 3.547 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 3.534 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 3.483 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 3.481 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 3.459 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 3.408 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 3.403 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 3.391 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 3.389 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 3.386 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 3.321 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 3.320 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 3.307 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 3.232 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 3.190 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 3.178 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 3.108 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 3.107 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 3.094 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 3.019 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; -10.650 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A   ; None         ; -10.650 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                      ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 33.962 ns  ; Selectie_proba:inst1|circuit[1]           ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.786 ns  ; Selectie_proba:inst1|circuit[0]           ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.667 ns  ; Selectie_proba:inst1|circuit[1]           ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.636 ns  ; Selectie_proba:inst1|circuit[1]           ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.491 ns  ; Selectie_proba:inst1|circuit[0]           ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.460 ns  ; Selectie_proba:inst1|circuit[0]           ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.950 ns  ; Selectie_proba:inst1|circuit[1]           ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.774 ns  ; Selectie_proba:inst1|circuit[0]           ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.149 ns  ; Selectie_proba:inst1|circuit[1]           ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.973 ns  ; Selectie_proba:inst1|circuit[0]           ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.874 ns  ; Selectie_proba:inst1|circuit[1]           ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.821 ns  ; Selectie_proba:inst1|circuit[1]           ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.698 ns  ; Selectie_proba:inst1|circuit[0]           ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.645 ns  ; Selectie_proba:inst1|circuit[0]           ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.527 ns  ; Selectie_proba:inst1|circuit[1]           ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.351 ns  ; Selectie_proba:inst1|circuit[0]           ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.357 ns  ; START_STOP:inst15|inst                    ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 29.013 ns  ; START_STOP:inst15|inst                    ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 27.567 ns  ; Selectie_proba:inst1|led1                 ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 27.524 ns  ; Selectie_proba:inst1|led2                 ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 27.150 ns  ; Selectie_proba:inst1|led3                 ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 27.110 ns  ; Selectie_proba:inst1|led3                 ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 27.033 ns  ; Selectie_proba:inst1|led2                 ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 26.947 ns  ; START_STOP:inst15|inst                    ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 26.937 ns  ; START_STOP:inst15|inst                    ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 26.599 ns  ; Selectie_proba:inst1|circuit[0]           ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 26.575 ns  ; Selectie_proba:inst1|circuit[1]           ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 25.888 ns  ; Selectie_proba:inst1|led1                 ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 21.239 ns  ; generator_PWM_v2:inst|stare_numarator[1]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 21.109 ns  ; generator_PWM_v2:inst|stare_numarator[2]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 20.895 ns  ; generator_PWM_v2:inst|stare_numarator[1]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 20.765 ns  ; generator_PWM_v2:inst|stare_numarator[2]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 20.252 ns  ; generator_PWM_v2:inst|stare_numarator[0]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 20.247 ns  ; generator_PWM_v2:inst|stare_numarator[4]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 20.063 ns  ; generator_PWM_v2:inst|stare_numarator[3]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 19.908 ns  ; generator_PWM_v2:inst|stare_numarator[0]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 19.903 ns  ; generator_PWM_v2:inst|stare_numarator[4]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 19.719 ns  ; generator_PWM_v2:inst|stare_numarator[3]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.938 ns  ; generator_PWM_v2:inst|stare_numarator[1]  ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 18.934 ns  ; Logica_miscare:inst6|count_ture[1]        ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.928 ns  ; generator_PWM_v2:inst|stare_numarator[1]  ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.808 ns  ; generator_PWM_v2:inst|stare_numarator[2]  ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 18.802 ns  ; Logica_miscare:inst6|count_ture[2]        ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.798 ns  ; generator_PWM_v2:inst|stare_numarator[2]  ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.794 ns  ; Logica_miscare:inst6|count_ture[0]        ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.753 ns  ; Logica_miscare:inst6|count_ture[1]        ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.741 ns  ; Logica_miscare:inst6|factor_dc_driverA[4] ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.639 ns  ; Logica_miscare:inst6|count_ture[1]        ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.621 ns  ; Logica_miscare:inst6|count_ture[2]        ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.613 ns  ; Logica_miscare:inst6|count_ture[0]        ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.608 ns  ; Logica_miscare:inst6|count_ture[1]        ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.528 ns  ; Logica_miscare:inst6|factor_dc_driverA[4] ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.507 ns  ; Logica_miscare:inst6|count_ture[2]        ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.499 ns  ; Logica_miscare:inst6|count_ture[0]        ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.496 ns  ; generator_PWM_v2:inst|stare_numarator[5]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.491 ns  ; Logica_miscare:inst6|factor_dc_driverA[8] ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.476 ns  ; Logica_miscare:inst6|count_ture[2]        ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.468 ns  ; Logica_miscare:inst6|count_ture[0]        ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.458 ns  ; Logica_miscare:inst6|count_ture[1]        ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.448 ns  ; Logica_miscare:inst6|count_ture[4]        ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.427 ns  ; Logica_miscare:inst6|count_ture[1]        ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.397 ns  ; Logica_miscare:inst6|factor_dc_driverA[4] ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.351 ns  ; Logica_miscare:inst6|count_ture[3]        ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.326 ns  ; Logica_miscare:inst6|count_ture[2]        ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.318 ns  ; Logica_miscare:inst6|count_ture[0]        ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.301 ns  ; Logica_miscare:inst6|factor_dc_driverA[4] ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.295 ns  ; Logica_miscare:inst6|count_ture[2]        ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.287 ns  ; Logica_miscare:inst6|count_ture[0]        ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.278 ns  ; Logica_miscare:inst6|factor_dc_driverA[8] ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.267 ns  ; Logica_miscare:inst6|count_ture[4]        ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.184 ns  ; Logica_miscare:inst6|factor_dc_driverA[4] ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.170 ns  ; Logica_miscare:inst6|count_ture[3]        ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.153 ns  ; Logica_miscare:inst6|count_ture[4]        ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.152 ns  ; generator_PWM_v2:inst|stare_numarator[5]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.147 ns  ; Logica_miscare:inst6|factor_dc_driverA[8] ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.122 ns  ; Logica_miscare:inst6|count_ture[4]        ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.111 ns  ; Logica_miscare:inst6|count_ture[5]        ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.056 ns  ; Logica_miscare:inst6|count_ture[3]        ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.051 ns  ; Logica_miscare:inst6|factor_dc_driverA[8] ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.025 ns  ; Logica_miscare:inst6|count_ture[3]        ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.972 ns  ; Logica_miscare:inst6|count_ture[4]        ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.957 ns  ; Logica_miscare:inst6|factor_dc_driverA[4] ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.951 ns  ; generator_PWM_v2:inst|stare_numarator[0]  ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 17.941 ns  ; Logica_miscare:inst6|count_ture[4]        ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.941 ns  ; generator_PWM_v2:inst|stare_numarator[0]  ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 17.934 ns  ; Logica_miscare:inst6|factor_dc_driverA[8] ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 17.930 ns  ; Logica_miscare:inst6|count_ture[5]        ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.922 ns  ; Logica_miscare:inst6|count_ture[1]        ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.875 ns  ; Logica_miscare:inst6|count_ture[3]        ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.844 ns  ; Logica_miscare:inst6|count_ture[3]        ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.816 ns  ; Logica_miscare:inst6|count_ture[5]        ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.790 ns  ; Logica_miscare:inst6|count_ture[2]        ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.785 ns  ; Logica_miscare:inst6|count_ture[5]        ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.782 ns  ; Logica_miscare:inst6|count_ture[0]        ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.761 ns  ; generator_PWM_v2:inst|stare_numarator[3]  ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 17.751 ns  ; generator_PWM_v2:inst|stare_numarator[3]  ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 17.741 ns  ; Logica_miscare:inst6|count_ture[1]        ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.707 ns  ; Logica_miscare:inst6|factor_dc_driverA[8] ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.706 ns  ; generator_PWM_v2:inst|stare_numarator[6]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.635 ns  ; Logica_miscare:inst6|count_ture[5]        ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.616 ns  ; generator_PWM_v2:inst|stare_numarator[7]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.609 ns  ; Logica_miscare:inst6|count_ture[2]        ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.604 ns  ; Logica_miscare:inst6|count_ture[5]        ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.601 ns  ; Logica_miscare:inst6|count_ture[0]        ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.470 ns  ; generator_PWM_v2:inst|stare_numarator[4]  ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 17.460 ns  ; generator_PWM_v2:inst|stare_numarator[4]  ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 17.436 ns  ; Logica_miscare:inst6|count_ture[4]        ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.362 ns  ; generator_PWM_v2:inst|stare_numarator[6]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 17.339 ns  ; Logica_miscare:inst6|count_ture[3]        ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.276 ns  ; generator_PWM_v2:inst|sute[0]             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.272 ns  ; generator_PWM_v2:inst|stare_numarator[7]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 17.255 ns  ; Logica_miscare:inst6|count_ture[4]        ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.251 ns  ; Logica_miscare:inst6|count_ture[6]        ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.158 ns  ; Logica_miscare:inst6|count_ture[3]        ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.121 ns  ; Logica_miscare:inst6|count_ture[1]        ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.099 ns  ; Logica_miscare:inst6|count_ture[5]        ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.090 ns  ; generator_PWM_v2:inst|stare_numarator[9]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.070 ns  ; Logica_miscare:inst6|count_ture[6]        ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.994 ns  ; generator_PWM_v2:inst|stare_numarator[10] ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.989 ns  ; Logica_miscare:inst6|count_ture[2]        ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.981 ns  ; Logica_miscare:inst6|count_ture[0]        ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.956 ns  ; Logica_miscare:inst6|count_ture[6]        ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.940 ns  ; Logica_miscare:inst6|count_ture[1]        ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.932 ns  ; generator_PWM_v2:inst|sute[0]             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.925 ns  ; Logica_miscare:inst6|count_ture[6]        ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.918 ns  ; Logica_miscare:inst6|count_ture[5]        ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.846 ns  ; Logica_miscare:inst6|count_ture[1]        ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.808 ns  ; Logica_miscare:inst6|count_ture[2]        ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.800 ns  ; Logica_miscare:inst6|count_ture[0]        ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.793 ns  ; Logica_miscare:inst6|count_ture[1]        ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.775 ns  ; Logica_miscare:inst6|count_ture[6]        ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.746 ns  ; generator_PWM_v2:inst|stare_numarator[9]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.744 ns  ; Logica_miscare:inst6|count_ture[6]        ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.714 ns  ; Logica_miscare:inst6|count_ture[2]        ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.706 ns  ; Logica_miscare:inst6|count_ture[0]        ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.665 ns  ; Logica_miscare:inst6|count_ture[1]        ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.661 ns  ; Logica_miscare:inst6|count_ture[2]        ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.653 ns  ; Logica_miscare:inst6|count_ture[0]        ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.650 ns  ; generator_PWM_v2:inst|stare_numarator[10] ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.635 ns  ; Logica_miscare:inst6|count_ture[4]        ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.612 ns  ; Logica_miscare:inst6|count_ture[1]        ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.544 ns  ; generator_PWM_v2:inst|stare_numarator[5]  ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.538 ns  ; Logica_miscare:inst6|count_ture[3]        ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.534 ns  ; generator_PWM_v2:inst|stare_numarator[5]  ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.533 ns  ; Logica_miscare:inst6|count_ture[2]        ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.525 ns  ; Logica_miscare:inst6|count_ture[0]        ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.499 ns  ; Logica_miscare:inst6|count_ture[1]        ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.480 ns  ; Logica_miscare:inst6|count_ture[2]        ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.472 ns  ; Logica_miscare:inst6|count_ture[0]        ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.454 ns  ; Logica_miscare:inst6|count_ture[4]        ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.367 ns  ; Logica_miscare:inst6|count_ture[2]        ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.360 ns  ; Logica_miscare:inst6|count_ture[4]        ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.359 ns  ; Logica_miscare:inst6|count_ture[0]        ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.357 ns  ; Logica_miscare:inst6|count_ture[3]        ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.318 ns  ; Logica_miscare:inst6|count_ture[1]        ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.307 ns  ; Logica_miscare:inst6|count_ture[4]        ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.298 ns  ; Logica_miscare:inst6|count_ture[5]        ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.263 ns  ; Logica_miscare:inst6|count_ture[3]        ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.239 ns  ; Logica_miscare:inst6|count_ture[6]        ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.210 ns  ; Logica_miscare:inst6|count_ture[3]        ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.186 ns  ; Logica_miscare:inst6|count_ture[2]        ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.179 ns  ; Logica_miscare:inst6|count_ture[4]        ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.178 ns  ; Logica_miscare:inst6|count_ture[0]        ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.155 ns  ; Logica_miscare:inst6|factor_dc_driverB[8] ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 16.145 ns  ; Logica_miscare:inst6|factor_dc_driverB[8] ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 16.126 ns  ; Logica_miscare:inst6|count_ture[4]        ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.117 ns  ; Logica_miscare:inst6|count_ture[5]        ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.082 ns  ; Logica_miscare:inst6|count_ture[3]        ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.072 ns  ; generator_PWM_v2:inst|stare_numarator[11] ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.058 ns  ; Logica_miscare:inst6|count_ture[6]        ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.029 ns  ; Logica_miscare:inst6|count_ture[3]        ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.023 ns  ; Logica_miscare:inst6|count_ture[5]        ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.013 ns  ; Logica_miscare:inst6|count_ture[4]        ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.970 ns  ; Logica_miscare:inst6|count_ture[5]        ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.942 ns  ; Logica_miscare:inst6|factor_dc_driverB[8] ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.932 ns  ; Logica_miscare:inst6|factor_dc_driverB[8] ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.916 ns  ; Logica_miscare:inst6|count_ture[3]        ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.880 ns  ; Logica_miscare:inst6|count_ture[7]        ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.842 ns  ; Logica_miscare:inst6|count_ture[5]        ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.832 ns  ; Logica_miscare:inst6|count_ture[4]        ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.789 ns  ; Logica_miscare:inst6|count_ture[5]        ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.735 ns  ; Logica_miscare:inst6|count_ture[3]        ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.728 ns  ; generator_PWM_v2:inst|stare_numarator[11] ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.715 ns  ; Logica_miscare:inst6|factor_dc_driverB[8] ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.705 ns  ; Logica_miscare:inst6|factor_dc_driverB[8] ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.699 ns  ; Logica_miscare:inst6|count_ture[7]        ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.676 ns  ; Logica_miscare:inst6|count_ture[5]        ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.585 ns  ; Logica_miscare:inst6|count_ture[7]        ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.554 ns  ; Logica_miscare:inst6|count_ture[7]        ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.495 ns  ; Logica_miscare:inst6|count_ture[5]        ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.438 ns  ; Logica_miscare:inst6|count_ture[6]        ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.404 ns  ; Logica_miscare:inst6|count_ture[7]        ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.373 ns  ; Logica_miscare:inst6|count_ture[7]        ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.331 ns  ; generator_PWM_v2:inst|stare_numarator[6]  ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 15.321 ns  ; generator_PWM_v2:inst|stare_numarator[6]  ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 15.260 ns  ; generator_PWM_v2:inst|stare_numarator[7]  ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 15.257 ns  ; Logica_miscare:inst6|count_ture[6]        ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.250 ns  ; generator_PWM_v2:inst|stare_numarator[7]  ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 15.207 ns  ; generator_PWM_v2:inst|sute[0]             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 15.197 ns  ; generator_PWM_v2:inst|sute[0]             ; PWM_C               ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                           ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 17.696 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 17.455 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 17.401 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 17.370 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 17.160 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 17.129 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 16.684 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 16.443 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 15.883 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 15.642 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 15.608 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 15.555 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 15.367 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 15.314 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 15.296 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 15.261 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 15.049 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 15.021 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 15.020 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 14.970 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.723 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 14.695 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.569 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.466 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.445 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.852 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.749 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 13.728 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.143 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 13.087 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 13.014 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.842 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 12.796 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.788 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.740 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 12.715 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.667 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.514 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 12.460 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.387 ns       ; senzor_2 ; D_IN3_D2 ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 10.916 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; 10.916 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; -1.657 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -1.695 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -1.732 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -1.746 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -1.778 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -1.816 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -1.870 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -1.908 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -1.945 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -1.959 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -1.990 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -1.991 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -2.029 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -2.046 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -2.071 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -2.097 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -2.119 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -2.135 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -2.143 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -2.172 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -2.186 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -2.203 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -2.218 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -2.256 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -2.259 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -2.284 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -2.313 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -2.332 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -2.392 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -2.430 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -2.445 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -2.486 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -2.511 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -2.526 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -2.559 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -2.694 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -2.704 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -2.753 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -2.799 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -2.800 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -2.917 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -3.048 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -3.049 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -3.144 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -3.870 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A           ; None        ; -4.025 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A           ; None        ; -4.226 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A           ; None        ; -4.233 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -4.381 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -4.589 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 04 00:00:05 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[8]" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[8]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~1" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal0~0" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|factor_dc_driverA[8]~3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
Info: Clock "clk" has Internal fmax of 63.86 MHz between source register "START_STOP:inst15|inst" and destination register "generator_PWM_v2:inst|sute[0]" (period= 15.659 ns)
    Info: + Longest register to register delay is 2.130 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N1; Fanout = 9; REG Node = 'START_STOP:inst15|inst'
        Info: 2: + IC(0.452 ns) + CELL(0.202 ns) = 0.654 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 4; COMB Node = 'generator_PWM_v2:inst|stare_numarator[11]~0'
        Info: 3: + IC(0.621 ns) + CELL(0.855 ns) = 2.130 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 7; REG Node = 'generator_PWM_v2:inst|sute[0]'
        Info: Total cell delay = 1.057 ns ( 49.62 % )
        Info: Total interconnect delay = 1.073 ns ( 50.38 % )
    Info: - Smallest clock skew is -13.265 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.727 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(3.614 ns) + CELL(0.000 ns) = 6.208 ns; Loc. = CLKCTRL_G1; Fanout = 15; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 7.727 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 7; REG Node = 'generator_PWM_v2:inst|sute[0]'
            Info: Total cell delay = 2.736 ns ( 35.41 % )
            Info: Total interconnect delay = 4.991 ns ( 64.59 % )
        Info: - Longest clock path from clock "clk" to source register is 20.992 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.095 ns) + CELL(0.970 ns) = 5.659 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(0.690 ns) + CELL(0.970 ns) = 7.319 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(0.698 ns) + CELL(0.970 ns) = 8.987 ns; Loc. = LCFF_X12_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.424 ns) + CELL(0.970 ns) = 11.381 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(1.032 ns) + CELL(0.970 ns) = 13.383 ns; Loc. = LCFF_X21_Y7_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(0.409 ns) + CELL(0.970 ns) = 14.762 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(1.077 ns) + CELL(0.970 ns) = 16.809 ns; Loc. = LCFF_X25_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(0.394 ns) + CELL(0.970 ns) = 18.173 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 2; REG Node = 'debouncing:inst16|inst'
            Info: 11: + IC(0.467 ns) + CELL(0.647 ns) = 19.287 ns; Loc. = LCCOMB_X25_Y7_N10; Fanout = 1; COMB Node = 'debouncing:inst16|inst3'
            Info: 12: + IC(1.039 ns) + CELL(0.666 ns) = 20.992 ns; Loc. = LCFF_X25_Y10_N1; Fanout = 9; REG Node = 'START_STOP:inst15|inst'
            Info: Total cell delay = 11.143 ns ( 53.08 % )
            Info: Total interconnect delay = 9.849 ns ( 46.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_4" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverA[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.404 ns) + CELL(0.544 ns) = 0.948 ns; Loc. = LCCOMB_X25_Y10_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
            Info: 4: + IC(0.409 ns) + CELL(0.650 ns) = 2.608 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 1.400 ns ( 53.68 % )
            Info: Total interconnect delay = 1.208 ns ( 46.32 % )
        Info: - Smallest clock skew is 1.786 ns
            Info: + Shortest clock path from clock "senzor_4" to destination register is 5.925 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
                Info: 2: + IC(1.729 ns) + CELL(0.206 ns) = 2.880 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 4.367 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.352 ns) + CELL(0.206 ns) = 5.925 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
                Info: Total cell delay = 1.357 ns ( 22.90 % )
                Info: Total interconnect delay = 4.568 ns ( 77.10 % )
            Info: - Longest clock path from clock "senzor_4" to source register is 4.139 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
                Info: 2: + IC(1.741 ns) + CELL(0.577 ns) = 3.263 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.670 ns) + CELL(0.206 ns) = 4.139 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.728 ns ( 41.75 % )
                Info: Total interconnect delay = 2.411 ns ( 58.25 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.899 ns
Info: Clock "senzor_2" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverA[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.404 ns) + CELL(0.544 ns) = 0.948 ns; Loc. = LCCOMB_X25_Y10_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
            Info: 4: + IC(0.409 ns) + CELL(0.650 ns) = 2.608 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 1.400 ns ( 53.68 % )
            Info: Total interconnect delay = 1.208 ns ( 46.32 % )
        Info: - Smallest clock skew is 2.168 ns
            Info: + Shortest clock path from clock "senzor_2" to destination register is 6.152 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
                Info: 2: + IC(1.792 ns) + CELL(0.370 ns) = 3.107 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 4.594 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.352 ns) + CELL(0.206 ns) = 6.152 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
                Info: Total cell delay = 1.521 ns ( 24.72 % )
                Info: Total interconnect delay = 4.631 ns ( 75.28 % )
            Info: - Longest clock path from clock "senzor_2" to source register is 3.984 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
                Info: 2: + IC(1.793 ns) + CELL(0.370 ns) = 3.108 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.670 ns) + CELL(0.206 ns) = 3.984 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.521 ns ( 38.18 % )
                Info: Total interconnect delay = 2.463 ns ( 61.82 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.899 ns
Info: Clock "senzor_3" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverA[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.404 ns) + CELL(0.544 ns) = 0.948 ns; Loc. = LCCOMB_X25_Y10_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.395 ns) + CELL(0.206 ns) = 1.549 ns; Loc. = LCCOMB_X25_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
            Info: 4: + IC(0.409 ns) + CELL(0.650 ns) = 2.608 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 1.400 ns ( 53.68 % )
            Info: Total interconnect delay = 1.208 ns ( 46.32 % )
        Info: - Smallest clock skew is 2.589 ns
            Info: + Shortest clock path from clock "senzor_3" to destination register is 6.365 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
                Info: 2: + IC(1.751 ns) + CELL(0.624 ns) = 3.320 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 4.807 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.352 ns) + CELL(0.206 ns) = 6.365 ns; Loc. = LCCOMB_X25_Y10_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
                Info: Total cell delay = 1.775 ns ( 27.89 % )
                Info: Total interconnect delay = 4.590 ns ( 72.11 % )
            Info: - Longest clock path from clock "senzor_3" to source register is 3.776 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
                Info: 2: + IC(1.749 ns) + CELL(0.206 ns) = 2.900 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.670 ns) + CELL(0.206 ns) = 3.776 ns; Loc. = LCCOMB_X25_Y10_N22; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.357 ns ( 35.94 % )
                Info: Total interconnect delay = 2.419 ns ( 64.06 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.899 ns
Info: Clock "senzor_5" has Internal fmax of 206.78 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.836 ns)
    Info: + Longest register to register delay is 3.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X20_Y12_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.114 ns; Loc. = LCCOMB_X20_Y12_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.200 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.286 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.792 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.366 ns) = 2.530 ns; Loc. = LCCOMB_X20_Y12_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.391 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.957 ns ( 57.71 % )
        Info: Total interconnect delay = 1.434 ns ( 42.29 % )
    Info: - Smallest clock skew is -0.043 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.341 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.382 ns) + CELL(0.206 ns) = 2.523 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.107 ns) + CELL(0.000 ns) = 3.630 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.345 ns) + CELL(0.366 ns) = 5.341 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.507 ns ( 28.22 % )
            Info: Total interconnect delay = 3.834 ns ( 71.78 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.384 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.382 ns) + CELL(0.206 ns) = 2.523 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.107 ns) + CELL(0.000 ns) = 3.630 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.388 ns) + CELL(0.366 ns) = 5.384 ns; Loc. = LCCOMB_X20_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.507 ns ( 27.99 % )
            Info: Total interconnect delay = 3.877 ns ( 72.01 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Info: Clock "senzon_1" has Internal fmax of 206.78 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.836 ns)
    Info: + Longest register to register delay is 3.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X20_Y12_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.114 ns; Loc. = LCCOMB_X20_Y12_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.200 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.286 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.792 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.366 ns) = 2.530 ns; Loc. = LCCOMB_X20_Y12_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.391 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.957 ns ( 57.71 % )
        Info: Total interconnect delay = 1.434 ns ( 42.29 % )
    Info: - Smallest clock skew is -0.043 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.522 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.393 ns) + CELL(0.366 ns) = 2.704 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.107 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.345 ns) + CELL(0.366 ns) = 5.522 ns; Loc. = LCCOMB_X19_Y12_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.677 ns ( 30.37 % )
            Info: Total interconnect delay = 3.845 ns ( 69.63 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.565 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.393 ns) + CELL(0.366 ns) = 2.704 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.107 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.388 ns) + CELL(0.366 ns) = 5.565 ns; Loc. = LCCOMB_X20_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.677 ns ( 30.13 % )
            Info: Total interconnect delay = 3.888 ns ( 69.87 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" and destination pin or register "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10" for clock "clk" (Hold time is 1.302 ns)
    Info: + Largest clock skew is 2.348 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.703 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(3.614 ns) + CELL(0.000 ns) = 6.208 ns; Loc. = CLKCTRL_G1; Fanout = 15; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 7.703 ns; Loc. = LCFF_X13_Y8_N1; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10'
            Info: Total cell delay = 2.736 ns ( 35.52 % )
            Info: Total interconnect delay = 4.967 ns ( 64.48 % )
        Info: - Shortest clock path from clock "clk" to source register is 5.355 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(2.095 ns) + CELL(0.666 ns) = 5.355 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: Total cell delay = 2.736 ns ( 51.09 % )
            Info: Total interconnect delay = 2.619 ns ( 48.91 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.048 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 2: + IC(0.734 ns) + CELL(0.206 ns) = 0.940 ns; Loc. = LCCOMB_X13_Y8_N0; Fanout = 1; COMB Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.048 ns; Loc. = LCFF_X13_Y8_N1; Fanout = 3; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10'
        Info: Total cell delay = 0.314 ns ( 29.96 % )
        Info: Total interconnect delay = 0.734 ns ( 70.04 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "senzor_2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|dreapta" and destination pin or register "Logica_miscare:inst6|factor_dc_driverB[8]" for clock "senzor_2" (Hold time is 380 ps)
    Info: + Largest clock skew is 2.681 ns
        Info: + Longest clock path from clock "senzor_2" to destination register is 6.364 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.792 ns) + CELL(0.370 ns) = 3.107 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 4.594 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
            Info: 4: + IC(1.404 ns) + CELL(0.366 ns) = 6.364 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[8]'
            Info: Total cell delay = 1.681 ns ( 26.41 % )
            Info: Total interconnect delay = 4.683 ns ( 73.59 % )
        Info: - Shortest clock path from clock "senzor_2" to source register is 3.683 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.793 ns) + CELL(0.370 ns) = 3.108 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.683 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.521 ns ( 41.30 % )
            Info: Total interconnect delay = 2.162 ns ( 58.70 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.301 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.617 ns) + CELL(0.202 ns) = 0.819 ns; Loc. = LCCOMB_X25_Y10_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.718 ns) + CELL(0.206 ns) = 1.743 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[8]~2'
        Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 2.301 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[8]'
        Info: Total cell delay = 0.614 ns ( 26.68 % )
        Info: Total interconnect delay = 1.687 ns ( 73.32 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "senzor_3" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|dreapta" and destination pin or register "Logica_miscare:inst6|factor_dc_driverB[8]" for clock "senzor_3" (Hold time is 801 ps)
    Info: + Largest clock skew is 3.102 ns
        Info: + Longest clock path from clock "senzor_3" to destination register is 6.577 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(1.751 ns) + CELL(0.624 ns) = 3.320 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 4.807 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
            Info: 4: + IC(1.404 ns) + CELL(0.366 ns) = 6.577 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[8]'
            Info: Total cell delay = 1.935 ns ( 29.42 % )
            Info: Total interconnect delay = 4.642 ns ( 70.58 % )
        Info: - Shortest clock path from clock "senzor_3" to source register is 3.475 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(1.749 ns) + CELL(0.206 ns) = 2.900 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.475 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.357 ns ( 39.05 % )
            Info: Total interconnect delay = 2.118 ns ( 60.95 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.301 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.617 ns) + CELL(0.202 ns) = 0.819 ns; Loc. = LCCOMB_X25_Y10_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.718 ns) + CELL(0.206 ns) = 1.743 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[8]~2'
        Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 2.301 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[8]'
        Info: Total cell delay = 0.614 ns ( 26.68 % )
        Info: Total interconnect delay = 1.687 ns ( 73.32 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_3") is 6.184 ns
    Info: + Longest pin to register delay is 8.064 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
        Info: 2: + IC(6.495 ns) + CELL(0.624 ns) = 8.064 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.569 ns ( 19.46 % )
        Info: Total interconnect delay = 6.495 ns ( 80.54 % )
    Info: + Micro setup delay of destination is 1.595 ns
    Info: - Shortest clock path from clock "senzor_3" to destination register is 3.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
        Info: 2: + IC(1.749 ns) + CELL(0.206 ns) = 2.900 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.475 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.357 ns ( 39.05 % )
        Info: Total interconnect delay = 2.118 ns ( 60.95 % )
Info: tco from clock "clk" to destination pin "A_IN1_D1" through register "Selectie_proba:inst1|circuit[1]" is 33.962 ns
    Info: + Longest clock path from clock "clk" to source register is 21.401 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(2.095 ns) + CELL(0.970 ns) = 5.659 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.690 ns) + CELL(0.970 ns) = 7.319 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.698 ns) + CELL(0.970 ns) = 8.987 ns; Loc. = LCFF_X12_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.424 ns) + CELL(0.970 ns) = 11.381 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.032 ns) + CELL(0.970 ns) = 13.383 ns; Loc. = LCFF_X21_Y7_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.409 ns) + CELL(0.970 ns) = 14.762 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.077 ns) + CELL(0.970 ns) = 16.809 ns; Loc. = LCFF_X25_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.394 ns) + CELL(0.970 ns) = 18.173 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.435 ns) + CELL(0.206 ns) = 18.814 ns; Loc. = LCCOMB_X25_Y7_N20; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.061 ns) + CELL(0.000 ns) = 19.875 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.860 ns) + CELL(0.666 ns) = 21.401 ns; Loc. = LCFF_X21_Y12_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 10.702 ns ( 50.01 % )
        Info: Total interconnect delay = 10.699 ns ( 49.99 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 12.257 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.469 ns) + CELL(0.370 ns) = 0.839 ns; Loc. = LCCOMB_X21_Y12_N0; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(1.021 ns) + CELL(0.370 ns) = 2.230 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
        Info: 4: + IC(0.686 ns) + CELL(0.615 ns) = 3.531 ns; Loc. = LCCOMB_X21_Y12_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
        Info: 5: + IC(1.864 ns) + CELL(0.537 ns) = 5.932 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
        Info: 6: + IC(3.089 ns) + CELL(3.236 ns) = 12.257 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'A_IN1_D1'
        Info: Total cell delay = 5.128 ns ( 41.84 % )
        Info: Total interconnect delay = 7.129 ns ( 58.16 % )
Info: Longest tpd from source pin "senzon_1" to destination pin "A_IN1_D1" is 17.696 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
    Info: 2: + IC(6.135 ns) + CELL(0.589 ns) = 7.669 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
    Info: 3: + IC(0.686 ns) + CELL(0.615 ns) = 8.970 ns; Loc. = LCCOMB_X21_Y12_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
    Info: 4: + IC(1.864 ns) + CELL(0.537 ns) = 11.371 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
    Info: 5: + IC(3.089 ns) + CELL(3.236 ns) = 17.696 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'A_IN1_D1'
    Info: Total cell delay = 5.922 ns ( 33.47 % )
    Info: Total interconnect delay = 11.774 ns ( 66.53 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 10.916 ns
    Info: + Longest clock path from clock "clk" to destination register is 17.869 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(2.095 ns) + CELL(0.970 ns) = 5.659 ns; Loc. = LCFF_X12_Y8_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.690 ns) + CELL(0.970 ns) = 7.319 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.698 ns) + CELL(0.970 ns) = 8.987 ns; Loc. = LCFF_X12_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.424 ns) + CELL(0.970 ns) = 11.381 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.032 ns) + CELL(0.970 ns) = 13.383 ns; Loc. = LCFF_X21_Y7_N11; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.409 ns) + CELL(0.970 ns) = 14.762 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(1.077 ns) + CELL(0.970 ns) = 16.809 ns; Loc. = LCFF_X25_Y7_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.394 ns) + CELL(0.666 ns) = 17.869 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 53.31 % )
        Info: Total interconnect delay = 8.343 ns ( 46.69 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.259 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(6.010 ns) + CELL(0.206 ns) = 7.151 ns; Loc. = LCCOMB_X25_Y7_N6; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.259 ns; Loc. = LCFF_X25_Y7_N7; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 17.21 % )
        Info: Total interconnect delay = 6.010 ns ( 82.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Sat May 04 00:00:06 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


