#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 27 20:26:29 2017
# Process ID: 8808
# Current directory: D:/AdunareScadereVM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7504 D:\AdunareScadereVM\AdunareScadereVM.xpr
# Log file: D:/AdunareScadereVM/vivado.log
# Journal file: D:/AdunareScadereVM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AdunareScadereVM/AdunareScadereVM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 678.102 ; gain = 96.469
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav/xsim.dir/add_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 20:28:44 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 20:28:44 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 705.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sim_behav -key {Behavioral:sim_1:Functional:add_sim} -tclbatch {add_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source add_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 711.160 ; gain = 5.379
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 719.961 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'add_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
"xvhdl -m64 --relax -prj add_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Round_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Round_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shift_LR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_LR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/Inc_Dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inc_Dec
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/shiftUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/controlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/aluMantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluMantisa
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sources_1/new/addSubModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addSubModule
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AdunareScadereVM/AdunareScadereVM.srcs/sim_1/new/add_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AdunareScadereVM/AdunareScadereVM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b69dab129d714d529dcbb7f19266528c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot add_sim_behav xil_defaultlib.add_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inc_Dec [inc_dec_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_LR [shift_lr_default]
Compiling architecture behavioral of entity xil_defaultlib.Round_Unit [round_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftUnit [shiftunit_default]
Compiling architecture behavioral of entity xil_defaultlib.aluMantisa [alumantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.addSubModule [addsubmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sim
Built simulation snapshot add_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 20:42:39 2017...
