code1: 
1-cycle 2 issue superscalar processor is being implemented using tl-verilog along with vim enabled

limitations in code 1:
  1. no hazards
  2. only register type and immediate type alu operations instructions are taked care
  
  
Coming code2 will take care of above limitaitions and also it will be 5-cycle(or pipelined)
