############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "multiply_block/ii_loop"
set_directive_unroll "multiply_block/multiply_block_label5"
