(pcb E:\msx\svi_coleco_adapter\svi_coleco_adapter.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  260000 -126000  48000 -126000  48000 -32000  260000 -32000
            260000 -126000)
    )
    (via "Via[0-1]_800:400_um" "Via[0-1]_1400:700_um" "Via[0-1]_2000:1000_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector:SVI_50PIN
      (place J4 130937 -118364 front 270 (PN "SVI external bus connector"))
    )
    (component Connector:COLECO_30_PIN
      (place J3 79629 -47180.5 front 90 (PN "COLECO cartridge slot"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place U11 192532 -120968 front 180 (PN L79L05))
      (place T2 208534 -98234.5 front 90 (PN NPN_BCE_9014B))
      (place T1 192278 -98425 front 90 (PN NPN_BCE_9014B))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U10 55626 -63309.5 front 0 (PN 27C64))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U9 143256 -86296.5 front 90 (PN SN76489))
      (place U7 82931 -97726.5 front 90 (PN 74LS138))
      (place U6 107569 -97917 front 90 (PN 74LS138))
    )
    (component "Package_DIP:DIP-8_W7.62mm_LongPads"
      (place U8 148400 -99504.5 front 90 (PN LM741))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U5 116650 -80581.5 front 90 (PN 74LS00))
      (place U4 182372 -63373 front 90 (PN 74LS00))
      (place U3 92392.5 -80835.5 front 90 (PN 74LS32))
    )
    (component "Package_DIP:DIP-20_W7.62mm_LongPads"
      (place U2 219583 -42291 front 0 (PN 74LS244))
      (place U1 226060 -78105 front 0 (PN 74LS244))
    )
    (component Resistor_THT:R_Array_SIP8
      (place RN2 237300 -66357.5 front 90 (PN 22Kx7))
      (place RN1 239966 -96964.5 front 90 (PN 22Kx7))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R19 152464 -103060 front 0 (PN 2K2))
      (place R18 143383 -103568 front 90 (PN 2K2))
      (place R17 162370 -90805 front 0 (PN 10R))
      (place R16 108902 -102362 front 0 (PN 3K3))
      (place R15 152972 -51244.5 front 270 (PN 250))
      (place R14 190627 -83248.5 front 270 (PN 22R))
      (place R13 189865 -48768 front 0 (PN 560R))
      (place R12 207772 -83629.5 front 270 (PN 22R))
      (place R11 244983 -45466 front 90 (PN 1K8))
      (place R10 234823 -71691.5 front 0 (PN 270R))
      (place R9 142558 -50927 front 270 (PN 120))
      (place R8 222060 -71628 front 0 (PN 270R))
      (place R7 211264 -83820 front 270 (PN 10K))
      (place R6 245682 -109918 front 180 (PN 1K8))
      (place R5 203073 -67818 front 270 (PN 100K))
      (place R4 175133 -48641 front 0 (PN 100K))
      (place R3 194882 -83058 front 270 (PN 10K))
      (place R2 139256 -45212 front 270 (PN 1K8))
      (place R1 148463 -45466 front 270 (PN 1K8))
    )
    (component Inductor_THT:L_Axial_L7.0mm_D3.3mm_P10.16mm_Horizontal_Fastron_MICC
      (place L2 160782 -119380 front 0 (PN L))
      (place L1 160782 -114364 front 0 (PN L))
    )
    (component "Connector_Dsub:DSUB-9_Male_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (place J2 249555 -64008 front 90 (PN Conn_01x09))
      (place J1 249746 -97345.5 front 90 (PN Conn_01x09))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D4 107315 -66357.5 front 0 (PN 1N4001))
      (place D3 132652 -88328.5 front 270 (PN 1N4401))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D2 206756 -70612 front 270 (PN 1N4148))
      (place D1 187071 -51625.5 front 180 (PN 1N4148))
    )
    (component Capacitor_THT:CP_Radial_D12.5mm_P5.00mm
      (place C24 152400 -115189 front 270 (PN 100uf/16v))
      (place C20 132842 -106236 front 0 (PN 4.7uf/16v))
      (place C11 202502 -119380 front 90 (PN 100uf/16v))
    )
    (component Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P7.50mm
      (place C21 182245 -114364 front 270 (PN 2.2uf))
      (place C19 169672 -84772.5 front 90 (PN 100nf))
      (place C16 192024 -76644.5 front 0 (PN 10nF))
      (place C15 175768 -114744 front 270 (PN 2.2uf))
      (place C14 186055 -85090 front 270 (PN 100pF))
      (place C12 212471 -113284 front 270 (PN 100nF))
      (place C9 192468 -67881.5 front 0 (PN 1nF))
      (place C8 203200 -85725 front 270 (PN 100pF))
      (place C7 234315 -37084 front 0 (PN 100nf))
      (place C6 148654 -71564.5 front 90 (PN 10nf))
      (place C5 224980 -110426 front 0 (PN 100nf))
      (place C4 178562 -76454 front 0 (PN 10nF))
      (place C3 185293 -68199 front 180 (PN 1nF))
      (place C2 141478 -71564.5 front 90 (PN 10nf))
      (place C1 157162 -71501 front 90 (PN 100nf))
    )
  )
  (library
    (image Connector:SVI_50PIN
      (outline (path signal 120  -2500 -74866.5  -2500 13906.5))
      (outline (path signal 120  7300 -74866.5  -2500 -74866.5))
      (outline (path signal 120  7300 13906.5  7300 -74866.5))
      (outline (path signal 120  -2500 13906.5  7300 13906.5))
      (outline (path signal 50  6700 1800  -1800 1800))
      (outline (path signal 50  6700 -63000  6700 1800))
      (outline (path signal 50  -1800 -63000  6700 -63000))
      (outline (path signal 50  -1800 1800  -1800 -63000))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  6350 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  6350 1330  6350 -62700))
      (outline (path signal 120  -1330 -1270  -1330 -62700))
      (outline (path signal 120  -1330 -62500  6350 -62500))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -62700  -1270 0))
      (outline (path signal 100  6350 -62700  -1270 -62700))
      (outline (path signal 100  6330 1270  6330 -62600))
      (outline (path signal 100  0 1270  6330 1270))
      (pin Oval[A]Pad_7000x7000_um @1 2540 -69532.5)
      (pin Oval[A]Pad_7000x7000_um @2 2540 8572.5)
      (pin Oval[A]Pad_1800x1800_um 50 5080 -60960)
      (pin Oval[A]Pad_1800x1800_um 49 0 -60960)
      (pin Oval[A]Pad_1800x1800_um 48 5080 -58420)
      (pin Oval[A]Pad_1800x1800_um 47 0 -58420)
      (pin Oval[A]Pad_1800x1800_um 46 5080 -55880)
      (pin Oval[A]Pad_1800x1800_um 45 0 -55880)
      (pin Oval[A]Pad_1800x1800_um 44 5080 -53340)
      (pin Oval[A]Pad_1800x1800_um 43 0 -53340)
      (pin Oval[A]Pad_1800x1800_um 42 5080 -50800)
      (pin Oval[A]Pad_1800x1800_um 41 0 -50800)
      (pin Oval[A]Pad_1800x1800_um 40 5080 -48260)
      (pin Oval[A]Pad_1800x1800_um 39 0 -48260)
      (pin Oval[A]Pad_1800x1800_um 38 5080 -45720)
      (pin Oval[A]Pad_1800x1800_um 37 0 -45720)
      (pin Oval[A]Pad_1800x1800_um 36 5080 -43180)
      (pin Oval[A]Pad_1800x1800_um 35 0 -43180)
      (pin Oval[A]Pad_1800x1800_um 34 5080 -40640)
      (pin Oval[A]Pad_1800x1800_um 33 0 -40640)
      (pin Oval[A]Pad_1800x1800_um 32 5080 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1800x1800_um 30 5080 -35560)
      (pin Oval[A]Pad_1800x1800_um 29 0 -35560)
      (pin Oval[A]Pad_1800x1800_um 28 5080 -33020)
      (pin Oval[A]Pad_1800x1800_um 27 0 -33020)
      (pin Oval[A]Pad_1800x1800_um 26 5080 -30480)
      (pin Oval[A]Pad_1800x1800_um 25 0 -30480)
      (pin Oval[A]Pad_1800x1800_um 24 5080 -27940)
      (pin Oval[A]Pad_1800x1800_um 23 0 -27940)
      (pin Oval[A]Pad_1800x1800_um 22 5080 -25400)
      (pin Oval[A]Pad_1800x1800_um 21 0 -25400)
      (pin Oval[A]Pad_1800x1800_um 20 5080 -22860)
      (pin Oval[A]Pad_1800x1800_um 19 0 -22860)
      (pin Oval[A]Pad_1800x1800_um 18 5080 -20320)
      (pin Oval[A]Pad_1800x1800_um 17 0 -20320)
      (pin Oval[A]Pad_1800x1800_um 16 5080 -17780)
      (pin Oval[A]Pad_1800x1800_um 15 0 -17780)
      (pin Oval[A]Pad_1800x1800_um 14 5080 -15240)
      (pin Oval[A]Pad_1800x1800_um 13 0 -15240)
      (pin Oval[A]Pad_1800x1800_um 12 5080 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1800x1800_um 10 5080 -10160)
      (pin Oval[A]Pad_1800x1800_um 9 0 -10160)
      (pin Oval[A]Pad_1800x1800_um 8 5080 -7620)
      (pin Oval[A]Pad_1800x1800_um 7 0 -7620)
      (pin Oval[A]Pad_1800x1800_um 6 5080 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1800x1800_um 4 5080 -2540)
      (pin Oval[A]Pad_1800x1800_um 3 0 -2540)
      (pin Oval[A]Pad_1800x1800_um 2 5080 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Connector:COLECO_30_PIN
      (outline (path signal 120  -3385.82 -49466.5  -3385.82 13906.5))
      (outline (path signal 120  6593.84 -49466.5  -3385.82 -49466.5))
      (outline (path signal 120  6593.84 13906.5  6593.84 -49466.5))
      (outline (path signal 120  -3385.82 13906.5  6593.84 13906.5))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -37350  4350 1800))
      (outline (path signal 50  -1800 -37350  4350 -37350))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  -1330 -36890  3870 -36890))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -36830  -1270 0))
      (outline (path signal 100  3810 -36830  -1270 -36830))
      (outline (path signal 100  3810 1270  3810 -36830))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_7000x7000_um @1 1526 -44132.5)
      (pin Oval[A]Pad_7000x7000_um @2 1780 8572.5)
      (pin Oval[A]Pad_1800x1800_um 29 3560 -35560)
      (pin Oval[A]Pad_1800x1800_um 30 0 -35560)
      (pin Oval[A]Pad_1800x1800_um 27 3560 -33020)
      (pin Oval[A]Pad_1800x1800_um 28 0 -33020)
      (pin Oval[A]Pad_1800x1800_um 25 3560 -30480)
      (pin Oval[A]Pad_1800x1800_um 26 0 -30480)
      (pin Oval[A]Pad_1800x1800_um 23 3560 -27940)
      (pin Oval[A]Pad_1800x1800_um 24 0 -27940)
      (pin Oval[A]Pad_1800x1800_um 21 3560 -25400)
      (pin Oval[A]Pad_1800x1800_um 22 0 -25400)
      (pin Oval[A]Pad_1800x1800_um 19 3560 -22860)
      (pin Oval[A]Pad_1800x1800_um 20 0 -22860)
      (pin Oval[A]Pad_1800x1800_um 17 3560 -20320)
      (pin Oval[A]Pad_1800x1800_um 18 0 -20320)
      (pin Oval[A]Pad_1800x1800_um 15 3560 -17780)
      (pin Oval[A]Pad_1800x1800_um 16 0 -17780)
      (pin Oval[A]Pad_1800x1800_um 13 3560 -15240)
      (pin Oval[A]Pad_1800x1800_um 14 0 -15240)
      (pin Oval[A]Pad_1800x1800_um 11 3560 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 0 -12700)
      (pin Oval[A]Pad_1800x1800_um 9 3560 -10160)
      (pin Oval[A]Pad_1800x1800_um 10 0 -10160)
      (pin Oval[A]Pad_1800x1800_um 7 3560 -7620)
      (pin Oval[A]Pad_1800x1800_um 8 0 -7620)
      (pin Oval[A]Pad_1800x1800_um 5 3560 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 0 -5080)
      (pin Oval[A]Pad_1800x1800_um 3 3560 -2540)
      (pin Oval[A]Pad_1800x1800_um 4 0 -2540)
      (pin Oval[A]Pad_1800x1800_um 1 3560 0)
      (pin Rect[A]Pad_1800x1800_um 2 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -19300  9100 1550))
      (outline (path signal 50  -1450 -19300  9100 -19300))
      (outline (path signal 50  -1450 1550  -1450 -19300))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -9150  9100 1550))
      (outline (path signal 50  -1450 -9150  9100 -9150))
      (outline (path signal 50  -1450 1550  -1450 -9150))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -8950  6060 1330))
      (outline (path signal 120  1560 -8950  6060 -8950))
      (outline (path signal 120  1560 1330  1560 -8950))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 8 7620 0)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -24400  9100 1550))
      (outline (path signal 50  -1450 -24400  9100 -24400))
      (outline (path signal 50  -1450 1550  -1450 -24400))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP8
      (outline (path signal 50  19500 1650  -1700 1650))
      (outline (path signal 50  19500 -1650  19500 1650))
      (outline (path signal 50  -1700 -1650  19500 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  19220 1400  -1440 1400))
      (outline (path signal 120  19220 -1400  19220 1400))
      (outline (path signal 120  -1440 -1400  19220 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  19070 1250  -1290 1250))
      (outline (path signal 100  19070 -1250  19070 1250))
      (outline (path signal 100  -1290 -1250  19070 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Inductor_THT:L_Axial_L7.0mm_D3.3mm_P10.16mm_Horizontal_Fastron_MICC
      (outline (path signal 50  11210 1900  -1050 1900))
      (outline (path signal 50  11210 -1900  11210 1900))
      (outline (path signal 50  -1050 -1900  11210 -1900))
      (outline (path signal 50  -1050 1900  -1050 -1900))
      (outline (path signal 120  9120 0  8700 0))
      (outline (path signal 120  1040 0  1460 0))
      (outline (path signal 120  8700 1770  1460 1770))
      (outline (path signal 120  8700 -1770  8700 1770))
      (outline (path signal 120  1460 -1770  8700 -1770))
      (outline (path signal 120  1460 1770  1460 -1770))
      (outline (path signal 100  10160 0  8580 0))
      (outline (path signal 100  0 0  1580 0))
      (outline (path signal 100  8580 1650  1580 1650))
      (outline (path signal 100  8580 -1650  8580 1650))
      (outline (path signal 100  1580 -1650  8580 -1650))
      (outline (path signal 100  1580 1650  1580 -1650))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Connector_Dsub:DSUB-9_Male_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (outline (path signal 50  21500 2350  -10400 2350))
      (outline (path signal 50  21500 -17450  21500 2350))
      (outline (path signal 50  -10400 -17450  21500 -17450))
      (outline (path signal 50  -10400 2350  -10400 -17450))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  21025 1860  21025 -10480))
      (outline (path signal 120  -9945 1860  21025 1860))
      (outline (path signal 120  -9945 -10480  -9945 1860))
      (outline (path signal 100  19640 -10540  19640 -1420))
      (outline (path signal 100  16440 -10540  16440 -1420))
      (outline (path signal 100  -5360 -10540  -5360 -1420))
      (outline (path signal 100  -8560 -10540  -8560 -1420))
      (outline (path signal 100  20540 -10940  15540 -10940))
      (outline (path signal 100  20540 -15940  20540 -10940))
      (outline (path signal 100  15540 -15940  20540 -15940))
      (outline (path signal 100  15540 -10940  15540 -15940))
      (outline (path signal 100  -4460 -10940  -9460 -10940))
      (outline (path signal 100  -4460 -15940  -4460 -10940))
      (outline (path signal 100  -9460 -15940  -4460 -15940))
      (outline (path signal 100  -9460 -10940  -9460 -15940))
      (outline (path signal 100  13690 -10940  -2610 -10940))
      (outline (path signal 100  13690 -16940  13690 -10940))
      (outline (path signal 100  -2610 -16940  13690 -16940))
      (outline (path signal 100  -2610 -10940  -2610 -16940))
      (outline (path signal 100  20965 -10540  -9885 -10540))
      (outline (path signal 100  20965 -10940  20965 -10540))
      (outline (path signal 100  -9885 -10940  20965 -10940))
      (outline (path signal 100  -9885 -10540  -9885 -10940))
      (outline (path signal 100  20965 1800  -9885 1800))
      (outline (path signal 100  20965 -10540  20965 1800))
      (outline (path signal 100  -9885 -10540  20965 -10540))
      (outline (path signal 100  -9885 1800  -9885 -10540))
      (pin Round[A]Pad_4000_um 0 18040 -1420)
      (pin Round[A]Pad_4000_um 0@1 -6960 -1420)
      (pin Round[A]Pad_1600_um 9 9695 -2840)
      (pin Round[A]Pad_1600_um 8 6925 -2840)
      (pin Round[A]Pad_1600_um 7 4155 -2840)
      (pin Round[A]Pad_1600_um 6 1385 -2840)
      (pin Round[A]Pad_1600_um 5 11080 0)
      (pin Round[A]Pad_1600_um 4 8310 0)
      (pin Round[A]Pad_1600_um 3 5540 0)
      (pin Round[A]Pad_1600_um 2 2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  10160 0  7680 0))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  2480 1350  2480 -1350))
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D12.5mm_P5.00mm
      (outline (path signal 120  -3692.08 4200  -3692.08 2950))
      (outline (path signal 120  -4317.08 3575  -3067.08 3575))
      (outline (path signal 120  8861 317  8861 -317))
      (outline (path signal 120  8821 757  8821 -757))
      (outline (path signal 120  8781 1028  8781 -1028))
      (outline (path signal 120  8741 1241  8741 -1241))
      (outline (path signal 120  8701 1422  8701 -1422))
      (outline (path signal 120  8661 1583  8661 -1583))
      (outline (path signal 120  8621 1728  8621 -1728))
      (outline (path signal 120  8581 1861  8581 -1861))
      (outline (path signal 120  8541 1984  8541 -1984))
      (outline (path signal 120  8501 2100  8501 -2100))
      (outline (path signal 120  8461 2209  8461 -2209))
      (outline (path signal 120  8421 2312  8421 -2312))
      (outline (path signal 120  8381 2410  8381 -2410))
      (outline (path signal 120  8341 2504  8341 -2504))
      (outline (path signal 120  8301 2594  8301 -2594))
      (outline (path signal 120  8261 2681  8261 -2681))
      (outline (path signal 120  8221 2764  8221 -2764))
      (outline (path signal 120  8181 2844  8181 -2844))
      (outline (path signal 120  8141 2921  8141 -2921))
      (outline (path signal 120  8101 2996  8101 -2996))
      (outline (path signal 120  8061 3069  8061 -3069))
      (outline (path signal 120  8021 3140  8021 -3140))
      (outline (path signal 120  7981 3208  7981 -3208))
      (outline (path signal 120  7941 3275  7941 -3275))
      (outline (path signal 120  7901 3339  7901 -3339))
      (outline (path signal 120  7861 3402  7861 -3402))
      (outline (path signal 120  7821 3464  7821 -3464))
      (outline (path signal 120  7781 3524  7781 -3524))
      (outline (path signal 120  7741 3583  7741 -3583))
      (outline (path signal 120  7701 3640  7701 -3640))
      (outline (path signal 120  7661 3696  7661 -3696))
      (outline (path signal 120  7621 3750  7621 -3750))
      (outline (path signal 120  7581 3804  7581 -3804))
      (outline (path signal 120  7541 3856  7541 -3856))
      (outline (path signal 120  7501 3907  7501 -3907))
      (outline (path signal 120  7461 3957  7461 -3957))
      (outline (path signal 120  7421 4007  7421 -4007))
      (outline (path signal 120  7381 4055  7381 -4055))
      (outline (path signal 120  7341 4102  7341 -4102))
      (outline (path signal 120  7301 4148  7301 -4148))
      (outline (path signal 120  7261 4194  7261 -4194))
      (outline (path signal 120  7221 4238  7221 -4238))
      (outline (path signal 120  7181 4282  7181 -4282))
      (outline (path signal 120  7141 4325  7141 -4325))
      (outline (path signal 120  7101 4367  7101 -4367))
      (outline (path signal 120  7061 4408  7061 -4408))
      (outline (path signal 120  7021 4449  7021 -4449))
      (outline (path signal 120  6981 4489  6981 -4489))
      (outline (path signal 120  6941 4528  6941 -4528))
      (outline (path signal 120  6901 4567  6901 -4567))
      (outline (path signal 120  6861 4605  6861 -4605))
      (outline (path signal 120  6821 4642  6821 -4642))
      (outline (path signal 120  6781 4678  6781 -4678))
      (outline (path signal 120  6741 4714  6741 -4714))
      (outline (path signal 120  6701 4750  6701 -4750))
      (outline (path signal 120  6661 4785  6661 -4785))
      (outline (path signal 120  6621 4819  6621 -4819))
      (outline (path signal 120  6581 4852  6581 -4852))
      (outline (path signal 120  6541 4885  6541 -4885))
      (outline (path signal 120  6501 4918  6501 -4918))
      (outline (path signal 120  6461 4950  6461 -4950))
      (outline (path signal 120  6421 -1440  6421 -4982))
      (outline (path signal 120  6421 4982  6421 1440))
      (outline (path signal 120  6381 -1440  6381 -5012))
      (outline (path signal 120  6381 5012  6381 1440))
      (outline (path signal 120  6341 -1440  6341 -5043))
      (outline (path signal 120  6341 5043  6341 1440))
      (outline (path signal 120  6301 -1440  6301 -5073))
      (outline (path signal 120  6301 5073  6301 1440))
      (outline (path signal 120  6261 -1440  6261 -5102))
      (outline (path signal 120  6261 5102  6261 1440))
      (outline (path signal 120  6221 -1440  6221 -5131))
      (outline (path signal 120  6221 5131  6221 1440))
      (outline (path signal 120  6181 -1440  6181 -5160))
      (outline (path signal 120  6181 5160  6181 1440))
      (outline (path signal 120  6141 -1440  6141 -5188))
      (outline (path signal 120  6141 5188  6141 1440))
      (outline (path signal 120  6101 -1440  6101 -5216))
      (outline (path signal 120  6101 5216  6101 1440))
      (outline (path signal 120  6061 -1440  6061 -5243))
      (outline (path signal 120  6061 5243  6061 1440))
      (outline (path signal 120  6021 -1440  6021 -5270))
      (outline (path signal 120  6021 5270  6021 1440))
      (outline (path signal 120  5981 -1440  5981 -5296))
      (outline (path signal 120  5981 5296  5981 1440))
      (outline (path signal 120  5941 -1440  5941 -5322))
      (outline (path signal 120  5941 5322  5941 1440))
      (outline (path signal 120  5901 -1440  5901 -5347))
      (outline (path signal 120  5901 5347  5901 1440))
      (outline (path signal 120  5861 -1440  5861 -5372))
      (outline (path signal 120  5861 5372  5861 1440))
      (outline (path signal 120  5821 -1440  5821 -5397))
      (outline (path signal 120  5821 5397  5821 1440))
      (outline (path signal 120  5781 -1440  5781 -5421))
      (outline (path signal 120  5781 5421  5781 1440))
      (outline (path signal 120  5741 -1440  5741 -5445))
      (outline (path signal 120  5741 5445  5741 1440))
      (outline (path signal 120  5701 -1440  5701 -5468))
      (outline (path signal 120  5701 5468  5701 1440))
      (outline (path signal 120  5661 -1440  5661 -5491))
      (outline (path signal 120  5661 5491  5661 1440))
      (outline (path signal 120  5621 -1440  5621 -5514))
      (outline (path signal 120  5621 5514  5621 1440))
      (outline (path signal 120  5581 -1440  5581 -5536))
      (outline (path signal 120  5581 5536  5581 1440))
      (outline (path signal 120  5541 -1440  5541 -5558))
      (outline (path signal 120  5541 5558  5541 1440))
      (outline (path signal 120  5501 -1440  5501 -5580))
      (outline (path signal 120  5501 5580  5501 1440))
      (outline (path signal 120  5461 -1440  5461 -5601))
      (outline (path signal 120  5461 5601  5461 1440))
      (outline (path signal 120  5421 -1440  5421 -5622))
      (outline (path signal 120  5421 5622  5421 1440))
      (outline (path signal 120  5381 -1440  5381 -5642))
      (outline (path signal 120  5381 5642  5381 1440))
      (outline (path signal 120  5341 -1440  5341 -5662))
      (outline (path signal 120  5341 5662  5341 1440))
      (outline (path signal 120  5301 -1440  5301 -5682))
      (outline (path signal 120  5301 5682  5301 1440))
      (outline (path signal 120  5261 -1440  5261 -5702))
      (outline (path signal 120  5261 5702  5261 1440))
      (outline (path signal 120  5221 -1440  5221 -5721))
      (outline (path signal 120  5221 5721  5221 1440))
      (outline (path signal 120  5181 -1440  5181 -5739))
      (outline (path signal 120  5181 5739  5181 1440))
      (outline (path signal 120  5141 -1440  5141 -5758))
      (outline (path signal 120  5141 5758  5141 1440))
      (outline (path signal 120  5101 -1440  5101 -5776))
      (outline (path signal 120  5101 5776  5101 1440))
      (outline (path signal 120  5061 -1440  5061 -5793))
      (outline (path signal 120  5061 5793  5061 1440))
      (outline (path signal 120  5021 -1440  5021 -5811))
      (outline (path signal 120  5021 5811  5021 1440))
      (outline (path signal 120  4981 -1440  4981 -5828))
      (outline (path signal 120  4981 5828  4981 1440))
      (outline (path signal 120  4941 -1440  4941 -5845))
      (outline (path signal 120  4941 5845  4941 1440))
      (outline (path signal 120  4901 -1440  4901 -5861))
      (outline (path signal 120  4901 5861  4901 1440))
      (outline (path signal 120  4861 -1440  4861 -5877))
      (outline (path signal 120  4861 5877  4861 1440))
      (outline (path signal 120  4821 -1440  4821 -5893))
      (outline (path signal 120  4821 5893  4821 1440))
      (outline (path signal 120  4781 -1440  4781 -5908))
      (outline (path signal 120  4781 5908  4781 1440))
      (outline (path signal 120  4741 -1440  4741 -5924))
      (outline (path signal 120  4741 5924  4741 1440))
      (outline (path signal 120  4701 -1440  4701 -5939))
      (outline (path signal 120  4701 5939  4701 1440))
      (outline (path signal 120  4661 -1440  4661 -5953))
      (outline (path signal 120  4661 5953  4661 1440))
      (outline (path signal 120  4621 -1440  4621 -5967))
      (outline (path signal 120  4621 5967  4621 1440))
      (outline (path signal 120  4581 -1440  4581 -5981))
      (outline (path signal 120  4581 5981  4581 1440))
      (outline (path signal 120  4541 -1440  4541 -5995))
      (outline (path signal 120  4541 5995  4541 1440))
      (outline (path signal 120  4501 -1440  4501 -6008))
      (outline (path signal 120  4501 6008  4501 1440))
      (outline (path signal 120  4461 -1440  4461 -6021))
      (outline (path signal 120  4461 6021  4461 1440))
      (outline (path signal 120  4421 -1440  4421 -6034))
      (outline (path signal 120  4421 6034  4421 1440))
      (outline (path signal 120  4381 -1440  4381 -6047))
      (outline (path signal 120  4381 6047  4381 1440))
      (outline (path signal 120  4341 -1440  4341 -6059))
      (outline (path signal 120  4341 6059  4341 1440))
      (outline (path signal 120  4301 -1440  4301 -6071))
      (outline (path signal 120  4301 6071  4301 1440))
      (outline (path signal 120  4261 -1440  4261 -6083))
      (outline (path signal 120  4261 6083  4261 1440))
      (outline (path signal 120  4221 -1440  4221 -6094))
      (outline (path signal 120  4221 6094  4221 1440))
      (outline (path signal 120  4181 -1440  4181 -6105))
      (outline (path signal 120  4181 6105  4181 1440))
      (outline (path signal 120  4141 -1440  4141 -6116))
      (outline (path signal 120  4141 6116  4141 1440))
      (outline (path signal 120  4101 -1440  4101 -6126))
      (outline (path signal 120  4101 6126  4101 1440))
      (outline (path signal 120  4061 -1440  4061 -6137))
      (outline (path signal 120  4061 6137  4061 1440))
      (outline (path signal 120  4021 -1440  4021 -6146))
      (outline (path signal 120  4021 6146  4021 1440))
      (outline (path signal 120  3981 -1440  3981 -6156))
      (outline (path signal 120  3981 6156  3981 1440))
      (outline (path signal 120  3941 -1440  3941 -6166))
      (outline (path signal 120  3941 6166  3941 1440))
      (outline (path signal 120  3901 -1440  3901 -6175))
      (outline (path signal 120  3901 6175  3901 1440))
      (outline (path signal 120  3861 -1440  3861 -6184))
      (outline (path signal 120  3861 6184  3861 1440))
      (outline (path signal 120  3821 -1440  3821 -6192))
      (outline (path signal 120  3821 6192  3821 1440))
      (outline (path signal 120  3781 -1440  3781 -6201))
      (outline (path signal 120  3781 6201  3781 1440))
      (outline (path signal 120  3741 -1440  3741 -6209))
      (outline (path signal 120  3741 6209  3741 1440))
      (outline (path signal 120  3701 -1440  3701 -6216))
      (outline (path signal 120  3701 6216  3701 1440))
      (outline (path signal 120  3661 -1440  3661 -6224))
      (outline (path signal 120  3661 6224  3661 1440))
      (outline (path signal 120  3621 -1440  3621 -6231))
      (outline (path signal 120  3621 6231  3621 1440))
      (outline (path signal 120  3581 -1440  3581 -6238))
      (outline (path signal 120  3581 6238  3581 1440))
      (outline (path signal 120  3541 6245  3541 -6245))
      (outline (path signal 120  3501 6252  3501 -6252))
      (outline (path signal 120  3461 6258  3461 -6258))
      (outline (path signal 120  3421 6264  3421 -6264))
      (outline (path signal 120  3381 6269  3381 -6269))
      (outline (path signal 120  3341 6275  3341 -6275))
      (outline (path signal 120  3301 6280  3301 -6280))
      (outline (path signal 120  3261 6285  3261 -6285))
      (outline (path signal 120  3221 6290  3221 -6290))
      (outline (path signal 120  3180 6294  3180 -6294))
      (outline (path signal 120  3140 6298  3140 -6298))
      (outline (path signal 120  3100 6302  3100 -6302))
      (outline (path signal 120  3060 6306  3060 -6306))
      (outline (path signal 120  3020 6309  3020 -6309))
      (outline (path signal 120  2980 6312  2980 -6312))
      (outline (path signal 120  2940 6315  2940 -6315))
      (outline (path signal 120  2900 6318  2900 -6318))
      (outline (path signal 120  2860 6320  2860 -6320))
      (outline (path signal 120  2820 6322  2820 -6322))
      (outline (path signal 120  2780 6324  2780 -6324))
      (outline (path signal 120  2740 6326  2740 -6326))
      (outline (path signal 120  2700 6327  2700 -6327))
      (outline (path signal 120  2660 6328  2660 -6328))
      (outline (path signal 120  2620 6329  2620 -6329))
      (outline (path signal 120  2580 6330  2580 -6330))
      (outline (path signal 120  2540 6330  2540 -6330))
      (outline (path signal 120  2500 6330  2500 -6330))
      (outline (path signal 100  -2241.49 3362.5  -2241.49 2112.5))
      (outline (path signal 100  -2866.49 2737.5  -1616.49 2737.5))
      (outline (path signal 50  9000 0  8919.97 -1016.82  8681.87 -2008.61  8291.54 -2950.94
            7758.61 -3820.6  7096.19 -4596.19  6320.6 -5258.61  5450.94 -5791.54
            4508.61 -6181.87  3516.82 -6419.97  2500 -6500  1483.18 -6419.97
            491.39 -6181.87  -450.938 -5791.54  -1320.6 -5258.61  -2096.19 -4596.19
            -2758.61 -3820.6  -3291.54 -2950.94  -3681.87 -2008.61  -3919.97 -1016.82
            -4000 0  -3919.97 1016.82  -3681.87 2008.61  -3291.54 2950.94
            -2758.61 3820.6  -2096.19 4596.19  -1320.6 5258.61  -450.938 5791.54
            491.39 6181.87  1483.18 6419.97  2500 6500  3516.82 6419.97
            4508.61 6181.87  5450.94 5791.54  6320.6 5258.61  7096.19 4596.19
            7758.61 3820.6  8291.54 2950.94  8681.87 2008.61  8919.97 1016.82
            9000 0))
      (outline (path signal 120  8870 0  8791.58 -996.488  8558.23 -1968.44  8175.71 -2891.92
            7653.44 -3744.19  7004.27 -4504.27  6244.19 -5153.44  5391.92 -5675.71
            4468.44 -6058.23  3496.49 -6291.57  2500 -6370  1503.51 -6291.57
            531.562 -6058.23  -391.919 -5675.71  -1244.19 -5153.44  -2004.27 -4504.27
            -2653.44 -3744.19  -3175.71 -2891.92  -3558.23 -1968.44  -3791.57 -996.488
            -3870 0  -3791.57 996.488  -3558.23 1968.44  -3175.71 2891.92
            -2653.44 3744.19  -2004.27 4504.27  -1244.19 5153.44  -391.919 5675.71
            531.562 6058.23  1503.51 6291.57  2500 6370  3496.49 6291.57
            4468.44 6058.23  5391.92 5675.71  6244.19 5153.44  7004.27 4504.27
            7653.44 3744.19  8175.71 2891.92  8558.23 1968.44  8791.58 996.488
            8870 0))
      (outline (path signal 100  8750 0  8669.06 -1002.57  8428.35 -1979.17  8034.1 -2904.52
            7496.52 -3754.64  6829.53 -4507.52  6050.4 -5143.65  5179.33 -5646.56
            4238.86 -6003.24  3253.35 -6204.43  2248.34 -6244.93  1249.84 -6123.69
            283.719 -5843.85  -625 -5412.66  -1452.78 -4841.28  -2178.19 -4144.52
            -2782.44 -3340.41  -3249.87 -2449.79  -3568.39 -1495.72  -3729.73 -502.916
            -3729.73 502.916  -3568.39 1495.72  -3249.87 2449.79  -2782.44 3340.41
            -2178.19 4144.52  -1452.78 4841.28  -625 5412.66  283.719 5843.85
            1249.84 6123.69  2248.34 6244.93  3253.35 6204.43  4238.86 6003.24
            5179.33 5646.56  6050.4 5143.65  6829.53 4507.52  7496.52 3754.64
            8034.1 2904.52  8428.35 1979.17  8669.06 1002.57  8750 0))
      (pin Round[A]Pad_2400_um 2 5000 0)
      (pin Rect[A]Pad_2400x2400_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D7.5mm_W5.0mm_P7.50mm
      (outline (path signal 50  8750 2750  -1250 2750))
      (outline (path signal 50  8750 -2750  8750 2750))
      (outline (path signal 50  -1250 -2750  8750 -2750))
      (outline (path signal 50  -1250 2750  -1250 -2750))
      (outline (path signal 120  7620 -1256  7620 -2620))
      (outline (path signal 120  7620 2620  7620 1256))
      (outline (path signal 120  -120 -1256  -120 -2620))
      (outline (path signal 120  -120 2620  -120 1256))
      (outline (path signal 120  -120 -2620  7620 -2620))
      (outline (path signal 120  -120 2620  7620 2620))
      (outline (path signal 100  7500 2500  0 2500))
      (outline (path signal 100  7500 -2500  7500 2500))
      (outline (path signal 100  0 -2500  7500 -2500))
      (outline (path signal 100  0 2500  0 -2500))
      (pin Round[A]Pad_2000_um 2 7500 0)
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2400_um
      (shape (circle F.Cu 2400))
      (shape (circle B.Cu 2400))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_7000x7000_um
      (shape (path F.Cu 7000  0 0  0 0))
      (shape (path B.Cu 7000  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x2400_um
      (shape (rect F.Cu -1200 -1200 1200 1200))
      (shape (rect B.Cu -1200 -1200 1200 1200))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_1400:700_um"
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1000_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J4-50 J4-49 J4-44 J4-5 J3-29 J3-13 U11-1 U10-14 U9-8 U7-8 U7-5 U6-8 U6-5
        U5-7 U4-7 U4-10 U4-9 U3-7 U3-13 U3-12 U3-10 U2-10 U1-10 T2-3 T1-3 R19-2 R13-2
        R10-2 D4-2 D3-2 C24-2 C21-2 C19-2 C15-2 C12-2 C11-1 C7-1 C6-2 C5-1 C2-2 C1-2)
    )
    (net "Net-(C1-Pad1)"
      (pins U11-3 R2-1 R1-1 C12-1 C11-2 C1-1)
    )
    (net COL_JOY5
      (pins R15-1 R1-2 J2-5 J1-5 C2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins U4-2 U1-11 RN1-8 C3-1)
    )
    (net "Net-(C4-Pad2)"
      (pins R4-2 D1-2 C4-2)
    )
    (net "Net-(C14-Pad1)"
      (pins U4-3 U1-17 R14-1 C14-1 C4-1)
    )
    (net "Net-(C5-Pad2)"
      (pins U4-1 R6-2 C5-2)
    )
    (net "Net-(C6-Pad1)"
      (pins R9-2 C6-1)
    )
    (net "Net-(C7-Pad2)"
      (pins U4-5 R11-2 C7-2)
    )
    (net "Net-(C8-Pad2)"
      (pins T2-1 R12-2 C8-2)
    )
    (net "Net-(C16-Pad1)"
      (pins U4-6 U2-17 R12-1 C16-1 C8-1)
    )
    (net "Net-(C9-Pad1)"
      (pins U4-4 U2-11 RN2-8 C9-1)
    )
    (net "Net-(C14-Pad2)"
      (pins T1-1 R14-2 C14-2)
    )
    (net "Net-(C16-Pad2)"
      (pins R5-2 D2-2 C16-2)
    )
    (net "Net-(C19-Pad1)"
      (pins R17-2 C19-1)
    )
    (net "Net-(C20-Pad2)"
      (pins U8-6 R18-2 C20-2)
    )
    (net CSOUND
      (pins J4-41 C20-1)
    )
    (net 5V
      (pins J4-1 J3-30 L2-1 L1-1 C24-1)
    )
    (net "Net-(D1-Pad1)"
      (pins U4-12 R13-1 D2-1 D1-1)
    )
    (net _WAIT
      (pins J4-6 U9-4 D3-1)
    )
    (net _CNTRL2
      (pins J4-2 U3-8 D4-1)
    )
    (net "Net-(J1-Pad9)"
      (pins R6-1 J1-9)
    )
    (net COL_JOY8
      (pins U5-11 U5-10 R9-1 R2-2 J2-8 J1-8)
    )
    (net "Net-(J1-Pad7)"
      (pins U1-13 RN1-5 J1-7)
    )
    (net "Net-(J1-Pad6)"
      (pins U1-15 RN1-3 J1-6)
    )
    (net "Net-(J1-Pad4)"
      (pins U1-4 RN1-7 J1-4)
    )
    (net "Net-(J1-Pad3)"
      (pins U1-8 RN1-6 J1-3)
    )
    (net "Net-(J1-Pad2)"
      (pins U1-6 RN1-4 J1-2)
    )
    (net "Net-(J1-Pad1)"
      (pins U1-2 RN1-2 J1-1)
    )
    (net "Net-(J2-Pad9)"
      (pins R11-1 J2-9)
    )
    (net "Net-(J2-Pad7)"
      (pins U2-13 RN2-5 J2-7)
    )
    (net "Net-(J2-Pad6)"
      (pins U2-15 RN2-3 J2-6)
    )
    (net "Net-(J2-Pad4)"
      (pins U2-4 RN2-7 J2-4)
    )
    (net "Net-(J2-Pad3)"
      (pins U2-8 RN2-6 J2-3)
    )
    (net "Net-(J2-Pad2)"
      (pins U2-6 RN2-4 J2-2)
    )
    (net "Net-(J2-Pad1)"
      (pins U2-2 RN2-2 J2-1)
    )
    (net A8
      (pins J4-16 J3-28 U10-25)
    )
    (net CS_E000
      (pins J3-27 U6-12)
    )
    (net A9
      (pins J4-15 J3-26 U10-24)
    )
    (net A7
      (pins J4-17 J3-25 U10-3 U7-6)
    )
    (net A12
      (pins J4-12 J3-24 U10-2)
    )
    (net A6
      (pins J4-18 J3-23 U10-4 U7-3)
    )
    (net CS_A000
      (pins J3-22 U6-14)
    )
    (net A5
      (pins J4-19 J3-21 U10-5 U7-2)
    )
    (net A14
      (pins J4-10 J3-20 U6-2)
    )
    (net A13
      (pins J4-11 J3-19 U6-1)
    )
    (net CS_8000
      (pins J3-18 U6-15)
    )
    (net A4
      (pins J4-20 J3-17 U10-6)
    )
    (net A10
      (pins J4-14 J3-16 U10-21)
    )
    (net A3
      (pins J4-21 J3-15 U10-7)
    )
    (net A11
      (pins J4-13 J3-14 U10-23)
    )
    (net D7
      (pins J4-40 J3-12 U10-19 U9-10 U2-3 U1-3)
    )
    (net A2
      (pins J4-22 J3-11 U10-8)
    )
    (net D6
      (pins J4-39 J3-10 U10-18 U9-11 U2-5 U1-5)
    )
    (net A1
      (pins J4-23 J3-9 U10-9 U5-2 U3-1)
    )
    (net D5
      (pins J4-38 J3-8 U10-17 U9-12 U2-7 U1-7)
    )
    (net A0
      (pins J4-24 J3-7 U10-10)
    )
    (net D4
      (pins J4-37 J3-6 U10-16 U9-13 U2-9 U1-9)
    )
    (net D0
      (pins J4-33 J3-5 U10-11 U9-3 U2-18 U1-18)
    )
    (net D3
      (pins J4-36 J3-4 U10-15 U9-15 U2-12 U1-12)
    )
    (net D1
      (pins J4-34 J3-3 U10-12 U9-2 U2-16 U1-16)
    )
    (net CS_C000
      (pins J3-2 U6-13)
    )
    (net D2
      (pins J4-35 J3-1 U10-13 U9-1 U2-14 U1-14)
    )
    (net _RAMDIS
      (pins J4-43 U10-22 U10-20 U6-11)
    )
    (net _INT
      (pins J4-42 U4-11)
    )
    (net _IORQ
      (pins J4-31 U7-4)
    )
    (net _MREQ
      (pins J4-30 U6-4)
    )
    (net _WR
      (pins J4-29 U7-1)
    )
    (net _EXCSW
      (pins J4-28 U7-13 U5-5)
    )
    (net _EXCSR
      (pins J4-26 U7-12 U5-4)
    )
    (net A15
      (pins J4-9 U6-3)
    )
    (net CLK
      (pins J4-8 U9-14)
    )
    (net MINUS12V
      (pins J4-4 U11-2 U8-4)
    )
    (net 12V
      (pins J4-3 U8-7)
    )
    (net "Net-(R3-Pad2)"
      (pins T1-2 R3-2)
    )
    (net "Net-(R7-Pad2)"
      (pins T2-2 R7-2)
    )
    (net "Net-(R10-Pad1)"
      (pins RN2-1 RN1-1 R10-1 R8-2)
    )
    (net "Net-(R15-Pad2)"
      (pins U5-12 U5-8 R15-2)
    )
    (net "Net-(R16-Pad2)"
      (pins U6-6 R16-2)
    )
    (net "Net-(R17-Pad1)"
      (pins U9-7 U8-3 R17-1)
    )
    (net "Net-(R18-Pad1)"
      (pins U8-2 R19-1 R18-1)
    )
    (net J1_ENABLE
      (pins U3-3 U1-19 U1-1)
    )
    (net J2_ENABLE
      (pins U3-6 U2-19 U2-1)
    )
    (net "Net-(U3-Pad5)"
      (pins U5-3 U3-5)
    )
    (net SKEN
      (pins U7-7 U3-4 U3-2)
    )
    (net "Net-(U3-Pad9)"
      (pins U5-6 U3-9)
    )
    (net "Net-(U5-Pad13)"
      (pins U7-15 U5-13)
    )
    (net "Net-(U5-Pad9)"
      (pins U7-11 U5-9)
    )
    (net "Net-(U7-Pad9)"
      (pins U9-6 U9-5 U7-9)
    )
    (net +5V
      (pins U10-28 U9-16 U7-16 U6-16 U5-14 U5-1 U4-14 U4-13 U3-14 U2-20 U1-20 R16-1
        R8-1 R7-1 R5-1 R4-1 R3-1 L2-2 L1-2 C21-1 C15-1 C9-2 C3-2)
    )
    (class kicad_default "" A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5 A6 A7
      A8 A9 CLK COL_JOY5 COL_JOY8 CSOUND CS_8000 CS_A000 CS_C000 CS_E000 D0
      D1 D2 D3 D4 D5 D6 D7 J1_ENABLE J2_ENABLE "Net-(C1-Pad1)" "Net-(C14-Pad1)"
      "Net-(C14-Pad2)" "Net-(C16-Pad1)" "Net-(C16-Pad2)" "Net-(C19-Pad1)"
      "Net-(C20-Pad2)" "Net-(C3-Pad1)" "Net-(C4-Pad2)" "Net-(C5-Pad2)" "Net-(C6-Pad1)"
      "Net-(C7-Pad2)" "Net-(C8-Pad2)" "Net-(C9-Pad1)" "Net-(D1-Pad1)" "Net-(J1-Pad1)"
      "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad6)" "Net-(J1-Pad7)"
      "Net-(J1-Pad9)" "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad4)"
      "Net-(J2-Pad6)" "Net-(J2-Pad7)" "Net-(J2-Pad9)" "Net-(R10-Pad1)" "Net-(R15-Pad2)"
      "Net-(R16-Pad2)" "Net-(R17-Pad1)" "Net-(R18-Pad1)" "Net-(R3-Pad2)" "Net-(R7-Pad2)"
      "Net-(U10-Pad1)" "Net-(U10-Pad26)" "Net-(U10-Pad27)" "Net-(U3-Pad11)"
      "Net-(U3-Pad5)" "Net-(U3-Pad9)" "Net-(U4-Pad8)" "Net-(U5-Pad13)" "Net-(U5-Pad9)"
      "Net-(U6-Pad10)" "Net-(U6-Pad7)" "Net-(U6-Pad9)" "Net-(U7-Pad10)" "Net-(U7-Pad14)"
      "Net-(U7-Pad9)" "Net-(U8-Pad1)" "Net-(U8-Pad5)" "Net-(U8-Pad8)" "Net-(U9-Pad9)"
      SKEN _BK21 _BK22 _BK31 _BK32 _CNTRL2 _EXCSR _EXCSW _INT _IORQ _M1 _MREQ
      _RAMDIS _RD _RFSH _RST _WAIT _WR
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class APower 12V MINUS12V
      (circuit
        (use_via Via[0-1]_1400:700_um)
      )
      (rule
        (width 1000)
        (clearance 300.1)
      )
    )
    (class Power +5V 5V GND
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 2000)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
