# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd" \
"../../../../dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../../dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
