

================================================================
== Vivado HLS Report for 'xDBL'
================================================================
* Date:           Mon Dec 14 19:30:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.285|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  589|  589|  589|  589|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%P_X_V_addr = getelementptr [2 x i448]* %P_X_V, i64 0, i64 0" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 20 'getelementptr' 'P_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%P_X_V_addr_1 = getelementptr [2 x i448]* %P_X_V, i64 0, i64 1" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 21 'getelementptr' 'P_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%P_Z_V_addr = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 0" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 22 'getelementptr' 'P_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%P_Z_V_addr_1 = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 23 'getelementptr' 'P_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 24 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 25 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 26 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 27 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 28 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 29 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 30 [2/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 30 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 31 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 32 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 33 [2/2] (3.44ns)   --->   "%sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 33 'sub' 'sub_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [2/2] (3.44ns)   --->   "%add_ln209 = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:21]   --->   Operation 34 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:21]   --->   Operation 35 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 36 [1/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 36 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 37 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (3.44ns)   --->   "%sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 38 'sub' 'sub_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 39 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/2] (3.44ns)   --->   "%add_ln209 = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:21]   --->   Operation 40 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:21]   --->   Operation 41 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 42 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 43 [1/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20]   --->   Operation 43 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:20]   --->   Operation 44 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22]   --->   Operation 45 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [2/2] (3.44ns)   --->   "%t1_V_1 = add i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:23]   --->   Operation 46 'add' 't1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 47 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [2/2] (3.44ns)   --->   "%add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 48 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%t3_V_1 = shl i448 %add_ln209, 1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:23]   --->   Operation 49 'shl' 't3_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.19ns)   --->   "%temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 50 'call' 'temp_V_3' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 51 [2/2] (3.44ns)   --->   "%t1_V = add i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:22]   --->   Operation 51 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22]   --->   Operation 52 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [2/2] (3.44ns)   --->   "%add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22]   --->   Operation 53 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%t3_V = shl i448 %add_ln214, 1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:22]   --->   Operation 54 'shl' 't3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (2.19ns)   --->   "%temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 55 'call' 'temp_V_1' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/2] (3.44ns)   --->   "%t1_V_1 = add i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:23]   --->   Operation 56 'add' 't1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/2] (3.44ns)   --->   "%add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 57 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/2] (2.19ns)   --->   "%temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 58 'call' 'temp_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 59 [1/2] (3.44ns)   --->   "%temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 59 'call' 'temp_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.28>
ST_6 : Operation 60 [1/2] (3.44ns)   --->   "%t1_V = add i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:22]   --->   Operation 60 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (3.44ns)   --->   "%add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22]   --->   Operation 61 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/2] (2.19ns)   --->   "%temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 62 'call' 'temp_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [1/2] (3.44ns)   --->   "%temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 63 'call' 'temp_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i835 %temp_V_1 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 64 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (3.84ns)   --->   "%call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 65 'call' 'call_ret2' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 66 [1/2] (3.44ns)   --->   "%temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 66 'call' 'temp_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i835 %temp_V_2 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 67 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.84ns)   --->   "%call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 68 'call' 'call_ret3' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i835 %temp_V_3 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 69 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.84ns)   --->   "%call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 70 'call' 'call_ret4' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%C24_V_addr_1 = getelementptr [2 x i448]* %C24_V, i64 0, i64 1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 71 'getelementptr' 'C24_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (2.32ns)   --->   "%C24_V_load_1 = load i448* %C24_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 72 'load' 'C24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%C24_V_addr = getelementptr [2 x i448]* %C24_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:8]   --->   Operation 73 'getelementptr' 'C24_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (3.44ns)   --->   "%temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 74 'call' 'temp_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i835 %temp_V to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 75 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (3.84ns)   --->   "%call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 76 'call' 'call_ret1' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 77 [1/2] (3.44ns)   --->   "%call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22]   --->   Operation 77 'call' 'call_ret2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 78 [1/2] (3.44ns)   --->   "%call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 78 'call' 'call_ret3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/2] (3.44ns)   --->   "%call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 79 'call' 'call_ret4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 80 [2/2] (2.32ns)   --->   "%C24_V_load = load i448* %C24_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 80 'load' 'C24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_7 : Operation 81 [1/2] (2.32ns)   --->   "%C24_V_load_1 = load i448* %C24_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 81 'load' 'C24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_7 : Operation 82 [2/2] (2.19ns)   --->   "%tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:24]   --->   Operation 82 'call' 'tt2_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 83 [2/2] (3.44ns)   --->   "%sub_ln214_7 = sub i448 %call_ret4, %call_ret2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:26]   --->   Operation 83 'sub' 'sub_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 84 [1/2] (3.44ns)   --->   "%call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22]   --->   Operation 84 'call' 'call_ret1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 85 [1/2] (2.32ns)   --->   "%C24_V_load = load i448* %C24_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 85 'load' 'C24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_8 : Operation 86 [2/2] (3.44ns)   --->   "%t1_V_2 = add i448 %C24_V_load, %C24_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 86 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [2/2] (3.44ns)   --->   "%t2_V = add i448 %call_ret1, %call_ret2" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:24]   --->   Operation 87 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [2/2] (2.19ns)   --->   "%tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:24]   --->   Operation 88 'call' 'tt1_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 89 [1/2] (3.44ns)   --->   "%tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:24]   --->   Operation 89 'call' 'tt2_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 90 [2/2] (3.44ns)   --->   "%sub_ln214_6 = sub i448 %call_ret3, %call_ret1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:26]   --->   Operation 90 'sub' 'sub_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/2] (3.44ns)   --->   "%sub_ln214_7 = sub i448 %call_ret4, %call_ret2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:26]   --->   Operation 91 'sub' 'sub_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [2/2] (3.44ns)   --->   "%add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:26]   --->   Operation 92 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%A24plus_V_addr_1 = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 93 'getelementptr' 'A24plus_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (2.32ns)   --->   "%A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 94 'load' 'A24plus_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%A24plus_V_addr = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:8]   --->   Operation 95 'getelementptr' 'A24plus_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/2] (3.44ns)   --->   "%t1_V_2 = add i448 %C24_V_load, %C24_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24]   --->   Operation 96 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/2] (3.44ns)   --->   "%t2_V = add i448 %call_ret1, %call_ret2" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:24]   --->   Operation 97 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/2] (3.44ns)   --->   "%tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:24]   --->   Operation 98 'call' 'tt1_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i835 %tt1_V to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:24]   --->   Operation 99 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i835 %tt2_V to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:24]   --->   Operation 100 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [2/2] (3.44ns)   --->   "%tt3_V = sub i836 %zext_ln178, %zext_ln179" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:24]   --->   Operation 101 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/2] (3.44ns)   --->   "%sub_ln214_6 = sub i448 %call_ret3, %call_ret1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:26]   --->   Operation 102 'sub' 'sub_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [2/2] (3.44ns)   --->   "%add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:26]   --->   Operation 103 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/2] (3.44ns)   --->   "%add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:26]   --->   Operation 104 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [2/2] (2.32ns)   --->   "%A24plus_V_load = load i448* %A24plus_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 105 'load' 'A24plus_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_9 : Operation 106 [1/2] (2.32ns)   --->   "%A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 106 'load' 'A24plus_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_9 : Operation 107 [2/2] (2.19ns)   --->   "%tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:27]   --->   Operation 107 'call' 'tt2_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.76>
ST_10 : Operation 108 [1/2] (3.44ns)   --->   "%tt3_V = sub i836 %zext_ln178, %zext_ln179" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:24]   --->   Operation 108 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/2] (3.44ns)   --->   "%add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:26]   --->   Operation 109 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/2] (2.32ns)   --->   "%A24plus_V_load = load i448* %A24plus_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 110 'load' 'A24plus_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_10 : Operation 111 [2/2] (3.44ns)   --->   "%t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 111 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [2/2] (2.19ns)   --->   "%tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:27]   --->   Operation 112 'call' 'tt1_V_4' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 113 [1/2] (3.44ns)   --->   "%tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:27]   --->   Operation 113 'call' 'tt2_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.88>
ST_11 : Operation 114 [1/2] (3.44ns)   --->   "%t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27]   --->   Operation 114 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/2] (3.44ns)   --->   "%tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:27]   --->   Operation 115 'call' 'tt1_V_4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i835 %tt1_V_4 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:27]   --->   Operation 116 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i835 %tt2_V_2 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:27]   --->   Operation 117 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [2/2] (3.44ns)   --->   "%tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:27]   --->   Operation 118 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 119 [2/2] (2.19ns)   --->   "%empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:24]   --->   Operation 119 'call' 'empty' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i836 %tt3_V to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 120 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (3.84ns)   --->   "%call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 121 'call' 'call_ret5' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 122 [2/2] (3.84ns)   --->   "%call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:24]   --->   Operation 122 'call' 'call_ret6' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 123 [1/2] (3.44ns)   --->   "%tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:27]   --->   Operation 123 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln183_2 = sext i836 %tt3_V_2 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:27]   --->   Operation 124 'sext' 'sext_ln183_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [2/2] (3.84ns)   --->   "%call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:27]   --->   Operation 125 'call' 'call_ret9' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.64>
ST_13 : Operation 126 [1/2] (3.44ns)   --->   "%empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:24]   --->   Operation 126 'call' 'empty' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 127 [1/2] (3.44ns)   --->   "%call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 127 'call' 'call_ret5' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 128 [1/2] (3.44ns)   --->   "%call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:24]   --->   Operation 128 'call' 'call_ret6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [2/2] (3.44ns)   --->   "%t1_V_3 = add i448 %call_ret3, %call_ret4" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 129 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [2/2] (2.19ns)   --->   "%tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 130 'call' 'tt1_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 131 [2/2] (2.19ns)   --->   "%tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 131 'call' 'tt2_V_1' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 132 [1/2] (3.44ns)   --->   "%call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:27]   --->   Operation 132 'call' 'call_ret9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%Q_Z_V_addr = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:24]   --->   Operation 133 'getelementptr' 'Q_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%Q_Z_V_addr_1 = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 134 'getelementptr' 'Q_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.32ns)   --->   "store i448 %call_ret5, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 136 [1/1] (2.32ns)   --->   "store i448 %call_ret6, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:24]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_14 : Operation 137 [1/2] (3.44ns)   --->   "%t1_V_3 = add i448 %call_ret3, %call_ret4" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 137 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [2/2] (3.44ns)   --->   "%t2_V_1 = add i448 %call_ret6, %call_ret5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25]   --->   Operation 138 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/2] (3.44ns)   --->   "%tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 139 'call' 'tt1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i835 %tt1_V_2 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 140 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/2] (3.44ns)   --->   "%tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 141 'call' 'tt2_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i835 %tt2_V_1 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 142 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [2/2] (3.44ns)   --->   "%tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25]   --->   Operation 143 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [2/2] (3.44ns)   --->   "%t2_V_2 = add i448 %add_ln214_4, %add_ln214_5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:27]   --->   Operation 144 'add' 't2_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (3.44ns)   --->   "%add_ln209_10 = add i448 %call_ret6, %call_ret9" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:28]   --->   Operation 145 'add' 'add_ln209_10' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [2/2] (3.44ns)   --->   "%add_ln209_11 = add i448 %call_ret5, %call_ret9" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:28]   --->   Operation 146 'add' 'add_ln209_11' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 147 [1/2] (3.44ns)   --->   "%t2_V_1 = add i448 %call_ret6, %call_ret5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25]   --->   Operation 147 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [2/2] (2.19ns)   --->   "%empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:25]   --->   Operation 148 'call' 'empty_7' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 149 [1/2] (3.44ns)   --->   "%tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25]   --->   Operation 149 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i836 %tt3_V_1 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 150 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [2/2] (3.84ns)   --->   "%call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 151 'call' 'call_ret7' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 152 [2/2] (3.84ns)   --->   "%call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 152 'call' 'call_ret8' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 153 [1/2] (3.44ns)   --->   "%t2_V_2 = add i448 %add_ln214_4, %add_ln214_5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:27]   --->   Operation 153 'add' 't2_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [2/2] (2.19ns)   --->   "%empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:27]   --->   Operation 154 'call' 'empty_8' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 155 [1/2] (3.44ns)   --->   "%add_ln209_10 = add i448 %call_ret6, %call_ret9" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:28]   --->   Operation 155 'add' 'add_ln209_10' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/2] (3.44ns)   --->   "%add_ln209_11 = add i448 %call_ret5, %call_ret9" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:28]   --->   Operation 156 'add' 'add_ln209_11' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.76>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%Q_X_V_addr = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:25]   --->   Operation 157 'getelementptr' 'Q_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%Q_X_V_addr_1 = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 158 'getelementptr' 'Q_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/2] (3.44ns)   --->   "%empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:25]   --->   Operation 159 'call' 'empty_7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 160 [1/2] (3.44ns)   --->   "%call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 160 'call' 'call_ret7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 161 [1/1] (2.32ns)   --->   "store i448 %call_ret7, i448* %Q_X_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 162 [1/2] (3.44ns)   --->   "%call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 162 'call' 'call_ret8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 163 [1/1] (2.32ns)   --->   "store i448 %call_ret8, i448* %Q_X_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 163 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 164 [1/2] (3.44ns)   --->   "%empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:27]   --->   Operation 164 'call' 'empty_8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 165 [1/1] (2.32ns)   --->   "store i448 %add_ln209_10, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:28]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 166 [1/1] (2.32ns)   --->   "store i448 %add_ln209_11, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:28]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 167 [2/2] (3.44ns)   --->   "%t1_V_5 = add i448 %add_ln209_10, %add_ln209_11" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:29]   --->   Operation 167 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [2/2] (2.19ns)   --->   "%tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:29]   --->   Operation 168 'call' 'tt1_V_6' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 169 [2/2] (2.19ns)   --->   "%tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:29]   --->   Operation 169 'call' 'tt2_V_3' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.88>
ST_17 : Operation 170 [1/2] (3.44ns)   --->   "%t1_V_5 = add i448 %add_ln209_10, %add_ln209_11" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:29]   --->   Operation 170 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/2] (3.44ns)   --->   "%tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:29]   --->   Operation 171 'call' 'tt1_V_6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln178_3 = zext i835 %tt1_V_6 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:29]   --->   Operation 172 'zext' 'zext_ln178_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/2] (3.44ns)   --->   "%tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:29]   --->   Operation 173 'call' 'tt2_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i835 %tt2_V_3 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:29]   --->   Operation 174 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [2/2] (3.44ns)   --->   "%tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:29]   --->   Operation 175 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 176 [2/2] (2.19ns)   --->   "%empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:29]   --->   Operation 176 'call' 'empty_9' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 177 [1/2] (3.44ns)   --->   "%tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:29]   --->   Operation 177 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln183_3 = sext i836 %tt3_V_3 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29]   --->   Operation 178 'sext' 'sext_ln183_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [2/2] (3.84ns)   --->   "%call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29]   --->   Operation 179 'call' 'call_ret10' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 180 [2/2] (3.84ns)   --->   "%call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:29]   --->   Operation 180 'call' 'call_ret' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.76>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_X_V), !map !336"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_Z_V), !map !342"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_X_V), !map !346"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_Z_V), !map !350"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %A24plus_V), !map !354"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %C24_V), !map !359"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @xDBL_str) nounwind"   --->   Operation 187 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [12 x i8]* @p_str10, [1 x i8]* @p_str9) nounwind" [sikehls/ec_isogeny.cpp:13]   --->   Operation 188 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [7 x i8]* @p_str11, [1 x i8]* @p_str9) nounwind" [sikehls/ec_isogeny.cpp:14]   --->   Operation 189 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str9, [4 x i8]* @p_str12, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [sikehls/ec_isogeny.cpp:15]   --->   Operation 190 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str9, [6 x i8]* @p_str13, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [sikehls/ec_isogeny.cpp:16]   --->   Operation 191 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/2] (3.44ns)   --->   "%empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:29]   --->   Operation 192 'call' 'empty_9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 193 [1/2] (3.44ns)   --->   "%call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29]   --->   Operation 193 'call' 'call_ret10' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 194 [1/1] (2.32ns)   --->   "store i448 %call_ret10, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_19 : Operation 195 [1/2] (3.44ns)   --->   "%call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:29]   --->   Operation 195 'call' 'call_ret' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 196 [1/1] (2.32ns)   --->   "store i448 %call_ret, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:29]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "ret void" [sikehls/ec_isogeny.cpp:30]   --->   Operation 197 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('P_X_V_addr', sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20) [7]  (0 ns)
	'load' operation ('P_X_V_load', sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20) on array 'P_X_V' [28]  (2.32 ns)

 <State 2>: 5.76ns
The critical path consists of the following:
	'load' operation ('P_X_V_load', sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20) on array 'P_X_V' [28]  (2.32 ns)
	'sub' operation ('sub_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20) [30]  (3.44 ns)

 <State 3>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20) [30]  (3.44 ns)
	'add' operation ('add_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20) [31]  (3.44 ns)

 <State 4>: 6.88ns
The critical path consists of the following:
	'add' operation ('add_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:20) [31]  (3.44 ns)
	'sub' operation ('sub_ln214_2', sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22) [39]  (3.44 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln214_2', sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22) [39]  (3.44 ns)
	'add' operation ('add_ln214_2', sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22) [40]  (3.44 ns)

 <State 6>: 7.29ns
The critical path consists of the following:
	'call' operation ('temp_V_1', sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22) to 'mp_mul' [45]  (3.44 ns)
	'call' operation ('call_ret2', sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22) to 'rdc_mont' [47]  (3.84 ns)

 <State 7>: 7.29ns
The critical path consists of the following:
	'call' operation ('temp_V', sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22) to 'mp_mul' [42]  (3.44 ns)
	'call' operation ('call_ret1', sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22) to 'rdc_mont' [44]  (3.84 ns)

 <State 8>: 6.88ns
The critical path consists of the following:
	'call' operation ('call_ret1', sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22) to 'rdc_mont' [44]  (3.44 ns)
	'add' operation ('t2.V', sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:24) [62]  (3.44 ns)

 <State 9>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt1_V', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:24) to 'mp_mul' [63]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:24) [68]  (3.44 ns)

 <State 10>: 5.76ns
The critical path consists of the following:
	'load' operation ('A24plus_V_load', sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27) on array 'A24plus_V' [91]  (2.32 ns)
	'add' operation ('t1.V', sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27) [94]  (3.44 ns)

 <State 11>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt1_V_4', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:27) to 'mp_mul' [96]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:27) [101]  (3.44 ns)

 <State 12>: 7.29ns
The critical path consists of the following:
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:27) [101]  (3.44 ns)
	'call' operation ('call_ret9', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:27) to 'rdc_mont' [103]  (3.84 ns)

 <State 13>: 5.64ns
The critical path consists of the following:
	'call' operation ('call_ret5', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24) to 'rdc_mont' [70]  (3.44 ns)
	'call' operation ('tt2_V_1', sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25) to 'mp_mul' [78]  (2.2 ns)

 <State 14>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt1_V_2', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25) to 'mp_mul' [76]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25) [81]  (3.44 ns)

 <State 15>: 7.29ns
The critical path consists of the following:
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25) [81]  (3.44 ns)
	'call' operation ('call_ret7', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25) to 'rdc_mont' [83]  (3.84 ns)

 <State 16>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret7', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25) to 'rdc_mont' [83]  (3.44 ns)
	'store' operation ('store_ln183', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25) of variable 'call_ret7', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25 on array 'Q_X_V' [84]  (2.32 ns)

 <State 17>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt1_V_6', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:29) to 'mp_mul' [109]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:29) [114]  (3.44 ns)

 <State 18>: 7.29ns
The critical path consists of the following:
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:29) [114]  (3.44 ns)
	'call' operation ('call_ret10', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29) to 'rdc_mont' [116]  (3.84 ns)

 <State 19>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret10', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29) to 'rdc_mont' [116]  (3.44 ns)
	'store' operation ('store_ln183', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29) of variable 'call_ret10', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29 on array 'Q_Z_V' [117]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
