
*** Running vivado
    with args -log BoardMap.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BoardMap.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/dslog/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source BoardMap.tcl -notrace
Command: synth_design -top BoardMap -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10984 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:50]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:50]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:52]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:52]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:52]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 376.668 ; gain = 109.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BoardMap' [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/BoardMap.v:23]
INFO: [Synth 8-638] synthesizing module 'Display' [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-256] done synthesizing module 'Display' (1#1) [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUBase' [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/ALUBase.v:23]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [E:/Vivado/Assignment1/RippleCarryAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [E:/Vivado/Assignment1/full_adder.v:2]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (2#1) [E:/Vivado/Assignment1/full_adder.v:2]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (3#1) [E:/Vivado/Assignment1/RippleCarryAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUBase' (4#1) [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/ALUBase.v:23]
INFO: [Synth 8-256] done synthesizing module 'BoardMap' (5#1) [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/BoardMap.v:23]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[14]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[13]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[12]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[11]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[10]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[9]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[8]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[7]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[6]
WARNING: [Synth 8-3331] design BoardMap has unconnected port BTN[4]
WARNING: [Synth 8-3331] design BoardMap has unconnected port BTN[3]
WARNING: [Synth 8-3331] design BoardMap has unconnected port BTN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 407.055 ; gain = 140.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 407.055 ; gain = 140.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado/Assignment1/Basys3.xdc]
Finished Parsing XDC File [E:/Vivado/Assignment1/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado/Assignment1/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BoardMap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BoardMap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 750.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 750.457 ; gain = 483.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 750.457 ; gain = 483.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 750.457 ; gain = 483.551
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cntr_reg was removed.  [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/ALUBase.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/ALUBase.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'sel_reg' [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/ALUBase.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 750.457 ; gain = 483.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BoardMap 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module RippleCarryAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ALUBase 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element disp/cntr_reg was removed.  [E:/Vivado/Assignment1/Assignment1.srcs/sources_1/new/Display.v:35]
WARNING: [Synth 8-3917] design BoardMap has port SSEG_AN[3] driven by constant 1
WARNING: [Synth 8-3917] design BoardMap has port SSEG_AN[2] driven by constant 1
WARNING: [Synth 8-3331] design BoardMap has unconnected port BTN[4]
WARNING: [Synth 8-3331] design BoardMap has unconnected port BTN[3]
WARNING: [Synth 8-3331] design BoardMap has unconnected port BTN[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 750.457 ; gain = 483.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 750.457 ; gain = 483.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 761.344 ; gain = 494.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:03 . Memory (MB): peak = 763.824 ; gain = 496.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 763.824 ; gain = 496.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 763.824 ; gain = 496.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 763.824 ; gain = 496.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 763.824 ; gain = 496.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 763.824 ; gain = 496.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 763.824 ; gain = 496.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |    11|
|5     |LUT3   |    10|
|6     |LUT4   |     7|
|7     |LUT5   |     8|
|8     |LUT6   |    15|
|9     |FDRE   |    53|
|10    |LD     |    13|
|11    |IBUF   |    10|
|12    |OBUF   |    24|
|13    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   163|
|2     |  ALU    |ALUBase |    48|
|3     |  disp   |Display |    35|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 763.824 ; gain = 496.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 763.824 ; gain = 153.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:05 . Memory (MB): peak = 763.824 ; gain = 496.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 763.824 ; gain = 509.164
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/Assignment1/Assignment1.runs/synth_1/BoardMap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BoardMap_utilization_synth.rpt -pb BoardMap_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 763.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 18 09:20:10 2019...
