
Starting:    Z:\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch\bin64\mbin\synplify.exe
Install:     Z:\releases\production\Synopsys\Synplify\pc\synplify_L201609M-G5W_patch
Hostname:    W764-DESHPANDEN
Date:        Tue Jun 27 15:49:09 2017
Version:     L-2016.09M-G5

Arguments:   -product synplify_pro RISCV_TOP_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server denzil 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
Unrecognized Speed Grade "-1" specified for Package "FBGA896" in RISCV_TOP_syn:synthesis
TCL script complete: "RISCV_TOP_syn.tcl"
New HDL Analyst: enabled
log file: "D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.srr"
Running: synthesis in foreground

Running RISCV_TOP_syn|synthesis

Running: compile (Compile) on RISCV_TOP_syn|synthesis
# Tue Jun 27 15:49:26 2017

Running: compile_flow (Compile Process) on RISCV_TOP_syn|synthesis
# Tue Jun 27 15:49:26 2017

Running: compiler (Compile Input) on RISCV_TOP_syn|synthesis
# Tue Jun 27 15:49:26 2017
Copied D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\synwork\RISCV_TOP_comp.srs to D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.srs

compiler completed
# Tue Jun 27 15:49:52 2017

Return Code: 0
Run Time:00h:00m:26s

Running: multi_srs_gen (Multi-srs Generator) on RISCV_TOP_syn|synthesis
# Tue Jun 27 15:49:52 2017

multi_srs_gen completed
# Tue Jun 27 15:49:59 2017

Return Code: 0
Run Time:00h:00m:07s
Copied D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\synwork\RISCV_TOP_mult.srs to D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.srs
Complete: Compile Process on RISCV_TOP_syn|synthesis

Running: premap (Pre-mapping) on RISCV_TOP_syn|synthesis
# Tue Jun 27 15:49:59 2017

premap completed with warnings
# Tue Jun 27 15:50:17 2017

Return Code: 1
Run Time:00h:00m:18s
Complete: Compile on RISCV_TOP_syn|synthesis

Running: map (Map) on RISCV_TOP_syn|synthesis
# Tue Jun 27 15:50:17 2017

Running: fpga_mapper (Map & Optimize) on RISCV_TOP_syn|synthesis
# Tue Jun 27 15:50:17 2017
Copied D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\synwork\RISCV_TOP_m.srm to D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.srm

fpga_mapper completed with warnings
# Tue Jun 27 15:51:57 2017

Return Code: 1
Run Time:00h:01m:40s
Complete: Map on RISCV_TOP_syn|synthesis
Complete: Logic Synthesis on RISCV_TOP_syn|synthesis
exit status=0
License checkin: synplifypro_actel
