# Reading pref.tcl
# do sumadorRestador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador1Bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:30 on Sep 12,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador1Bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sumadorRestador1Bit
# -- Compiling architecture operacion of sumadorRestador1Bit
# End time: 17:45:30 on Sep 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:30 on Sep 12,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/sumadorRestador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sumadorRestador
# -- Compiling architecture operacion of sumadorRestador
# End time: 17:45:30 on Sep 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/medioSumador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:45:30 on Sep 12,2022
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/20.1/proyects/Laboratorios/sumadorRestador/medioSumador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity medioSumador
# -- Compiling architecture suma of medioSumador
# End time: 17:45:30 on Sep 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sumadorrestador
# vsim work.sumadorrestador 
# Start time: 17:45:35 on Sep 12,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sumadorrestador(operacion)
# Loading work.mediosumador(suma)
# Loading work.sumadorrestador1bit(operacion)
# End time: 17:45:40 on Sep 12,2022, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
