[Configuration]

EmulatorType: OCELOT
Schedule: Mon Dec 26 03:54:53 UTC 2022

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 1:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 2:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 3:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 4:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 5:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 6:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 7:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes




[Simulator Time]
Time Taken		=	0 : 1 minutes
Total Instructions executed : 162
Instructions per Second	=	0.09712230215827339 KIPS		
****************************************************************************
TOTAL INSTRUCTIONS = 162
TOTAL CYCLES = 1404
TOTAL INSTRUCTIONS PER CYCLE = 0.11538461538461539
**************************************************************************** 

[Memory System Statistics]

[Per core statistics]

iCacheRequests are zero for SM 0 of TPC 0
SM : 0 of TPC : 0
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 2
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 122
iCacheRequests are zero for SM 0 of TPC 1
SM : 0 of TPC : 1
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 2
SM : 0 of TPC : 2
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 3
SM : 0 of TPC : 3
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 4
SM : 0 of TPC : 4
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 5
SM : 0 of TPC : 5
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 6
SM : 0 of TPC : 6
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 7
SM : 0 of TPC : 7
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 8
SM : 0 of TPC : 8
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 9
SM : 0 of TPC : 9
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 10
SM : 0 of TPC : 10
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 11
SM : 0 of TPC : 11
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 12
SM : 0 of TPC : 12
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 13
SM : 0 of TPC : 13
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 14
SM : 0 of TPC : 14
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 15
SM : 0 of TPC : 15
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 16
SM : 0 of TPC : 16
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 17
SM : 0 of TPC : 17
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 18
SM : 0 of TPC : 18
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 19
SM : 0 of TPC : 19
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
****************************************************************************
Cache details
Total Instruction Cache Access 0
Total Instruction Cache Misses 2

Total Constant Cache Access 0
Total Constant Cache Misses 128

Total Shared Cache Access 0
Total Shared Cache Misses 0

****************************************************************************


[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 
coreCyclesTaken is shown to zero


core[0][0].iCache	153.3168	0.6793	153.9961	2
core[0][0].dCache	153.3168	43.4743	196.7911	128
core[0][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[0][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[0][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[0][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[0][0].pipeline.total	587.7144	0.0000	587.7144	0
core[0][0].total	894.3480	44.1535	938.5015	0
coreCyclesTaken is shown to zero


core[1][0].iCache	153.3168	0.0000	153.3168	0
core[1][0].dCache	153.3168	0.0000	153.3168	0
core[1][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[1][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[1][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[1][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[1][0].pipeline.total	587.7144	0.0000	587.7144	0
core[1][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[2][0].iCache	153.3168	0.0000	153.3168	0
core[2][0].dCache	153.3168	0.0000	153.3168	0
core[2][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[2][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[2][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[2][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[2][0].pipeline.total	587.7144	0.0000	587.7144	0
core[2][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[3][0].iCache	153.3168	0.0000	153.3168	0
core[3][0].dCache	153.3168	0.0000	153.3168	0
core[3][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[3][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[3][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[3][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[3][0].pipeline.total	587.7144	0.0000	587.7144	0
core[3][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[4][0].iCache	153.3168	0.0000	153.3168	0
core[4][0].dCache	153.3168	0.0000	153.3168	0
core[4][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[4][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[4][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[4][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[4][0].pipeline.total	587.7144	0.0000	587.7144	0
core[4][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[5][0].iCache	153.3168	0.0000	153.3168	0
core[5][0].dCache	153.3168	0.0000	153.3168	0
core[5][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[5][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[5][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[5][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[5][0].pipeline.total	587.7144	0.0000	587.7144	0
core[5][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[6][0].iCache	153.3168	0.0000	153.3168	0
core[6][0].dCache	153.3168	0.0000	153.3168	0
core[6][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[6][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[6][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[6][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[6][0].pipeline.total	587.7144	0.0000	587.7144	0
core[6][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[7][0].iCache	153.3168	0.0000	153.3168	0
core[7][0].dCache	153.3168	0.0000	153.3168	0
core[7][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[7][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[7][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[7][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[7][0].pipeline.total	587.7144	0.0000	587.7144	0
core[7][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[8][0].iCache	153.3168	0.0000	153.3168	0
core[8][0].dCache	153.3168	0.0000	153.3168	0
core[8][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[8][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[8][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[8][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[8][0].pipeline.total	587.7144	0.0000	587.7144	0
core[8][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[9][0].iCache	153.3168	0.0000	153.3168	0
core[9][0].dCache	153.3168	0.0000	153.3168	0
core[9][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[9][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[9][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[9][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[9][0].pipeline.total	587.7144	0.0000	587.7144	0
core[9][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[10][0].iCache	153.3168	0.0000	153.3168	0
core[10][0].dCache	153.3168	0.0000	153.3168	0
core[10][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[10][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[10][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[10][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[10][0].pipeline.total	587.7144	0.0000	587.7144	0
core[10][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[11][0].iCache	153.3168	0.0000	153.3168	0
core[11][0].dCache	153.3168	0.0000	153.3168	0
core[11][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[11][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[11][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[11][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[11][0].pipeline.total	587.7144	0.0000	587.7144	0
core[11][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[12][0].iCache	153.3168	0.0000	153.3168	0
core[12][0].dCache	153.3168	0.0000	153.3168	0
core[12][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[12][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[12][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[12][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[12][0].pipeline.total	587.7144	0.0000	587.7144	0
core[12][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[13][0].iCache	153.3168	0.0000	153.3168	0
core[13][0].dCache	153.3168	0.0000	153.3168	0
core[13][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[13][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[13][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[13][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[13][0].pipeline.total	587.7144	0.0000	587.7144	0
core[13][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[14][0].iCache	153.3168	0.0000	153.3168	0
core[14][0].dCache	153.3168	0.0000	153.3168	0
core[14][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[14][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[14][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[14][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[14][0].pipeline.total	587.7144	0.0000	587.7144	0
core[14][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[15][0].iCache	153.3168	0.0000	153.3168	0
core[15][0].dCache	153.3168	0.0000	153.3168	0
core[15][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[15][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[15][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[15][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[15][0].pipeline.total	587.7144	0.0000	587.7144	0
core[15][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[16][0].iCache	153.3168	0.0000	153.3168	0
core[16][0].dCache	153.3168	0.0000	153.3168	0
core[16][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[16][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[16][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[16][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[16][0].pipeline.total	587.7144	0.0000	587.7144	0
core[16][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[17][0].iCache	153.3168	0.0000	153.3168	0
core[17][0].dCache	153.3168	0.0000	153.3168	0
core[17][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[17][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[17][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[17][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[17][0].pipeline.total	587.7144	0.0000	587.7144	0
core[17][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[18][0].iCache	153.3168	0.0000	153.3168	0
core[18][0].dCache	153.3168	0.0000	153.3168	0
core[18][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[18][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[18][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[18][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[18][0].pipeline.total	587.7144	0.0000	587.7144	0
core[18][0].total	894.3480	0.0000	894.3480	0
coreCyclesTaken is shown to zero


core[19][0].iCache	153.3168	0.0000	153.3168	0
core[19][0].dCache	153.3168	0.0000	153.3168	0
core[19][0].pipeline.regFile	503.7552	0.0000	503.7552	0
core[19][0].pipeline.FuncUnit.decoder	83.9592	0.0000	83.9592	0
core[19][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[19][0].pipeline.resultsBroadcastBus	83.9592	0.0000	83.9592	0
core[19][0].pipeline.total	587.7144	0.0000	587.7144	0
core[19][0].total	894.3480	0.0000	894.3480	0


coreEnergy.total	17886.9600	44.1535	17931.1135	0


L2	925.3010	0.0000	925.3010	0
L2[0]	925.3010	0.0000	925.3010	0


sharedCacheEnergy.total	1850.6021	0.0000	1850.6021	0


MainMemoryDRAMController[0]	263.5308	0.0000	263.5308	0
MainMemoryDRAMController[1]	263.5308	0.0000	263.5308	0
MainMemoryDRAMController[2]	263.5308	0.0000	263.5308	0
MainMemoryDRAMController[3]	263.5308	0.0000	263.5308	0
MainMemoryDRAMController[4]	263.5308	0.0000	263.5308	0
MainMemoryDRAMController[5]	263.5308	0.0000	263.5308	0
MainMemoryDRAMController[6]	263.5308	0.0000	263.5308	0
MainMemoryDRAMController[7]	263.5308	0.0000	263.5308	0

mainMemoryControllerEnergy.total	2108.2464	0.0000	2108.2464	0


coherenceEnergy.total	0.0000	0.0000	0.0000	0


TotalEnergy	21845.8085	44.1535	21889.9620	0
