$date
	Mon May 26 00:25:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regTestbench $end
$var wire 8 ! OUT2 [7:0] $end
$var wire 8 " OUT1 [7:0] $end
$var reg 1 # CLK $end
$var reg 8 $ IN [7:0] $end
$var reg 3 % INADDRESS [2:0] $end
$var reg 3 & OUT1ADDRESS [2:0] $end
$var reg 3 ' OUT2ADDRESS [2:0] $end
$var reg 1 ( RESET $end
$var reg 1 ) WRITE $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 8 * IN [7:0] $end
$var wire 3 + INADDRESS [2:0] $end
$var wire 3 , OUT1ADDRESS [2:0] $end
$var wire 3 - OUT2ADDRESS [2:0] $end
$var wire 1 ( RESET $end
$var wire 1 ) WRITE $end
$var reg 8 . OUT1 [7:0] $end
$var reg 8 / OUT2 [7:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
bx /
bx .
b1 -
b0 ,
b0 +
b0 *
0)
0(
b1 '
b0 &
b0 %
b0 $
0#
bx "
bx !
$end
#2
1(
#5
b0 0
1#
#6
b1 0
#7
b10 0
#8
b11 0
b0 !
b0 /
b0 "
b0 .
#9
b100 0
#10
b101 0
0#
#11
b110 0
#12
b111 0
0(
#13
b1000 0
#15
1#
#20
0#
#22
1)
b11 %
b11 +
b1010101 $
b1010101 *
#25
1#
#30
0#
#32
0)
#35
1#
#40
0#
#42
1)
b101 %
b101 +
b10101010 $
b10101010 *
#45
1#
#50
0#
#52
0)
#55
1#
#60
0#
#62
b101 '
b101 -
b11 &
b11 ,
#64
b10101010 !
b10101010 /
b1010101 "
b1010101 .
#65
1#
#67
b100 '
b100 -
b0 &
b0 ,
#69
b0 !
b0 /
b0 "
b0 .
#70
0#
#72
1(
#75
b0 0
1#
#76
b1 0
#77
b10 0
#78
b11 0
#79
b100 0
#80
b101 0
0#
#81
b110 0
#82
b111 0
0(
#83
b1000 0
#85
1#
#90
0#
#92
b101 '
b101 -
b11 &
b11 ,
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#117
