**************************************************************** 
**            MyChip Station MyLVS Pro 2017
**            Copyright(c) 1992-2017 MyCAD, Inc. 
**            EXECUTION TIME = 21:37:12  DATE = 6/4/2020 
**************************************************************** 
 
MYLVS PATH : C:\MyCADPro\MyCAD example\Layout\work\div5n6._00\
CELL1 NAME : div5n6
CELL2 NAME :
LAYOUT EXTRACTION : extract.1
SCHEMATIC NETLIST : DIV5N6.cir
 
[L] CMOS REDUCE OPTION (NOR and NAND) -- OFF
[C] CMOS REDUCE OPTION (NOR, NAND, AOI and OAI) -- ON
[F] ALL UNUSED DEVICES WILL BE FILTERED FROM CHECKING -- OFF
[K] ALL PARALLEL DEVICES WILL REMAIN "UNSMASHED" -- OFF
[S] ALL THE PARALLEL MOS-SERIES WITH THE SAME I/O WILL BE SMASHED -- ON
[X] NO SWAPPING OF INPUTS WILL BE ALLOWED -- OFF
[U] ONLY THE UNMATCHED DEVICES ON MATCHED NODE WILL BE REPORTED -- OFF
[R] ALL SERIES AND PARALLEL RESISTOR DEVICES WILL BE SMASHED -- OFF
[A] ALL SERIES CAPACITORS WILL BE SMASHED -- OFF
[P] THE CAPACITOR POLARITY WILL BE CHECKED -- OFF
[B] BULK NODE WILL BE COMPARED -- OFF
 
A TOLERANCE OF PERCENT FOR TR. WIDTH       = 5%
A TOLERANCE OF PERCENT FOR TR. LENGTH      = 5%
A TOLERANCE OF PERCENT FOR CAPACITOR AREA  = 5%
A TOLERANCE OF PERCENT FOR CAPACITOR VALUE = 5%
A TOLERANCE OF PERCENT FOR DIODE AREA      = 10%
A TOLERANCE OF PERCENT FOR DIODE PERIMETER = 10%
A TOLERANCE OF PERCENT FOR RESISTOR VALUE  = 10%
 
USE NET AND DEVICE SHAPE FILE -- NO
 
CHECK MODE : FLAT
 
 
------------------------------ 1 ------------------------------
               CELL NAME : TOP

************* CORRESPONDING NODE PAIRS *************

      SCHEMATIC         LAYOUT      TEXT TYPE   

            CLK            CLK              O
            GND            GND              G
              Q              Q              O
            SEL            SEL              O
            VDD            VDD              P
NUMBER OF LAY. PADS READ =        5  DISCARDED =        0
NUMBER OF SCH. PADS READ =        5  DISCARDED =        0

NUMBER OF VALID CORRESPONDENCE NODE PAIRS =        3
 
*******   MYLVS DEV SUMMARY REPORT  *******

*******************************************
****  REDUCE (LAYOUT) SUMMARY REPORT   ****
*******************************************
---------- TOTAL LAYOUT DEVICES -----------
MOS      : 54
... SMASHED  MOS : 1
---------- REDUCED LAYOUT DEVICES ---------
MOS      : 15
INV      : 16
SDW      : 1
NAND     : 1

*******************************************
***  REDUCE (SCHEMATIC) SUMMARY REPORT  ***
*******************************************
--------- TOTAL SCHEMATIC DEVICES ---------
MOS      : 54
... SMASHED  MOS : 1
--------- REDUCED SCHEMATIC DEVICES -------
MOS      : 15
INV      : 16
SDW      : 1
NAND     : 1

 

******************* UN-MATCH LAYOUT DEVICES *******************
*******************    ( LIST UP TO 100 )   *******************
***************************************************************
 
***************** UN-MATCH SCHEMATIC DEVICES ******************
*******************    ( LIST UP TO 100 )   *******************
***************************************************************
 
***************************************************************
****************  DISCREPANCY POINTS  SUMMARY  ****************
***************************************************************


***************************************************************

******** LVS DEVICES MATCHED SUMMARY ********
NUMBER OF UN-MATCHED SCHEMATIC DEVICES =    0
NUMBER OF    MATCHED SCHEMATIC DEVICES =   33
NUMBER OF UN-MATCHED LAYOUT    DEVICES =    0
NUMBER OF    MATCHED LAYOUT    DEVICES =   33

********** LVS DISCREPANCY SUMMARY **********
NUMBER OF    DISCREPANCIES             =    0

*********************************************
NUMBER OF UN-MATCHED SCHEMATIC DEVICES =    0
NUMBER OF UN-MATCHED LAYOUT    DEVICES =    0
NUMBER OF    DISCREPANCIES             =    0
NUMBER OF UN-MATCHED AND DISCREPANCIES =    0
*********************************************

----------------------------------------------------------------


*************** EXECUTION TIME **************
START EXECUTION TIME : 21:37:12
END   EXECUTION TIME : 21:37:12
*********************************************
 
>>>>> LVS-CHECK COMPLETED <<<<<