Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 23 15:58:24 2023
| Host         : DESKTOP-1492RFU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_control_sets_placed.rpt
| Design       : lab4
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             130 |           35 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+-----------------------------+------------------+----------------+--------------+
|      Clock Signal     | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------+-----------------------------+------------------+----------------+--------------+
|  d3/u1/slow_clk_reg_0 |               |                             |                2 |              3 |         1.50 |
|  d0/u1/slow_clk       |               |                             |                2 |              3 |         1.50 |
|  d1/u1/slow_clk_reg_0 |               |                             |                3 |              3 |         1.00 |
|  d2/u1/slow_clk_reg_0 |               |                             |                2 |              3 |         1.50 |
|  c0/CLK               | d0/d2/E[0]    | counter[3]_i_3_n_0          |                1 |              4 |         4.00 |
|  c0/CLK               | d2/d1/E[0]    | counter[3]_i_3_n_0          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG        |               |                             |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG        |               | p0/counter[0]_i_1__5_n_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG        |               | c0/clear                    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG        |               | d0/u1/counter[0]_i_1__0_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG        |               | d1/u1/counter[0]_i_1__1_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG        |               | d2/u1/counter[0]_i_1__2_n_0 |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG        |               | d3/u1/counter[0]_i_1__3_n_0 |                6 |             22 |         3.67 |
+-----------------------+---------------+-----------------------------+------------------+----------------+--------------+


