// Seed: 493693107
module module_0 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    output wor id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    output supply0 id_11,
    output tri id_12,
    input tri id_13,
    output supply1 id_14,
    input wire id_15,
    output wire id_16
    , id_24,
    input tri1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    input wand id_20,
    input supply1 id_21,
    input supply0 id_22
);
  logic id_25;
  assign module_1.id_11 = 0;
endmodule
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wor id_10,
    output tri0 module_1,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    output wire id_15,
    input wor id_16
);
  initial if (1) disable id_18;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_14,
      id_13,
      id_1,
      id_4,
      id_9,
      id_9,
      id_2,
      id_16,
      id_9,
      id_9,
      id_3,
      id_0,
      id_15,
      id_13,
      id_3,
      id_2,
      id_16,
      id_4,
      id_13,
      id_16,
      id_16
  );
endmodule
