`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 15:18:56 CST (May 26 2023 07:18:56 UTC)

module dut_entirecomputation_alt6_1(in1, in2, in3, out1);
  input in1, in2;
  input [4:0] in3;
  output [5:0] out1;
  wire in1, in2;
  wire [4:0] in3;
  wire [5:0] out1;
  wire asc002_0_, asc002_1_, asc002_2_, asc002_3_, asc002_4_,
       asc002_5_, inc_add_26_2_1_n_0, inc_add_26_2_1_n_1;
  wire inc_add_26_2_1_n_2, inc_add_26_2_1_n_3, inc_add_26_2_1_n_4,
       inc_add_26_2_1_n_5, inc_add_26_2_1_n_6, inc_add_26_2_1_n_8,
       inc_add_26_2_1_n_10, inc_add_26_2_1_n_11;
  wire n_25;
  NOR2BX1 g49(.AN (asc002_5_), .B (in1), .Y (out1[5]));
  NOR2BX1 g50(.AN (asc002_4_), .B (in1), .Y (out1[4]));
  NOR2BX1 g51(.AN (asc002_2_), .B (in1), .Y (out1[2]));
  NOR2BX1 g52(.AN (asc002_1_), .B (in1), .Y (out1[1]));
  NOR2BX1 g53(.AN (asc002_3_), .B (in1), .Y (out1[3]));
  NOR2BX1 g54(.AN (asc002_0_), .B (in1), .Y (out1[0]));
  MXI2XL inc_add_26_2_1_g49(.A (in3[3]), .B (inc_add_26_2_1_n_0), .S0
       (inc_add_26_2_1_n_11), .Y (asc002_3_));
  MXI2XL inc_add_26_2_1_g50(.A (in3[4]), .B (inc_add_26_2_1_n_4), .S0
       (inc_add_26_2_1_n_10), .Y (asc002_4_));
  NOR2XL inc_add_26_2_1_g51(.A (inc_add_26_2_1_n_4), .B
       (inc_add_26_2_1_n_10), .Y (asc002_5_));
  MXI2XL inc_add_26_2_1_g52(.A (inc_add_26_2_1_n_3), .B (in3[2]), .S0
       (inc_add_26_2_1_n_8), .Y (asc002_2_));
  NAND2X1 inc_add_26_2_1_g53(.A (in3[2]), .B (inc_add_26_2_1_n_8), .Y
       (inc_add_26_2_1_n_11));
  NAND2X1 inc_add_26_2_1_g54(.A (inc_add_26_2_1_n_6), .B
       (inc_add_26_2_1_n_8), .Y (inc_add_26_2_1_n_10));
  MXI2XL inc_add_26_2_1_g55(.A (in3[1]), .B (inc_add_26_2_1_n_2), .S0
       (n_25), .Y (asc002_1_));
  NOR2X6 inc_add_26_2_1_g56(.A (inc_add_26_2_1_n_2), .B
       (inc_add_26_2_1_n_5), .Y (inc_add_26_2_1_n_8));
  MXI2XL inc_add_26_2_1_g57(.A (inc_add_26_2_1_n_1), .B (in3[0]), .S0
       (in2), .Y (asc002_0_));
  NOR2X1 inc_add_26_2_1_g58(.A (inc_add_26_2_1_n_0), .B
       (inc_add_26_2_1_n_3), .Y (inc_add_26_2_1_n_6));
  NAND2X8 inc_add_26_2_1_g59(.A (in3[0]), .B (in2), .Y
       (inc_add_26_2_1_n_5));
  INVX1 inc_add_26_2_1_g60(.A (in3[4]), .Y (inc_add_26_2_1_n_4));
  INVX1 inc_add_26_2_1_g61(.A (in3[2]), .Y (inc_add_26_2_1_n_3));
  CLKINVX2 inc_add_26_2_1_g62(.A (in3[1]), .Y (inc_add_26_2_1_n_2));
  INVX1 inc_add_26_2_1_g63(.A (in3[0]), .Y (inc_add_26_2_1_n_1));
  INVX1 inc_add_26_2_1_g64(.A (in3[3]), .Y (inc_add_26_2_1_n_0));
  BUFX2 fopt(.A (inc_add_26_2_1_n_5), .Y (n_25));
endmodule


