<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › tidspbridge › include › dspbridge › _chnl_sm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>_chnl_sm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * _chnl_sm.h</span>
<span class="cm"> *</span>
<span class="cm"> * DSP-BIOS Bridge driver support functions for TI OMAP processors.</span>
<span class="cm"> *</span>
<span class="cm"> * Private header file defining channel manager and channel objects for</span>
<span class="cm"> * a shared memory channel driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Shared between the modules implementing the shared memory channel class</span>
<span class="cm"> * library.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2006 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This package is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS PACKAGE IS PROVIDED ``AS IS&#39;&#39; AND WITHOUT ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _CHNL_SM_</span>
<span class="cp">#define _CHNL_SM_</span>

<span class="cp">#include &lt;dspbridge/dspapi.h&gt;</span>
<span class="cp">#include &lt;dspbridge/dspdefs.h&gt;</span>

<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;dspbridge/ntfy.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *  These target side symbols define the beginning and ending addresses</span>
<span class="cm"> *  of shared memory buffer. They are defined in the *cfg.cmd file by</span>
<span class="cm"> *  cdb code.</span>
<span class="cm"> */</span>
<span class="cp">#define CHNL_SHARED_BUFFER_BASE_SYM &quot;_SHM_BEG&quot;</span>
<span class="cp">#define CHNL_SHARED_BUFFER_LIMIT_SYM &quot;_SHM_END&quot;</span>
<span class="cp">#define BRIDGEINIT_BIOSGPTIMER &quot;_BRIDGEINIT_BIOSGPTIMER&quot;</span>
<span class="cp">#define BRIDGEINIT_LOADMON_GPTIMER &quot;_BRIDGEINIT_LOADMON_GPTIMER&quot;</span>

<span class="cp">#ifndef _CHNL_WORDSIZE</span>
<span class="cp">#define _CHNL_WORDSIZE 4	</span><span class="cm">/* default _CHNL_WORDSIZE is 2 bytes/word */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define MAXOPPS 16</span>

<span class="cm">/* Shared memory config options */</span>
<span class="cp">#define SHM_CURROPP	0	</span><span class="cm">/* Set current OPP in shm */</span><span class="cp"></span>
<span class="cp">#define SHM_OPPINFO	1	</span><span class="cm">/* Set dsp voltage and freq table values */</span><span class="cp"></span>
<span class="cp">#define SHM_GETOPP	2	</span><span class="cm">/* Get opp requested by DSP */</span><span class="cp"></span>

<span class="k">struct</span> <span class="n">opp_table_entry</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">voltage</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">frequency</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">min_freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_freq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">opp_struct</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">curr_opp_pt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_opp_pts</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">opp_table_entry</span> <span class="n">opp_point</span><span class="p">[</span><span class="n">MAXOPPS</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Request to MPU */</span>
<span class="k">struct</span> <span class="n">opp_rqst_struct</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">rqst_dsp_freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rqst_opp_pt</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Info to MPU */</span>
<span class="k">struct</span> <span class="n">load_mon_struct</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">curr_dsp_load</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">curr_dsp_freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pred_dsp_load</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pred_dsp_freq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Structure in shared between DSP and PC for communication. */</span>
<span class="k">struct</span> <span class="n">shm</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">dsp_free_mask</span><span class="p">;</span>	<span class="cm">/* Written by DSP, read by PC. */</span>
	<span class="n">u32</span> <span class="n">host_free_mask</span><span class="p">;</span>	<span class="cm">/* Written by PC, read by DSP */</span>

	<span class="n">u32</span> <span class="n">input_full</span><span class="p">;</span>		<span class="cm">/* Input channel has unread data. */</span>
	<span class="n">u32</span> <span class="n">input_id</span><span class="p">;</span>		<span class="cm">/* Channel for which input is available. */</span>
	<span class="n">u32</span> <span class="n">input_size</span><span class="p">;</span>		<span class="cm">/* Size of data block (in DSP words). */</span>

	<span class="n">u32</span> <span class="n">output_full</span><span class="p">;</span>	<span class="cm">/* Output channel has unread data. */</span>
	<span class="n">u32</span> <span class="n">output_id</span><span class="p">;</span>		<span class="cm">/* Channel for which output is available. */</span>
	<span class="n">u32</span> <span class="n">output_size</span><span class="p">;</span>	<span class="cm">/* Size of data block (in DSP words). */</span>

	<span class="n">u32</span> <span class="n">arg</span><span class="p">;</span>		<span class="cm">/* Arg for Issue/Reclaim (23 bits for 55x). */</span>
	<span class="n">u32</span> <span class="n">resvd</span><span class="p">;</span>		<span class="cm">/* Keep structure size even for 32-bit DSPs */</span>

	<span class="cm">/* Operating Point structure */</span>
	<span class="k">struct</span> <span class="n">opp_struct</span> <span class="n">opp_table_struct</span><span class="p">;</span>
	<span class="cm">/* Operating Point Request structure */</span>
	<span class="k">struct</span> <span class="n">opp_rqst_struct</span> <span class="n">opp_request</span><span class="p">;</span>
	<span class="cm">/* load monitor information structure */</span>
	<span class="k">struct</span> <span class="n">load_mon_struct</span> <span class="n">load_mon_info</span><span class="p">;</span>
	<span class="cm">/* Flag for WDT enable/disable F/I clocks */</span>
	<span class="n">u32</span> <span class="n">wdt_setclocks</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">wdt_overflow</span><span class="p">;</span>	<span class="cm">/* WDT overflow time */</span>
	<span class="kt">char</span> <span class="n">dummy</span><span class="p">[</span><span class="mi">176</span><span class="p">];</span>	<span class="cm">/* padding to 256 byte boundary */</span>
	<span class="n">u32</span> <span class="n">shm_dbg_var</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>	<span class="cm">/* shared memory debug variables */</span>
<span class="p">};</span>

	<span class="cm">/* Channel Manager: only one created per board: */</span>
<span class="k">struct</span> <span class="n">chnl_mgr</span> <span class="p">{</span>
	<span class="cm">/* Function interface to Bridge driver */</span>
	<span class="k">struct</span> <span class="n">bridge_drv_interface</span> <span class="o">*</span><span class="n">intf_fxns</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">io_mgr</span> <span class="o">*</span><span class="n">iomgr</span><span class="p">;</span>	<span class="cm">/* IO manager */</span>
	<span class="cm">/* Device this board represents */</span>
	<span class="k">struct</span> <span class="n">dev_object</span> <span class="o">*</span><span class="n">dev_obj</span><span class="p">;</span>

	<span class="cm">/* These fields initialized in bridge_chnl_create(): */</span>
	<span class="n">u32</span> <span class="n">output_mask</span><span class="p">;</span>	<span class="cm">/* Host output channels w/ full buffers */</span>
	<span class="n">u32</span> <span class="n">last_output</span><span class="p">;</span>	<span class="cm">/* Last output channel fired from DPC */</span>
	<span class="cm">/* Critical section object handle */</span>
	<span class="n">spinlock_t</span> <span class="n">chnl_mgr_lock</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">word_size</span><span class="p">;</span>		<span class="cm">/* Size in bytes of DSP word */</span>
	<span class="n">u8</span> <span class="n">max_channels</span><span class="p">;</span>	<span class="cm">/* Total number of channels */</span>
	<span class="n">u8</span> <span class="n">open_channels</span><span class="p">;</span>	<span class="cm">/* Total number of open channels */</span>
	<span class="k">struct</span> <span class="n">chnl_object</span> <span class="o">**</span><span class="n">channels</span><span class="p">;</span>		<span class="cm">/* Array of channels */</span>
	<span class="n">u8</span> <span class="n">type</span><span class="p">;</span>		<span class="cm">/* Type of channel class library */</span>
	<span class="cm">/* If no shm syms, return for CHNL_Open */</span>
	<span class="kt">int</span> <span class="n">chnl_open_status</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *  Channel: up to CHNL_MAXCHANNELS per board or if DSP-DMA supported then</span>
<span class="cm"> *     up to CHNL_MAXCHANNELS + CHNL_MAXDDMACHNLS per board.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">chnl_object</span> <span class="p">{</span>
	<span class="cm">/* Pointer back to channel manager */</span>
	<span class="k">struct</span> <span class="n">chnl_mgr</span> <span class="o">*</span><span class="n">chnl_mgr_obj</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">chnl_id</span><span class="p">;</span>		<span class="cm">/* Channel id */</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>		<span class="cm">/* Current channel state */</span>
	<span class="n">s8</span> <span class="n">chnl_mode</span><span class="p">;</span>		<span class="cm">/* Chnl mode and attributes */</span>
	<span class="cm">/* Chnl I/O completion event (user mode) */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">user_event</span><span class="p">;</span>
	<span class="cm">/* Abstract synchronization object */</span>
	<span class="k">struct</span> <span class="n">sync_object</span> <span class="o">*</span><span class="n">sync_event</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">process</span><span class="p">;</span>		<span class="cm">/* Process which created this channel */</span>
	<span class="n">u32</span> <span class="n">cb_arg</span><span class="p">;</span>		<span class="cm">/* Argument to use with callback */</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">io_requests</span><span class="p">;</span>	<span class="cm">/* List of IOR&#39;s to driver */</span>
	<span class="n">s32</span> <span class="n">cio_cs</span><span class="p">;</span>		<span class="cm">/* Number of IOC&#39;s in queue */</span>
	<span class="n">s32</span> <span class="n">cio_reqs</span><span class="p">;</span>		<span class="cm">/* Number of IORequests in queue */</span>
	<span class="n">s32</span> <span class="n">chnl_packets</span><span class="p">;</span>	<span class="cm">/* Initial number of free Irps */</span>
	<span class="cm">/* List of IOC&#39;s from driver */</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">io_completions</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">free_packets_list</span><span class="p">;</span>	<span class="cm">/* List of free Irps */</span>
	<span class="k">struct</span> <span class="n">ntfy_object</span> <span class="o">*</span><span class="n">ntfy_obj</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bytes_moved</span><span class="p">;</span>	<span class="cm">/* Total number of bytes transferred */</span>

	<span class="cm">/* For DSP-DMA */</span>

	<span class="cm">/* Type of chnl transport:CHNL_[PCPY][DDMA] */</span>
	<span class="n">u32</span> <span class="n">chnl_type</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* I/O Request/completion packet: */</span>
<span class="k">struct</span> <span class="n">chnl_irp</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">link</span><span class="p">;</span>	<span class="cm">/* Link to next CHIRP in queue. */</span>
	<span class="cm">/* Buffer to be filled/emptied. (User) */</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">host_user_buf</span><span class="p">;</span>
	<span class="cm">/* Buffer to be filled/emptied. (System) */</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">host_sys_buf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">arg</span><span class="p">;</span>		<span class="cm">/* Issue/Reclaim argument. */</span>
	<span class="n">u32</span> <span class="n">dsp_tx_addr</span><span class="p">;</span>	<span class="cm">/* Transfer address on DSP side. */</span>
	<span class="n">u32</span> <span class="n">byte_size</span><span class="p">;</span>		<span class="cm">/* Bytes transferred. */</span>
	<span class="n">u32</span> <span class="n">buf_size</span><span class="p">;</span>		<span class="cm">/* Actual buffer size when allocated. */</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>		<span class="cm">/* Status of IO completion. */</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* _CHNL_SM_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
