C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\synlog\report\I2C_Core_Block_sd_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.I2C_Core_Block_sd  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\I2C_Core_Block_sd.vm   -freq 100.000   -tcl  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\designer\I2C_Core_Block_sd\synthesis.fdc  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\synwork\I2C_Core_Block_sd_prem.srd  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\I2C_Core_Block_sd.sap  -otap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\I2C_Core_Block_sd.tap  -omap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\I2C_Core_Block_sd.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\I2C_Core_Block_sd.sap  -ologparam  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\syntmp\I2C_Core_Block_sd.plg  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\I2C_Core_Block_sd.srm  -prjdir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\  -prjname  I2C_Core_Block_sd_syn  -log  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\synlog\I2C_Core_Block_sd_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\I2C_Core_Block_sd_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.I2C_Core_Block_sd -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\I2C_Core_Block_sd.vm -freq 100.000 -tcl ..\..\designer\I2C_Core_Block_sd\synthesis.fdc ..\synwork\I2C_Core_Block_sd_prem.srd -sap ..\I2C_Core_Block_sd.sap -otap ..\I2C_Core_Block_sd.tap -omap ..\I2C_Core_Block_sd.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\I2C_Core_Block_sd.sap -ologparam I2C_Core_Block_sd.plg -osyn ..\I2C_Core_Block_sd.srm -prjdir ..\ -prjname I2C_Core_Block_sd_syn -log ..\synlog\I2C_Core_Block_sd_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\scratchproject.prs|io:o|time:1580448138|size:2483|exec:0|csum:
file:..\I2C_Core_Block_sd.vm|io:o|time:1580448143|size:119542|exec:0|csum:
file:..\..\designer\I2C_Core_Block_sd\synthesis.fdc|io:i|time:1580448049|size:54|exec:0|csum:71C24086D52E795683FAAA3D1A850974
file:..\synwork\I2C_Core_Block_sd_prem.srd|io:i|time:1580448139|size:28984|exec:0|csum:18B227FEDE5693E1750B01A35A98A1CB
file:..\I2C_Core_Block_sd.sap|io:o|time:1580448140|size:1370|exec:0|csum:
file:..\I2C_Core_Block_sd.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\I2C_Core_Block_sd.map|io:o|time:1580448144|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\I2C_Core_Block_sd.sap|io:o|time:1580448140|size:1370|exec:0|csum:
file:I2C_Core_Block_sd.plg|io:o|time:1580448144|size:547|exec:0|csum:
file:..\I2C_Core_Block_sd.srm|io:o|time:1580448143|size:7161|exec:0|csum:
file:..\synlog\I2C_Core_Block_sd_fpga_mapper.srr|io:o|time:1580448144|size:30066|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
