<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: SCU I/O Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash e94e036</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__SCU__IO__REGISTERS.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SCU I/O Registers</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf09c30d8473de6a63a4143f2e07f917c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a>(t,  x)&#160;&#160;&#160;(*(volatile uint ## t ## _t *)(x))</td></tr>
<tr class="separator:gaf09c30d8473de6a63a4143f2e07f917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945642431974707252514869a35ab184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a>(t,  x,  y)</td></tr>
<tr class="separator:ga945642431974707252514869a35ab184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc16e5f714f478e8102c57e4ebca7bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gadc16e5f714f478e8102c57e4ebca7bac">MEMORY_WRITE_AND</a>(t,  x,  y)</td></tr>
<tr class="separator:gadc16e5f714f478e8102c57e4ebca7bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6cc7716bab701615bc418a3e2d1264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga9c6cc7716bab701615bc418a3e2d1264">MEMORY_WRITE_OR</a>(t,  x,  y)</td></tr>
<tr class="separator:ga9c6cc7716bab701615bc418a3e2d1264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421ec51c26cd54fac70e299543ff9597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga421ec51c26cd54fac70e299543ff9597">CS0</a>(x)&#160;&#160;&#160;(0x22000000UL + (x))</td></tr>
<tr class="memdesc:ga421ec51c26cd54fac70e299543ff9597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga421ec51c26cd54fac70e299543ff9597">More...</a><br /></td></tr>
<tr class="separator:ga421ec51c26cd54fac70e299543ff9597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0f757204ff3bf22f63c85fa950373b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga0a0f757204ff3bf22f63c85fa950373b">CS1</a>(x)&#160;&#160;&#160;(0x24000000UL + (x))</td></tr>
<tr class="memdesc:ga0a0f757204ff3bf22f63c85fa950373b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga0a0f757204ff3bf22f63c85fa950373b">More...</a><br /></td></tr>
<tr class="separator:ga0a0f757204ff3bf22f63c85fa950373b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463463ac4a3d3b641f63e961cb26ffe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga463463ac4a3d3b641f63e961cb26ffe6">DUMMY</a>(x)&#160;&#160;&#160;(0x25000000UL + (x))</td></tr>
<tr class="memdesc:ga463463ac4a3d3b641f63e961cb26ffe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga463463ac4a3d3b641f63e961cb26ffe6">More...</a><br /></td></tr>
<tr class="separator:ga463463ac4a3d3b641f63e961cb26ffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd18c6974a71029b424c2abc322c122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga4cd18c6974a71029b424c2abc322c122">CS2</a>(x)&#160;&#160;&#160;(0x25800000UL + (x))</td></tr>
<tr class="memdesc:ga4cd18c6974a71029b424c2abc322c122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga4cd18c6974a71029b424c2abc322c122">More...</a><br /></td></tr>
<tr class="separator:ga4cd18c6974a71029b424c2abc322c122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e1d3dbea5e6ccbb8abbe594334ba06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gaa0e1d3dbea5e6ccbb8abbe594334ba06">CD_BLOCK</a>(x)&#160;&#160;&#160;(0x25890000UL + (x))</td></tr>
<tr class="memdesc:gaa0e1d3dbea5e6ccbb8abbe594334ba06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#gaa0e1d3dbea5e6ccbb8abbe594334ba06">More...</a><br /></td></tr>
<tr class="separator:gaa0e1d3dbea5e6ccbb8abbe594334ba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96d63feb08c08ad6ea6fa4b9f3564d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gad96d63feb08c08ad6ea6fa4b9f3564d1">SCSP</a>(x)&#160;&#160;&#160;(0x25B00000UL + (x))</td></tr>
<tr class="memdesc:gad96d63feb08c08ad6ea6fa4b9f3564d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#gad96d63feb08c08ad6ea6fa4b9f3564d1">More...</a><br /></td></tr>
<tr class="separator:gad96d63feb08c08ad6ea6fa4b9f3564d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b0ffabcb4e115c0dd38bb5fd0ccf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga58b0ffabcb4e115c0dd38bb5fd0ccf0d">VDP1_VRAM</a>(x)&#160;&#160;&#160;(0x25C00000UL + (x))</td></tr>
<tr class="memdesc:ga58b0ffabcb4e115c0dd38bb5fd0ccf0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga58b0ffabcb4e115c0dd38bb5fd0ccf0d">More...</a><br /></td></tr>
<tr class="separator:ga58b0ffabcb4e115c0dd38bb5fd0ccf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac662cb1e8b3deaf7684b03a00d7ad2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gac662cb1e8b3deaf7684b03a00d7ad2aa">VDP1_FB</a>(x)&#160;&#160;&#160;(0x25C80000UL + (x))</td></tr>
<tr class="memdesc:gac662cb1e8b3deaf7684b03a00d7ad2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#gac662cb1e8b3deaf7684b03a00d7ad2aa">More...</a><br /></td></tr>
<tr class="separator:gac662cb1e8b3deaf7684b03a00d7ad2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b466742d8556d15248e0ec553ce6af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga8b466742d8556d15248e0ec553ce6af4">VDP1</a>(x)&#160;&#160;&#160;(0x25D00000UL + (x))</td></tr>
<tr class="memdesc:ga8b466742d8556d15248e0ec553ce6af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga8b466742d8556d15248e0ec553ce6af4">More...</a><br /></td></tr>
<tr class="separator:ga8b466742d8556d15248e0ec553ce6af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8723e480987d8de4ce011670ebd423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga0b8723e480987d8de4ce011670ebd423">VDP2_VRAM</a>(x)&#160;&#160;&#160;(0x25E00000UL + (x))</td></tr>
<tr class="memdesc:ga0b8723e480987d8de4ce011670ebd423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga0b8723e480987d8de4ce011670ebd423">More...</a><br /></td></tr>
<tr class="separator:ga0b8723e480987d8de4ce011670ebd423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136c4a79f917fa7bc52631c073f500fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga136c4a79f917fa7bc52631c073f500fe">VDP2_CRAM</a>(x)&#160;&#160;&#160;(0x25F00000UL + (x))</td></tr>
<tr class="memdesc:ga136c4a79f917fa7bc52631c073f500fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga136c4a79f917fa7bc52631c073f500fe">More...</a><br /></td></tr>
<tr class="separator:ga136c4a79f917fa7bc52631c073f500fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f2ec870fa39492a555ab506e156606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga43f2ec870fa39492a555ab506e156606">VDP2</a>(x)&#160;&#160;&#160;(0x25F80000UL + (x))</td></tr>
<tr class="memdesc:ga43f2ec870fa39492a555ab506e156606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga43f2ec870fa39492a555ab506e156606">More...</a><br /></td></tr>
<tr class="separator:ga43f2ec870fa39492a555ab506e156606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209b899cd14aba32d246050e4cf003d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga209b899cd14aba32d246050e4cf003d3">SCU</a>(x)&#160;&#160;&#160;(0x25FE0000UL + (x))</td></tr>
<tr class="memdesc:ga209b899cd14aba32d246050e4cf003d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga209b899cd14aba32d246050e4cf003d3">More...</a><br /></td></tr>
<tr class="separator:ga209b899cd14aba32d246050e4cf003d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98991c68e347e8dd06bbf1a53541c10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga98991c68e347e8dd06bbf1a53541c10b">HWRAM</a>(x)&#160;&#160;&#160;(0x06000000UL + (x))</td></tr>
<tr class="memdesc:ga98991c68e347e8dd06bbf1a53541c10b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga98991c68e347e8dd06bbf1a53541c10b">More...</a><br /></td></tr>
<tr class="separator:ga98991c68e347e8dd06bbf1a53541c10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b2c4c2354b4e25810588e14d3d0d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga36b2c4c2354b4e25810588e14d3d0d2f">HWRAM_UNCACHED</a>(x)&#160;&#160;&#160;(0x26000000UL + (x))</td></tr>
<tr class="memdesc:ga36b2c4c2354b4e25810588e14d3d0d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for uncached address space.  <a href="group__SCU__IO__REGISTERS.html#ga36b2c4c2354b4e25810588e14d3d0d2f">More...</a><br /></td></tr>
<tr class="separator:ga36b2c4c2354b4e25810588e14d3d0d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce57345dd6d637b8f36415f9326f73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga7ce57345dd6d637b8f36415f9326f73a">HWRAM_PURGE_CACHE</a>(x)&#160;&#160;&#160;(0x46000000UL + (x))</td></tr>
<tr class="memdesc:ga7ce57345dd6d637b8f36415f9326f73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> to purge cache lines of address <code>x</code>.  <a href="group__SCU__IO__REGISTERS.html#ga7ce57345dd6d637b8f36415f9326f73a">More...</a><br /></td></tr>
<tr class="separator:ga7ce57345dd6d637b8f36415f9326f73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b68b88511a685612d75e3af585f5ebd"><td class="memItemLeft" align="right" valign="top"><a id="ga2b68b88511a685612d75e3af585f5ebd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga2b68b88511a685612d75e3af585f5ebd">HWRAM_SIZE</a>&#160;&#160;&#160;0x00100000UL</td></tr>
<tr class="memdesc:ga2b68b88511a685612d75e3af585f5ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of H-WRAM in bytes. <br /></td></tr>
<tr class="separator:ga2b68b88511a685612d75e3af585f5ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4d0569a84200895fccd37ad4dc5333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga8f4d0569a84200895fccd37ad4dc5333">LWRAM</a>(x)&#160;&#160;&#160;(0x00200000UL + (x))</td></tr>
<tr class="memdesc:ga8f4d0569a84200895fccd37ad4dc5333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <a href="group__SCU__IO__REGISTERS.html#ga8f4d0569a84200895fccd37ad4dc5333">More...</a><br /></td></tr>
<tr class="separator:ga8f4d0569a84200895fccd37ad4dc5333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d08f9320a831dfd57fc2f49db88eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga7d08f9320a831dfd57fc2f49db88eaf5">LWRAM_UNCACHED</a>(x)&#160;&#160;&#160;(0x20200000UL + (x))</td></tr>
<tr class="memdesc:ga7d08f9320a831dfd57fc2f49db88eaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for uncached address space.  <a href="group__SCU__IO__REGISTERS.html#ga7d08f9320a831dfd57fc2f49db88eaf5">More...</a><br /></td></tr>
<tr class="separator:ga7d08f9320a831dfd57fc2f49db88eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d1e42a2572051a8074de2d8e1149b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga05d1e42a2572051a8074de2d8e1149b3">LWRAM_PURGE_CACHE</a>(x)&#160;&#160;&#160;(0x40200000UL + (x))</td></tr>
<tr class="memdesc:ga05d1e42a2572051a8074de2d8e1149b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> to purge cache lines of address <code>x</code>.  <a href="group__SCU__IO__REGISTERS.html#ga05d1e42a2572051a8074de2d8e1149b3">More...</a><br /></td></tr>
<tr class="separator:ga05d1e42a2572051a8074de2d8e1149b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0b9895838c4467bff944d72d719a15"><td class="memItemLeft" align="right" valign="top"><a id="gade0b9895838c4467bff944d72d719a15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gade0b9895838c4467bff944d72d719a15">LWRAM_SIZE</a>&#160;&#160;&#160;0x00100000UL</td></tr>
<tr class="memdesc:gade0b9895838c4467bff944d72d719a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of L-WRAM in bytes. <br /></td></tr>
<tr class="separator:gade0b9895838c4467bff944d72d719a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa535f8d6e4ac1756bc09bd7c91d02999"><td class="memItemLeft" align="right" valign="top"><a id="gaa535f8d6e4ac1756bc09bd7c91d02999"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gaa535f8d6e4ac1756bc09bd7c91d02999">MINIT</a>&#160;&#160;&#160;(0x21000000UL)</td></tr>
<tr class="memdesc:gaa535f8d6e4ac1756bc09bd7c91d02999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master address. <br /></td></tr>
<tr class="separator:gaa535f8d6e4ac1756bc09bd7c91d02999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4b69b3e292e50954947d8d74fa4308"><td class="memItemLeft" align="right" valign="top"><a id="ga8a4b69b3e292e50954947d8d74fa4308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga8a4b69b3e292e50954947d8d74fa4308">SINIT</a>&#160;&#160;&#160;(0x21800000UL)</td></tr>
<tr class="memdesc:ga8a4b69b3e292e50954947d8d74fa4308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave address. <br /></td></tr>
<tr class="separator:ga8a4b69b3e292e50954947d8d74fa4308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b50738b8633408ba38a402b70443d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga5b50738b8633408ba38a402b70443d0a">D0R</a>&#160;&#160;&#160;0x0000UL</td></tr>
<tr class="memdesc:ga5b50738b8633408ba38a402b70443d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga5b50738b8633408ba38a402b70443d0a">More...</a><br /></td></tr>
<tr class="separator:ga5b50738b8633408ba38a402b70443d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269b1701004459ceb9b82168143f2f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga269b1701004459ceb9b82168143f2f97">D0W</a>&#160;&#160;&#160;0x0004UL</td></tr>
<tr class="memdesc:ga269b1701004459ceb9b82168143f2f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga269b1701004459ceb9b82168143f2f97">More...</a><br /></td></tr>
<tr class="separator:ga269b1701004459ceb9b82168143f2f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4204c16f467e8e7bb1994f1d9670219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gab4204c16f467e8e7bb1994f1d9670219">D0C</a>&#160;&#160;&#160;0x0008UL</td></tr>
<tr class="memdesc:gab4204c16f467e8e7bb1994f1d9670219"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gab4204c16f467e8e7bb1994f1d9670219">More...</a><br /></td></tr>
<tr class="separator:gab4204c16f467e8e7bb1994f1d9670219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0bdb7e674311b83b1327a5c17b912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga9c0bdb7e674311b83b1327a5c17b912d">D0AD</a>&#160;&#160;&#160;0x000CUL</td></tr>
<tr class="memdesc:ga9c0bdb7e674311b83b1327a5c17b912d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga9c0bdb7e674311b83b1327a5c17b912d">More...</a><br /></td></tr>
<tr class="separator:ga9c0bdb7e674311b83b1327a5c17b912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be0ff87eac68c5e6ad394b4cdce1d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga6be0ff87eac68c5e6ad394b4cdce1d51">D0EN</a>&#160;&#160;&#160;0x0010UL</td></tr>
<tr class="memdesc:ga6be0ff87eac68c5e6ad394b4cdce1d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga6be0ff87eac68c5e6ad394b4cdce1d51">More...</a><br /></td></tr>
<tr class="separator:ga6be0ff87eac68c5e6ad394b4cdce1d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c3cfb316cb71484d676213d3131a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga80c3cfb316cb71484d676213d3131a2a">D0MD</a>&#160;&#160;&#160;0x0014UL</td></tr>
<tr class="memdesc:ga80c3cfb316cb71484d676213d3131a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga80c3cfb316cb71484d676213d3131a2a">More...</a><br /></td></tr>
<tr class="separator:ga80c3cfb316cb71484d676213d3131a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80a503ab751e045cdaf9d4d481c426b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gac80a503ab751e045cdaf9d4d481c426b">D1R</a>&#160;&#160;&#160;0x0020UL</td></tr>
<tr class="memdesc:gac80a503ab751e045cdaf9d4d481c426b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gac80a503ab751e045cdaf9d4d481c426b">More...</a><br /></td></tr>
<tr class="separator:gac80a503ab751e045cdaf9d4d481c426b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bb0ea904318e7679c9741ffe200b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gac5bb0ea904318e7679c9741ffe200b4a">D1W</a>&#160;&#160;&#160;0x0024UL</td></tr>
<tr class="memdesc:gac5bb0ea904318e7679c9741ffe200b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gac5bb0ea904318e7679c9741ffe200b4a">More...</a><br /></td></tr>
<tr class="separator:gac5bb0ea904318e7679c9741ffe200b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab643d1b70151a2a63b9821694ff6bc9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gab643d1b70151a2a63b9821694ff6bc9c">D1C</a>&#160;&#160;&#160;0x0028UL</td></tr>
<tr class="memdesc:gab643d1b70151a2a63b9821694ff6bc9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gab643d1b70151a2a63b9821694ff6bc9c">More...</a><br /></td></tr>
<tr class="separator:gab643d1b70151a2a63b9821694ff6bc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae854611e32c78bc7bcfc77f0739e91f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gae854611e32c78bc7bcfc77f0739e91f3">D1AD</a>&#160;&#160;&#160;0x002CUL</td></tr>
<tr class="memdesc:gae854611e32c78bc7bcfc77f0739e91f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gae854611e32c78bc7bcfc77f0739e91f3">More...</a><br /></td></tr>
<tr class="separator:gae854611e32c78bc7bcfc77f0739e91f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e676551a0454b833d8168961ed76474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga0e676551a0454b833d8168961ed76474">D1EN</a>&#160;&#160;&#160;0x0030UL</td></tr>
<tr class="memdesc:ga0e676551a0454b833d8168961ed76474"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga0e676551a0454b833d8168961ed76474">More...</a><br /></td></tr>
<tr class="separator:ga0e676551a0454b833d8168961ed76474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342711b66770a39aaac3bd08248c16ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga342711b66770a39aaac3bd08248c16ae">D1MD</a>&#160;&#160;&#160;0x0034UL</td></tr>
<tr class="memdesc:ga342711b66770a39aaac3bd08248c16ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga342711b66770a39aaac3bd08248c16ae">More...</a><br /></td></tr>
<tr class="separator:ga342711b66770a39aaac3bd08248c16ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3cc1d5cde549e408f825ddd7f5853d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga0a3cc1d5cde549e408f825ddd7f5853d">D2R</a>&#160;&#160;&#160;0x0040UL</td></tr>
<tr class="memdesc:ga0a3cc1d5cde549e408f825ddd7f5853d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga0a3cc1d5cde549e408f825ddd7f5853d">More...</a><br /></td></tr>
<tr class="separator:ga0a3cc1d5cde549e408f825ddd7f5853d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5634f4344c288e6097ce7fcb146532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga0d5634f4344c288e6097ce7fcb146532">D2W</a>&#160;&#160;&#160;0x0044UL</td></tr>
<tr class="memdesc:ga0d5634f4344c288e6097ce7fcb146532"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga0d5634f4344c288e6097ce7fcb146532">More...</a><br /></td></tr>
<tr class="separator:ga0d5634f4344c288e6097ce7fcb146532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c6e1ca6b7dbc544ed4e2cb132a2d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga92c6e1ca6b7dbc544ed4e2cb132a2d5b">D2C</a>&#160;&#160;&#160;0x0048UL</td></tr>
<tr class="memdesc:ga92c6e1ca6b7dbc544ed4e2cb132a2d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga92c6e1ca6b7dbc544ed4e2cb132a2d5b">More...</a><br /></td></tr>
<tr class="separator:ga92c6e1ca6b7dbc544ed4e2cb132a2d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c15d2ffdbee5e1dadd1198aaa3daad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga45c15d2ffdbee5e1dadd1198aaa3daad">D2AD</a>&#160;&#160;&#160;0x004CUL</td></tr>
<tr class="memdesc:ga45c15d2ffdbee5e1dadd1198aaa3daad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga45c15d2ffdbee5e1dadd1198aaa3daad">More...</a><br /></td></tr>
<tr class="separator:ga45c15d2ffdbee5e1dadd1198aaa3daad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292f6e27f5bcb4861c1dc3ecc5f81044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga292f6e27f5bcb4861c1dc3ecc5f81044">D2EN</a>&#160;&#160;&#160;0x0050UL</td></tr>
<tr class="memdesc:ga292f6e27f5bcb4861c1dc3ecc5f81044"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga292f6e27f5bcb4861c1dc3ecc5f81044">More...</a><br /></td></tr>
<tr class="separator:ga292f6e27f5bcb4861c1dc3ecc5f81044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350936cb7a9e71e91a7658529956fd69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga350936cb7a9e71e91a7658529956fd69">D2MD</a>&#160;&#160;&#160;0x0054UL</td></tr>
<tr class="memdesc:ga350936cb7a9e71e91a7658529956fd69"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga350936cb7a9e71e91a7658529956fd69">More...</a><br /></td></tr>
<tr class="separator:ga350936cb7a9e71e91a7658529956fd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b9951c2e86d42eff8cd9786ea339e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gae3b9951c2e86d42eff8cd9786ea339e3">DSTP</a>&#160;&#160;&#160;0x0060UL</td></tr>
<tr class="memdesc:gae3b9951c2e86d42eff8cd9786ea339e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gae3b9951c2e86d42eff8cd9786ea339e3">More...</a><br /></td></tr>
<tr class="separator:gae3b9951c2e86d42eff8cd9786ea339e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3b4d1b508d859691b762cf558144be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gadc3b4d1b508d859691b762cf558144be">DSTA</a>&#160;&#160;&#160;0x007CUL</td></tr>
<tr class="memdesc:gadc3b4d1b508d859691b762cf558144be"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gadc3b4d1b508d859691b762cf558144be">More...</a><br /></td></tr>
<tr class="separator:gadc3b4d1b508d859691b762cf558144be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b5d92d26b4906fdab2a4b19ec41e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gaa8b5d92d26b4906fdab2a4b19ec41e2b">PPAF</a>&#160;&#160;&#160;0x0080UL</td></tr>
<tr class="memdesc:gaa8b5d92d26b4906fdab2a4b19ec41e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gaa8b5d92d26b4906fdab2a4b19ec41e2b">More...</a><br /></td></tr>
<tr class="separator:gaa8b5d92d26b4906fdab2a4b19ec41e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7fe17ae1776987839396a1fdf85e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gaff7fe17ae1776987839396a1fdf85e09">PPD</a>&#160;&#160;&#160;0x0084UL</td></tr>
<tr class="memdesc:gaff7fe17ae1776987839396a1fdf85e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gaff7fe17ae1776987839396a1fdf85e09">More...</a><br /></td></tr>
<tr class="separator:gaff7fe17ae1776987839396a1fdf85e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea85ed8a912230880a5dacf8d87dfd87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gaea85ed8a912230880a5dacf8d87dfd87">PDA</a>&#160;&#160;&#160;0x0088UL</td></tr>
<tr class="memdesc:gaea85ed8a912230880a5dacf8d87dfd87"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gaea85ed8a912230880a5dacf8d87dfd87">More...</a><br /></td></tr>
<tr class="separator:gaea85ed8a912230880a5dacf8d87dfd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0b1226a4963387d87c4c20aa657145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gaba0b1226a4963387d87c4c20aa657145">PDD</a>&#160;&#160;&#160;0x008CUL</td></tr>
<tr class="memdesc:gaba0b1226a4963387d87c4c20aa657145"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gaba0b1226a4963387d87c4c20aa657145">More...</a><br /></td></tr>
<tr class="separator:gaba0b1226a4963387d87c4c20aa657145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abc1fd329ecdd0185cfb416171449e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga7abc1fd329ecdd0185cfb416171449e7">T0C</a>&#160;&#160;&#160;0x0090UL</td></tr>
<tr class="memdesc:ga7abc1fd329ecdd0185cfb416171449e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga7abc1fd329ecdd0185cfb416171449e7">More...</a><br /></td></tr>
<tr class="separator:ga7abc1fd329ecdd0185cfb416171449e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d7c7b0052d1b9d5230f57722e629f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gac5d7c7b0052d1b9d5230f57722e629f5">T1S</a>&#160;&#160;&#160;0x0094UL</td></tr>
<tr class="memdesc:gac5d7c7b0052d1b9d5230f57722e629f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gac5d7c7b0052d1b9d5230f57722e629f5">More...</a><br /></td></tr>
<tr class="separator:gac5d7c7b0052d1b9d5230f57722e629f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033eae6cfd25a8c566be019da1c3bd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga033eae6cfd25a8c566be019da1c3bd8c">T1MD</a>&#160;&#160;&#160;0x0098UL</td></tr>
<tr class="memdesc:ga033eae6cfd25a8c566be019da1c3bd8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga033eae6cfd25a8c566be019da1c3bd8c">More...</a><br /></td></tr>
<tr class="separator:ga033eae6cfd25a8c566be019da1c3bd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7cfa842098a8e332ea17074de890be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga5b7cfa842098a8e332ea17074de890be">IMS</a>&#160;&#160;&#160;0x00A0UL</td></tr>
<tr class="memdesc:ga5b7cfa842098a8e332ea17074de890be"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga5b7cfa842098a8e332ea17074de890be">More...</a><br /></td></tr>
<tr class="separator:ga5b7cfa842098a8e332ea17074de890be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c7661dc24fb2329bdbe89941c20952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga32c7661dc24fb2329bdbe89941c20952">IST</a>&#160;&#160;&#160;0x00A4UL</td></tr>
<tr class="memdesc:ga32c7661dc24fb2329bdbe89941c20952"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga32c7661dc24fb2329bdbe89941c20952">More...</a><br /></td></tr>
<tr class="separator:ga32c7661dc24fb2329bdbe89941c20952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e0f1bd9384fd5c9be773e920b089c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga74e0f1bd9384fd5c9be773e920b089c3">AIACK</a>&#160;&#160;&#160;0x00A8UL</td></tr>
<tr class="memdesc:ga74e0f1bd9384fd5c9be773e920b089c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga74e0f1bd9384fd5c9be773e920b089c3">More...</a><br /></td></tr>
<tr class="separator:ga74e0f1bd9384fd5c9be773e920b089c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2148727bc41d3af9262ca395faa390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gafc2148727bc41d3af9262ca395faa390">ASR0</a>&#160;&#160;&#160;0x00B0UL</td></tr>
<tr class="memdesc:gafc2148727bc41d3af9262ca395faa390"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gafc2148727bc41d3af9262ca395faa390">More...</a><br /></td></tr>
<tr class="separator:gafc2148727bc41d3af9262ca395faa390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd25a035d83babe8478e4b50d0131cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gafd25a035d83babe8478e4b50d0131cc9">ASR1</a>&#160;&#160;&#160;0x00B4UL</td></tr>
<tr class="memdesc:gafd25a035d83babe8478e4b50d0131cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gafd25a035d83babe8478e4b50d0131cc9">More...</a><br /></td></tr>
<tr class="separator:gafd25a035d83babe8478e4b50d0131cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4eed9284dd1d5cddf07e8de0ee8655c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#gad4eed9284dd1d5cddf07e8de0ee8655c">AREF</a>&#160;&#160;&#160;0x00B8UL</td></tr>
<tr class="memdesc:gad4eed9284dd1d5cddf07e8de0ee8655c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#gad4eed9284dd1d5cddf07e8de0ee8655c">More...</a><br /></td></tr>
<tr class="separator:gad4eed9284dd1d5cddf07e8de0ee8655c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be059228835f055a4f4948c8bd3a274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga1be059228835f055a4f4948c8bd3a274">RSEL</a>&#160;&#160;&#160;0x00C4UL</td></tr>
<tr class="memdesc:ga1be059228835f055a4f4948c8bd3a274"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga1be059228835f055a4f4948c8bd3a274">More...</a><br /></td></tr>
<tr class="separator:ga1be059228835f055a4f4948c8bd3a274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ed931f97fef7e06e3ea441d0326c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SCU__IO__REGISTERS.html#ga98ed931f97fef7e06e3ea441d0326c67">VER</a>&#160;&#160;&#160;0x00C8UL</td></tr>
<tr class="memdesc:ga98ed931f97fef7e06e3ea441d0326c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCU I/O register.  <a href="group__SCU__IO__REGISTERS.html#ga98ed931f97fef7e06e3ea441d0326c67">More...</a><br /></td></tr>
<tr class="separator:ga98ed931f97fef7e06e3ea441d0326c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga74e0f1bd9384fd5c9be773e920b089c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e0f1bd9384fd5c9be773e920b089c3">&#9670;&nbsp;</a></span>AIACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AIACK&#160;&#160;&#160;0x00A8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad4eed9284dd1d5cddf07e8de0ee8655c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4eed9284dd1d5cddf07e8de0ee8655c">&#9670;&nbsp;</a></span>AREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AREF&#160;&#160;&#160;0x00B8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafc2148727bc41d3af9262ca395faa390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc2148727bc41d3af9262ca395faa390">&#9670;&nbsp;</a></span>ASR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ASR0&#160;&#160;&#160;0x00B0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafd25a035d83babe8478e4b50d0131cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd25a035d83babe8478e4b50d0131cc9">&#9670;&nbsp;</a></span>ASR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ASR1&#160;&#160;&#160;0x00B4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa0e1d3dbea5e6ccbb8abbe594334ba06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e1d3dbea5e6ccbb8abbe594334ba06">&#9670;&nbsp;</a></span>CD_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CD_BLOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25890000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga421ec51c26cd54fac70e299543ff9597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421ec51c26cd54fac70e299543ff9597">&#9670;&nbsp;</a></span>CS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x22000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0a0f757204ff3bf22f63c85fa950373b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a0f757204ff3bf22f63c85fa950373b">&#9670;&nbsp;</a></span>CS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x24000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4cd18c6974a71029b424c2abc322c122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cd18c6974a71029b424c2abc322c122">&#9670;&nbsp;</a></span>CS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25800000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9c0bdb7e674311b83b1327a5c17b912d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0bdb7e674311b83b1327a5c17b912d">&#9670;&nbsp;</a></span>D0AD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D0AD&#160;&#160;&#160;0x000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gab4204c16f467e8e7bb1994f1d9670219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4204c16f467e8e7bb1994f1d9670219">&#9670;&nbsp;</a></span>D0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D0C&#160;&#160;&#160;0x0008UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga6be0ff87eac68c5e6ad394b4cdce1d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be0ff87eac68c5e6ad394b4cdce1d51">&#9670;&nbsp;</a></span>D0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D0EN&#160;&#160;&#160;0x0010UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga80c3cfb316cb71484d676213d3131a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c3cfb316cb71484d676213d3131a2a">&#9670;&nbsp;</a></span>D0MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D0MD&#160;&#160;&#160;0x0014UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga5b50738b8633408ba38a402b70443d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b50738b8633408ba38a402b70443d0a">&#9670;&nbsp;</a></span>D0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D0R&#160;&#160;&#160;0x0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga269b1701004459ceb9b82168143f2f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269b1701004459ceb9b82168143f2f97">&#9670;&nbsp;</a></span>D0W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D0W&#160;&#160;&#160;0x0004UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae854611e32c78bc7bcfc77f0739e91f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae854611e32c78bc7bcfc77f0739e91f3">&#9670;&nbsp;</a></span>D1AD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D1AD&#160;&#160;&#160;0x002CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gab643d1b70151a2a63b9821694ff6bc9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab643d1b70151a2a63b9821694ff6bc9c">&#9670;&nbsp;</a></span>D1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D1C&#160;&#160;&#160;0x0028UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0e676551a0454b833d8168961ed76474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e676551a0454b833d8168961ed76474">&#9670;&nbsp;</a></span>D1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D1EN&#160;&#160;&#160;0x0030UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga342711b66770a39aaac3bd08248c16ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga342711b66770a39aaac3bd08248c16ae">&#9670;&nbsp;</a></span>D1MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D1MD&#160;&#160;&#160;0x0034UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac80a503ab751e045cdaf9d4d481c426b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac80a503ab751e045cdaf9d4d481c426b">&#9670;&nbsp;</a></span>D1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D1R&#160;&#160;&#160;0x0020UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac5bb0ea904318e7679c9741ffe200b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5bb0ea904318e7679c9741ffe200b4a">&#9670;&nbsp;</a></span>D1W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D1W&#160;&#160;&#160;0x0024UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga45c15d2ffdbee5e1dadd1198aaa3daad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45c15d2ffdbee5e1dadd1198aaa3daad">&#9670;&nbsp;</a></span>D2AD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D2AD&#160;&#160;&#160;0x004CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga92c6e1ca6b7dbc544ed4e2cb132a2d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92c6e1ca6b7dbc544ed4e2cb132a2d5b">&#9670;&nbsp;</a></span>D2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D2C&#160;&#160;&#160;0x0048UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga292f6e27f5bcb4861c1dc3ecc5f81044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292f6e27f5bcb4861c1dc3ecc5f81044">&#9670;&nbsp;</a></span>D2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D2EN&#160;&#160;&#160;0x0050UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga350936cb7a9e71e91a7658529956fd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga350936cb7a9e71e91a7658529956fd69">&#9670;&nbsp;</a></span>D2MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D2MD&#160;&#160;&#160;0x0054UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0a3cc1d5cde549e408f825ddd7f5853d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3cc1d5cde549e408f825ddd7f5853d">&#9670;&nbsp;</a></span>D2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D2R&#160;&#160;&#160;0x0040UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0d5634f4344c288e6097ce7fcb146532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d5634f4344c288e6097ce7fcb146532">&#9670;&nbsp;</a></span>D2W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define D2W&#160;&#160;&#160;0x0044UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gadc3b4d1b508d859691b762cf558144be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc3b4d1b508d859691b762cf558144be">&#9670;&nbsp;</a></span>DSTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSTA&#160;&#160;&#160;0x007CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gae3b9951c2e86d42eff8cd9786ea339e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3b9951c2e86d42eff8cd9786ea339e3">&#9670;&nbsp;</a></span>DSTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSTP&#160;&#160;&#160;0x0060UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga463463ac4a3d3b641f63e961cb26ffe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga463463ac4a3d3b641f63e961cb26ffe6">&#9670;&nbsp;</a></span>DUMMY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DUMMY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga98991c68e347e8dd06bbf1a53541c10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98991c68e347e8dd06bbf1a53541c10b">&#9670;&nbsp;</a></span>HWRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x06000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7ce57345dd6d637b8f36415f9326f73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ce57345dd6d637b8f36415f9326f73a">&#9670;&nbsp;</a></span>HWRAM_PURGE_CACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWRAM_PURGE_CACHE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x46000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> to purge cache lines of address <code>x</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga36b2c4c2354b4e25810588e14d3d0d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36b2c4c2354b4e25810588e14d3d0d2f">&#9670;&nbsp;</a></span>HWRAM_UNCACHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWRAM_UNCACHED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x26000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for uncached address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5b7cfa842098a8e332ea17074de890be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b7cfa842098a8e332ea17074de890be">&#9670;&nbsp;</a></span>IMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMS&#160;&#160;&#160;0x00A0UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga32c7661dc24fb2329bdbe89941c20952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32c7661dc24fb2329bdbe89941c20952">&#9670;&nbsp;</a></span>IST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IST&#160;&#160;&#160;0x00A4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8f4d0569a84200895fccd37ad4dc5333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f4d0569a84200895fccd37ad4dc5333">&#9670;&nbsp;</a></span>LWRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x00200000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga05d1e42a2572051a8074de2d8e1149b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05d1e42a2572051a8074de2d8e1149b3">&#9670;&nbsp;</a></span>LWRAM_PURGE_CACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWRAM_PURGE_CACHE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x40200000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> to purge cache lines of address <code>x</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7d08f9320a831dfd57fc2f49db88eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d08f9320a831dfd57fc2f49db88eaf5">&#9670;&nbsp;</a></span>LWRAM_UNCACHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWRAM_UNCACHED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x20200000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for uncached address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf09c30d8473de6a63a4143f2e07f917c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf09c30d8473de6a63a4143f2e07f917c">&#9670;&nbsp;</a></span>MEMORY_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMORY_READ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*(volatile uint ## t ## _t *)(x))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read value of size <code>t</code> from address <code>x</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">t</td><td>The bit count: 8, 16, or 32. </td></tr>
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga945642431974707252514869a35ab184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga945642431974707252514869a35ab184">&#9670;&nbsp;</a></span>MEMORY_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMORY_WRITE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        (*(<span class="keyword">volatile</span> uint ## t ## _t *)(x) = (y));                              \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment --><p>Write value <code>y</code> to address <code>x</code> of size <code>t</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">t</td><td>The bit count: 8, 16, or 32. </td></tr>
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
    <tr><td class="paramname">y</td><td>The value to write. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadc16e5f714f478e8102c57e4ebca7bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc16e5f714f478e8102c57e4ebca7bac">&#9670;&nbsp;</a></span>MEMORY_WRITE_AND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMORY_WRITE_AND</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        (*(<span class="keyword">volatile</span> uint ## t ## _t *)(x) &amp;= (y));                             \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment --><p>Bitwise AND value <code>y</code> to address <code>x</code> of size <code>t</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">t</td><td>The bit count: 8, 16, or 32. </td></tr>
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
    <tr><td class="paramname">y</td><td>The value to bitwise AND. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9c6cc7716bab701615bc418a3e2d1264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c6cc7716bab701615bc418a3e2d1264">&#9670;&nbsp;</a></span>MEMORY_WRITE_OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMORY_WRITE_OR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">        (*(<span class="keyword">volatile</span> uint ## t ## _t *)(x) |= (y));                             \</div>
<div class="line">} <span class="keywordflow">while</span> (<span class="keyword">false</span>)</div>
</div><!-- fragment --><p>Bitwise OR value <code>y</code> to address <code>x</code> of size <code>t</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">t</td><td>The bit count: 8, 16, or 32. </td></tr>
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
    <tr><td class="paramname">y</td><td>The value to bitwise OR. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaea85ed8a912230880a5dacf8d87dfd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea85ed8a912230880a5dacf8d87dfd87">&#9670;&nbsp;</a></span>PDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDA&#160;&#160;&#160;0x0088UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaba0b1226a4963387d87c4c20aa657145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba0b1226a4963387d87c4c20aa657145">&#9670;&nbsp;</a></span>PDD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDD&#160;&#160;&#160;0x008CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaa8b5d92d26b4906fdab2a4b19ec41e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b5d92d26b4906fdab2a4b19ec41e2b">&#9670;&nbsp;</a></span>PPAF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PPAF&#160;&#160;&#160;0x0080UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gaff7fe17ae1776987839396a1fdf85e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff7fe17ae1776987839396a1fdf85e09">&#9670;&nbsp;</a></span>PPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PPD&#160;&#160;&#160;0x0084UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga1be059228835f055a4f4948c8bd3a274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1be059228835f055a4f4948c8bd3a274">&#9670;&nbsp;</a></span>RSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSEL&#160;&#160;&#160;0x00C4UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gad96d63feb08c08ad6ea6fa4b9f3564d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad96d63feb08c08ad6ea6fa4b9f3564d1">&#9670;&nbsp;</a></span>SCSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCSP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25B00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga209b899cd14aba32d246050e4cf003d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga209b899cd14aba32d246050e4cf003d3">&#9670;&nbsp;</a></span>SCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCU</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25FE0000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7abc1fd329ecdd0185cfb416171449e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7abc1fd329ecdd0185cfb416171449e7">&#9670;&nbsp;</a></span>T0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0C&#160;&#160;&#160;0x0090UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga033eae6cfd25a8c566be019da1c3bd8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga033eae6cfd25a8c566be019da1c3bd8c">&#9670;&nbsp;</a></span>T1MD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MD&#160;&#160;&#160;0x0098UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gac5d7c7b0052d1b9d5230f57722e629f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5d7c7b0052d1b9d5230f57722e629f5">&#9670;&nbsp;</a></span>T1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1S&#160;&#160;&#160;0x0094UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga8b466742d8556d15248e0ec553ce6af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b466742d8556d15248e0ec553ce6af4">&#9670;&nbsp;</a></span>VDP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25D00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac662cb1e8b3deaf7684b03a00d7ad2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac662cb1e8b3deaf7684b03a00d7ad2aa">&#9670;&nbsp;</a></span>VDP1_FB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP1_FB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25C80000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga58b0ffabcb4e115c0dd38bb5fd0ccf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b0ffabcb4e115c0dd38bb5fd0ccf0d">&#9670;&nbsp;</a></span>VDP1_VRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP1_VRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25C00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga43f2ec870fa39492a555ab506e156606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f2ec870fa39492a555ab506e156606">&#9670;&nbsp;</a></span>VDP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25F80000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga136c4a79f917fa7bc52631c073f500fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga136c4a79f917fa7bc52631c073f500fe">&#9670;&nbsp;</a></span>VDP2_CRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP2_CRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25F00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0b8723e480987d8de4ce011670ebd423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8723e480987d8de4ce011670ebd423">&#9670;&nbsp;</a></span>VDP2_VRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP2_VRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25E00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga98ed931f97fef7e06e3ea441d0326c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ed931f97fef7e06e3ea441d0326c67">&#9670;&nbsp;</a></span>VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VER&#160;&#160;&#160;0x00C8UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCU I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
