# FIFO_Assertion_verification
Synchronous FIFO design &amp; verification using systemVerilog Assertions
