<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF109-562-913  </DOCNO><DOCID>09 562 913.andO;</DOCID><JOURNAL>IEEE Design andamp; Test of Computers  Oct 1990 v7 n5 p54(4).andM;</JOURNAL><TITLE>Neural net and Boolean satisfiability models of logic circuits.andO;(technical)</TITLE><AUTHOR>Chakradhar, Srimat; Agrawal, Vishwani; Bushnell, Michael.andM;</AUTHOR><TEXT><ABSTRACT>Two new models of digital circuits can be used in paralleltest-generation methods.andP;  One model, the neural net model, relatesinput and output signal states of a logic gate through an energyfunction.andP;  The other model, the Boolean satisfiability model, usesa truth expression to represent a logic gate.andP;  These twoapproaches are equivalent and the same algorithm can be used intwo different environments.andP;  Advantages to these approaches are,because the function of the circuit is caught in mathematicalexpressions, a number of new techniques can be used to solve CADproblems such as simulation and test generation and theexpressions are noncausal in form.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     AlgorithmsLogic CircuitryNeural NetworksBoolean AlgebraModelingCircuit Design.andO;Feature:   illustrationchart.andO;Caption:   An AND gate and its neural net model. (chart)A three-gate circuit. (chart)andM;</DESCRIPT></DOC>