--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 683 paths analyzed, 272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.332ns.
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/n_v_sync (SLICE_X52Y115.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/phase_0 (FF)
  Destination:          vga_ctrl_i/n_v_sync (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.602 - 0.626)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/phase_0 to vga_ctrl_i/n_v_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.AQ     Tcko                  0.476   vga_ctrl_i/phase<0>
                                                       vga_ctrl_i/phase_0
    SLICE_X35Y107.D2     net (fanout=16)       1.024   vga_ctrl_i/phase<0>
    SLICE_X35Y107.D      Tilo                  0.259   vga_ctrl_i/en_25MHz
                                                       vga_ctrl_i/en_25MHz<1>1
    SLICE_X52Y115.CE     net (fanout=7)        2.001   vga_ctrl_i/en_25MHz
    SLICE_X52Y115.CLK    Tceck                 0.313   vga_ctrl_i/n_v_sync
                                                       vga_ctrl_i/n_v_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.048ns logic, 3.025ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/phase_1 (FF)
  Destination:          vga_ctrl_i/n_v_sync (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.947ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.602 - 0.626)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/phase_1 to vga_ctrl_i/n_v_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DMUX   Tshcko                0.535   vga_ctrl_i/phase<0>
                                                       vga_ctrl_i/phase_1
    SLICE_X35Y107.D4     net (fanout=16)       0.839   vga_ctrl_i/phase<1>
    SLICE_X35Y107.D      Tilo                  0.259   vga_ctrl_i/en_25MHz
                                                       vga_ctrl_i/en_25MHz<1>1
    SLICE_X52Y115.CE     net (fanout=7)        2.001   vga_ctrl_i/en_25MHz
    SLICE_X52Y115.CLK    Tceck                 0.313   vga_ctrl_i/n_v_sync
                                                       vga_ctrl_i/n_v_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (1.107ns logic, 2.840ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_2 (SLICE_X35Y109.C1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_3 (FF)
  Destination:          vga_ctrl_i/pixel_x_2 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.645ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_3 to vga_ctrl_i/pixel_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.DQ     Tcko                  0.430   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3
    SLICE_X36Y108.A3     net (fanout=7)        0.628   vga_ctrl_i/pixel_x<3>
    SLICE_X36Y108.A      Tilo                  0.235   fb_less_2d_gpu_i/_n33266_inv
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW1
    SLICE_X35Y110.C1     net (fanout=2)        0.989   N9
    SLICE_X35Y110.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X35Y109.C1     net (fanout=9)        0.731   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X35Y109.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_2_rstpot
                                                       vga_ctrl_i/pixel_x_2
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (1.297ns logic, 2.348ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_2 (FF)
  Destination:          vga_ctrl_i/pixel_x_2 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.584ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_2 to vga_ctrl_i/pixel_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.CQ     Tcko                  0.430   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_2
    SLICE_X36Y108.A4     net (fanout=7)        0.567   vga_ctrl_i/pixel_x<2>
    SLICE_X36Y108.A      Tilo                  0.235   fb_less_2d_gpu_i/_n33266_inv
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW1
    SLICE_X35Y110.C1     net (fanout=2)        0.989   N9
    SLICE_X35Y110.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X35Y109.C1     net (fanout=9)        0.731   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X35Y109.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_2_rstpot
                                                       vga_ctrl_i/pixel_x_2
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.297ns logic, 2.287ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/phase_1 (FF)
  Destination:          vga_ctrl_i/pixel_x_2 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.487ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/phase_1 to vga_ctrl_i/pixel_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DMUX   Tshcko                0.535   vga_ctrl_i/phase<0>
                                                       vga_ctrl_i/phase_1
    SLICE_X32Y109.B1     net (fanout=16)       0.799   vga_ctrl_i/phase<1>
    SLICE_X32Y109.B      Tilo                  0.235   vga_ctrl_i/phase<0>
                                                       vga_ctrl_i/en_25MHz<1>1_1
    SLICE_X35Y110.C4     net (fanout=1)        0.555   vga_ctrl_i/en_25MHz<1>1
    SLICE_X35Y110.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X35Y109.C1     net (fanout=9)        0.731   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X35Y109.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_2_rstpot
                                                       vga_ctrl_i/pixel_x_2
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (1.402ns logic, 2.085ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_5 (SLICE_X35Y108.B4), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_3 (FF)
  Destination:          vga_ctrl_i/pixel_x_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_3 to vga_ctrl_i/pixel_x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.DQ     Tcko                  0.430   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3
    SLICE_X36Y108.A3     net (fanout=7)        0.628   vga_ctrl_i/pixel_x<3>
    SLICE_X36Y108.A      Tilo                  0.235   fb_less_2d_gpu_i/_n33266_inv
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW1
    SLICE_X35Y110.C1     net (fanout=2)        0.989   N9
    SLICE_X35Y110.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X35Y108.B4     net (fanout=9)        0.612   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X35Y108.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5_rstpot
                                                       vga_ctrl_i/pixel_x_5
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.297ns logic, 2.229ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/pixel_x_2 (FF)
  Destination:          vga_ctrl_i/pixel_x_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/pixel_x_2 to vga_ctrl_i/pixel_x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.CQ     Tcko                  0.430   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_2
    SLICE_X36Y108.A4     net (fanout=7)        0.567   vga_ctrl_i/pixel_x<2>
    SLICE_X36Y108.A      Tilo                  0.235   fb_less_2d_gpu_i/_n33266_inv
                                                       vga_ctrl_i/en_25MHz_pixel_x[9]_AND_5_o_SW1
    SLICE_X35Y110.C1     net (fanout=2)        0.989   N9
    SLICE_X35Y110.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X35Y108.B4     net (fanout=9)        0.612   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X35Y108.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5_rstpot
                                                       vga_ctrl_i/pixel_x_5
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (1.297ns logic, 2.168ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ctrl_i/phase_1 (FF)
  Destination:          vga_ctrl_i/pixel_x_5 (FF)
  Requirement:          8.888ns
  Data Path Delay:      3.368ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_ctrl_i/phase_1 to vga_ctrl_i/pixel_x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y109.DMUX   Tshcko                0.535   vga_ctrl_i/phase<0>
                                                       vga_ctrl_i/phase_1
    SLICE_X32Y109.B1     net (fanout=16)       0.799   vga_ctrl_i/phase<1>
    SLICE_X32Y109.B      Tilo                  0.235   vga_ctrl_i/phase<0>
                                                       vga_ctrl_i/en_25MHz<1>1_1
    SLICE_X35Y110.C4     net (fanout=1)        0.555   vga_ctrl_i/en_25MHz<1>1
    SLICE_X35Y110.C      Tilo                  0.259   vga_ctrl_i/pixel_x<9>
                                                       vga_ctrl_i/Mcount_pixel_x_val1
    SLICE_X35Y108.B4     net (fanout=9)        0.612   vga_ctrl_i/Mcount_pixel_x_val
    SLICE_X35Y108.CLK    Tas                   0.373   vga_ctrl_i/pixel_x<7>
                                                       vga_ctrl_i/pixel_x_5_rstpot
                                                       vga_ctrl_i/pixel_x_5
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.402ns logic, 1.966ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/test_cnt_2 (SLICE_X30Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready (FF)
  Destination:          fb_less_2d_gpu_i/test_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.078 - 0.072)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready to fb_less_2d_gpu_i/test_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.BQ     Tcko                  0.198   fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
                                                       fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
    SLICE_X30Y109.CE     net (fanout=3)        0.313   fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
    SLICE_X30Y109.CLK    Tckce       (-Th)     0.104   fb_less_2d_gpu_i/test_cnt<2>
                                                       fb_less_2d_gpu_i/test_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.094ns logic, 0.313ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/test_cnt_1 (SLICE_X30Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready (FF)
  Destination:          fb_less_2d_gpu_i/test_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.078 - 0.072)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready to fb_less_2d_gpu_i/test_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.BQ     Tcko                  0.198   fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
                                                       fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
    SLICE_X30Y109.CE     net (fanout=3)        0.313   fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
    SLICE_X30Y109.CLK    Tckce       (-Th)     0.102   fb_less_2d_gpu_i/test_cnt<2>
                                                       fb_less_2d_gpu_i/test_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.096ns logic, 0.313ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point fb_less_2d_gpu_i/test_cnt_0 (SLICE_X30Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready (FF)
  Destination:          fb_less_2d_gpu_i/test_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.078 - 0.072)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready to fb_less_2d_gpu_i/test_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y108.BQ     Tcko                  0.198   fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
                                                       fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
    SLICE_X30Y109.CE     net (fanout=3)        0.313   fb_less_2d_gpu_i/pix_buf_draw_empty_and_ready
    SLICE_X30Y109.CLK    Tckce       (-Th)     0.092   fb_less_2d_gpu_i/test_cnt<2>
                                                       fb_less_2d_gpu_i/test_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.106ns logic, 0.313ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.222ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen/buf_clk_fx/I0
  Logical resource: clk_gen/buf_clk_fx/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga_rst_delay<3>/CLK
  Logical resource: vga_rst_delay_0/CK
  Location pin: SLICE_X30Y105.CLK
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 8.408ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.888ns
  High pulse: 4.444ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: vga_rst_delay<3>/SR
  Logical resource: vga_rst_delay_0/SR
  Location pin: SLICE_X30Y105.SR
  Clock network: n_reset_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     18.050ns|            0|            0|            0|          683|
| TS_clk_gen_clk_fx             |      8.889ns|      4.332ns|          N/A|            0|            0|          683|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    4.332|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 683 paths, 0 nets, and 308 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 08 12:02:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



