Group,Bump/Pin Name,Ball Name,Ball ID,Bump center_x,Bump center_y,Ball center_x,Ball center_y,IO_tile_pin,IO_tile_pin_x,IO_tile_pin_y,IO_tile_pin_z,EFPGA_PIN,GBOX_NAME,Mode_BP_SDR_A_TX,Mode_BP_DDR_A_TX,Mode_RATE_3_A_TX,Mode_RATE_4_A_TX,Mode_RATE_5_A_TX,Mode_RATE_6_A_TX,Mode_RATE_7_A_TX,Mode_RATE_8_A_TX,Mode_RATE_9_A_TX,Mode_RATE_10_A_TX,Mode_BP_SDR_B_TX,Mode_BP_DDR_B_TX,Mode_RATE_3_B_TX,Mode_RATE_4_B_TX,Mode_RATE_5_B_TX,Mode_BP_SDR_A_RX,Mode_BP_DDR_A_RX,Mode_RATE_3_A_RX,Mode_RATE_4_A_RX,Mode_RATE_5_A_RX,Mode_RATE_6_A_RX,Mode_RATE_7_A_RX,Mode_RATE_8_A_RX,Mode_RATE_9_A_RX,Mode_RATE_10_A_RX,Mode_BP_SDR_B_RX,Mode_BP_DDR_B_RX,Mode_RATE_3_B_RX,Mode_RATE_4_B_RX,Mode_RATE_5_B_RX,Ref clock,BANK,ALT Function,Debug Mode,Scan Mode,Mbist Mode,Type,Direction,Voltage,Power Pad,Discription,Voltage2,Remark
System,RST_N,RST_N,,5760,6193,18000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Input,1.8V-3.3V,N,Chip Reset,1.8V-3.3V,
,XIN,XIN,,5890,6193,19000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Input,1.8V-3.3V,N,Crystal Clock,1.8V-3.3V,
,TESTMODE,TESTMODE,,6020,6193,20000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Input,1.8V-3.3V,N,Testmode pin,1.8V-3.3V,
,Bootm0,BOOTM0,,6150,6193,21000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,Debug_0,,,,Input,1.8V-3.3V,N,Boot mode pin,1.8V-3.3V,
,Bootm1,BOOTM1,,6280,6193,22000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,Debug_1,,,,Input,1.8V-3.3V,N,Boot mode pin,1.8V-3.3V,
,Bootm2,BOOTM2,,5825,6080.4,23000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,Debug_2,,,,,1.8V-3.3V,N,Boot mode pin,,
,CLKSEL_0,CLKSEL_0,,5955,6080.4,24000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,,1.8V-3.3V,N,Clock select pin,,
,CLKSEL_1,CLKSEL_1,,6085,6080.4,25000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Input,1.8V-3.3V,N,Clock select pin,1.8V-3.3V,
JTAG,JTAG_TDI,JTAG_TDI,,6215,6080.4,26000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Input,1.8V-3.3V,N,JTAG Data Input,1.8V-3.3V,
,JTAG_TDO,JTAG_TDO,,6345,6080.4,27000,20000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Output,1.8V-3.3V,N,JTAG Data Output,1.8V-3.3V,
,JTAG_TMS,JTAG_TMS,,5760,5967.8,18000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Input,1.8V-3.3V,N,JTAG TMS Bit,1.8V-3.3V,
,JTAG_TCK,JTAG_TCK,,5890,5967.8,19000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Input,1.8V-3.3V,N,JTAG Clock,1.8V-3.3V,
,JTAG_TRSTN,JTAG_TRSTN,,6020,5967.8,20000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Input,1.8V-3.3V,N,JTAG Reset,1.8V-3.3V,
GPIO,GPIO_A_0,GPIO_A_0,,6150,5967.8,21000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_1,GPIO_A_1,,6280,5967.8,22000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_2,GPIO_A_2,,5825,5855.2,23000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_3,GPIO_A_3,,5955,5855.2,24000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_4,GPIO_A_4,,6085,5855.2,25000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_5,GPIO_A_5,,6215,5855.2,26000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_6,GPIO_A_6,,6345,5855.2,27000,21000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_7,GPIO_A_7,,5760,5742.6,18000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_8,GPIO_A_8,,5890,5742.6,19000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_9,GPIO_A_9,,6020,5742.6,20000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_10,GPIO_A_10,,6150,5742.6,21000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_11,GPIO_A_11,,6280,5742.6,22000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_12,GPIO_A_12,,5825,5630,23000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_13,GPIO_A_13,,5955,5630,24000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_14,GPIO_A_14,,6085,5630,25000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_A_15,GPIO_A_15,,6215,5630,26000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,,,,,Inout,1.8V-3.3V,N,FPGA,1.8V-3.3V,
,GPIO_B_0,GPIO_B_0,,6345,5630,27000,22000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,UART0_TX ,,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_1,GPIO_B_1,,5760,5517.4,18000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,UART0_RX ,,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_2,GPIO_B_2,,5890,5517.4,19000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,UART1_TX ,,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_3,GPIO_B_3,,6020,5517.4,20000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,UART1_RX ,,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_4,GPIO_B_4,,6150,5517.4,21000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,SPI_CS ,Debug_3,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_5,GPIO_B_5,,6280,5517.4,22000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,Debug_4,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_6,GPIO_B_6,,5825,5404.8,23000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,SPI_MOSI (DQ0) ,Debug_5,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_7,GPIO_B_7,,5955,5404.8,24000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,SPI_MISO (DQ1) ,Debug_6,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_8,GPIO_B_8,,6085,5404.8,25000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,SPI_DQ2 ,Debug_7,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_9,GPIO_B_9,,6215,5404.8,26000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,SPI_DQ3 ,Debug_8,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_10,GPIO_B_10,,6345,5404.8,27000,23000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,,Debug_9,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_11,GPIO_B_11,,5760,5292.2,18000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,I2C_SDA ,Debug_10,,,,Inout,1.8V-3.3V,N,General Purpose I/O,1.8V-3.3V,
,GPIO_B_12,GPIO_B_12,,5890,5292.2,19000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,UART0_CTS,Debug_11,,,,Inout,1.8V-3.3V,N,SW0,1.8V-3.3V,
,GPIO_B_13,GPIO_B_13,,6020,5292.2,20000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,UART0_RTS,Debug_12,,,,Inout,1.8V-3.3V,N,SW1,1.8V-3.3V,
,GPIO_B_14,GPIO_B_14,,6150,5292.2,21000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,UART1_CTS,Debug_13,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,N,SW2,1.8V-3.3V,
,GPIO_B_15,GPIO_B_15,,6280,5292.2,22000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,UART1_RTS,Debug_14,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,SW3,1.8V-3.3V,
,GPIO_C_0,GPIO_C_0,,5825,5179.6,23000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,sys_clk,,gpt_event_0,Debug_15,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_1,GPIO_C_1,,5955,5179.6,24000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,gpt_event_1,Debug_16,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_2,GPIO_C_2,,6085,5179.6,25000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,gpt_event_2,Debug_17,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_3,GPIO_C_3,,6215,5179.6,26000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,gpt_event_3,Debug_18,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_4,GPIO_C_4,,6345,5179.6,27000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,gpt_pwm_0,Debug_19,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_5,GPIO_C_5,,5760,5067,18000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,gpt_pwm_1,Debug_20,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_6,GPIO_C_6,,5890,5067,19000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,gpt_pwm_2,Debug_21,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_7,GPIO_C_7,,6020,5067,20000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,gpt_pwm_3,Debug_22,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_8,GPIO_C_8,,6150,5067,21000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_23,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_9,GPIO_C_9,,6280,5067,22000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_24,,,SRP_BI_SDS_18V_STB_*,Inout,1.2 / 1.5/ 1.8,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_10,GPIO_C_10,,5825,4954.4,23000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_25,,,,Inout,1.8V-3.3V,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_11,GPIO_C_11,,5955,4954.4,24000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_26,,,,Inout,1.8V-3.3V,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_12,GPIO_C_12,,6085,4954.4,25000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_27,,,??,Inout,,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_13,GPIO_C_13,,6215,4954.4,26000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_28,,,??,Inout,,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_14,GPIO_C_14,,6345,4954.4,27000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_29,,,??,Inout,,,General Purpose I/O,1.8V-3.3V,
,GPIO_C_15,GPIO_C_15,,5760,4841.8,18000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_30,,,,Inout,,,General Purpose I/O,1.8V-3.3V,
GBe,MDIO_MDC ,MDIO_MDC ,,5890,4841.8,19000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Debug_31,,,,Inout,,,,1.8V-3.3V,
,MDIO_DATA ,MDIO_DATA ,,6020,4841.8,20000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,1.8V-3.3V,
,RGMII_TXD0,RGMII_TXD0,,6150,4841.8,21000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Output ,,,,1.2 / 1.5/ 1.8,
,RGMII_TXD1,RGMII_TXD1,,6280,4841.8,22000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Output ,,,,1.2 / 1.5/ 1.8,
,RGMII_TXD2,RGMII_TXD2,,5825,4729.2,23000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Output ,,,,1.2 / 1.5/ 1.8,
,RGMII_TXD3,RGMII_TXD3,,5955,4729.2,24000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Output ,,,,1.2 / 1.5/ 1.8,
,RGMII_TX_CTL ,RGMII_TX_CTL ,,6085,4729.2,25000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Output ,,,,1.2 / 1.5/ 1.8,
,RGMII_TXC,RGMII_TXC,,6215,4729.2,26000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Output ,,,,1.2 / 1.5/ 1.8,
,RGMII_RXD0,RGMII_RXD0,,6345,4729.2,27000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Input ,,,,1.2 / 1.5/ 1.8,
,RGMII_RXD1,RGMII_RXD1,,5760,4616.6,18000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Input ,,,,1.2 / 1.5/ 1.8,
,RGMII_RXD2,RGMII_RXD2,,5890,4616.6,19000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Input ,,,,1.2 / 1.5/ 1.8,
,RGMII_RXD3,RGMII_RXD3,,6020,4616.6,20000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Input ,,,,1.2 / 1.5/ 1.8,
,RGMII_RX_CTL ,RGMII_RX_CTL ,,6150,4616.6,21000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Input,,,,1.2 / 1.5/ 1.9,
,RGMII_RXC ,RGMII_RXC ,,6280,4616.6,22000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Input,,,,1.2 / 1.5/ 1.10,
USB,USB_DP ,USB_DP ,,5825,4504,23000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Inout,,,,,
,USB_DN ,USB_DN ,,5955,4504,24000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Inout,,,,,
,USB_XTAL_OUT,USB_XTAL_OUT,,6085,4504,25000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Output,,,,,
,USB_XTAL_IN ,USB_XTAL_IN ,,6215,4504,26000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Input,,,,,
I2C CLK,I2C_SCL ,I2C_SCL ,,6345,4504,27000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
SPI CLK,SPI_SCLK ,SPI_SCLK ,,5760,4504,17000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
GPT,GPT_RTC,GPT_RTC,,5890,4504,16000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,Inout,,,,,
DDR,PAD_MEM_DQS_N[0],PAD_MEM_DQS_N[0],,1600,6193,3000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQS_N[1],PAD_MEM_DQS_N[1],,1730,6193,4000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQS_N[2],PAD_MEM_DQS_N[2],,1860,6193,5000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQS_N[3],PAD_MEM_DQS_N[3],,1990,6193,6000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQS[0],PAD_MEM_DQS[0],,2120,6193,7000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQS[1],PAD_MEM_DQS[1],,2250,6193,8000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQS[2],PAD_MEM_DQS[2],,2380,6193,9000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQS[3],PAD_MEM_DQS[3],,2510,6193,10000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[0],PAD_MEM_DQ[0],,2640,6193,11000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[1],PAD_MEM_DQ[1],,2770,6193,12000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[2],PAD_MEM_DQ[2],,2900,6193,13000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[3],PAD_MEM_DQ[3],,3030,6193,14000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[4],PAD_MEM_DQ[4],,3160,6193,15000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[5],PAD_MEM_DQ[5],,3290,6193,16000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[6],PAD_MEM_DQ[6],,3420,6193,17000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[7],PAD_MEM_DQ[7],,3550,6193,18000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[8],PAD_MEM_DQ[8],,3680,6193,19000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[9],PAD_MEM_DQ[9],,3810,6193,20000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[10],PAD_MEM_DQ[10],,3940,6193,21000,27000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[11],PAD_MEM_DQ[11],,1665,6080.4,3000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[12],PAD_MEM_DQ[12],,1795,6080.4,4000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[13],PAD_MEM_DQ[13],,1925,6080.4,5000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[14],PAD_MEM_DQ[14],,2055,6080.4,6000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[15],PAD_MEM_DQ[15],,2185,6080.4,7000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[16],PAD_MEM_DQ[16],,2315,6080.4,8000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[17],PAD_MEM_DQ[17],,2445,6080.4,9000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[18],PAD_MEM_DQ[18],,2575,6080.4,10000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[19],PAD_MEM_DQ[19],,2705,6080.4,11000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[20],PAD_MEM_DQ[20],,2835,6080.4,12000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[21],PAD_MEM_DQ[21],,2965,6080.4,13000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[22],PAD_MEM_DQ[22],,3095,6080.4,14000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[23],PAD_MEM_DQ[23],,3225,6080.4,15000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[24],PAD_MEM_DQ[24],,3355,6080.4,16000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[25],PAD_MEM_DQ[25],,3485,6080.4,17000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[26],PAD_MEM_DQ[26],,3615,6080.4,18000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[27],PAD_MEM_DQ[27],,3745,6080.4,19000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[28],PAD_MEM_DQ[28],,3875,6080.4,20000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[29],PAD_MEM_DQ[29],,4005,6080.4,21000,26000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[30],PAD_MEM_DQ[30],,1600,5967.8,3000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DQ[31],PAD_MEM_DQ[31],,1730,5967.8,4000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DM[0],PAD_MEM_DM[0],,1860,5967.8,5000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DM[1],PAD_MEM_DM[1],,1990,5967.8,6000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DM[2],PAD_MEM_DM[2],,2120,5967.8,7000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_DM[3],PAD_MEM_DM[3],,2250,5967.8,8000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CLK[0],PAD_MEM_CLK[0],,2380,5967.8,9000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CLK[1],PAD_MEM_CLK[1],,2510,5967.8,10000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CLK_N[0],PAD_MEM_CLK_N[0],,2640,5967.8,11000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CLK_N[1],PAD_MEM_CLK_N[1],,2770,5967.8,12000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[0],PAD_MEM_CTL[0],,2900,5967.8,13000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[1],PAD_MEM_CTL[1],,3030,5967.8,14000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[2],PAD_MEM_CTL[2],,3160,5967.8,15000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[3],PAD_MEM_CTL[3],,3290,5967.8,16000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[4],PAD_MEM_CTL[4],,3420,5967.8,17000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[5],PAD_MEM_CTL[5],,3550,5967.8,18000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[6],PAD_MEM_CTL[6],,3680,5967.8,19000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[7],PAD_MEM_CTL[7],,3810,5967.8,20000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[8],PAD_MEM_CTL[8],,3940,5967.8,21000,25000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[9],PAD_MEM_CTL[9],,1600,5855.2,3000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[10],PAD_MEM_CTL[10],,1730,5855.2,4000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[11],PAD_MEM_CTL[11],,1860,5855.2,5000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[12],PAD_MEM_CTL[12],,1990,5855.2,6000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[13],PAD_MEM_CTL[13],,2120,5855.2,7000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[14],PAD_MEM_CTL[14],,2250,5855.2,8000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[15],PAD_MEM_CTL[15],,2380,5855.2,9000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[16],PAD_MEM_CTL[16],,2510,5855.2,10000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[17],PAD_MEM_CTL[17],,2640,5855.2,11000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[18],PAD_MEM_CTL[18],,2770,5855.2,12000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[19],PAD_MEM_CTL[19],,2900,5855.2,13000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[20],PAD_MEM_CTL[20],,3030,5855.2,14000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[21],PAD_MEM_CTL[21],,3160,5855.2,15000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[22],PAD_MEM_CTL[22],,3290,5855.2,16000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[23],PAD_MEM_CTL[23],,3420,5855.2,17000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[24],PAD_MEM_CTL[24],,3550,5855.2,18000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[25],PAD_MEM_CTL[25],,3680,5855.2,19000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[26],PAD_MEM_CTL[26],,3810,5855.2,20000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[27],PAD_MEM_CTL[27],,3940,5855.2,21000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
,PAD_MEM_CTL[28],PAD_MEM_CTL[28],,4070,5855.2,22000,24000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Inout,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_0,0,1,0,F2A_0,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_1,0,1,1,F2A_1,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_2,0,1,2,F2A_2,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_3,0,1,3,F2A_3,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_4,0,1,4,F2A_4,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_5,0,1,5,F2A_5,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_6,0,1,6,F2A_6,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_7,0,1,7,F2A_7,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_1_8,0,1,8,F2A_8,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_1_24,0,1,24,A2F_24,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_1_25,0,1,25,A2F_25,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_1_26,0,1,26,A2F_26,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_1_27,0,1,27,A2F_27,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_1_28,0,1,28,A2F_28,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_1_29,0,1,29,A2F_29,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_1_30,0,1,30,A2F_30,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_1_31,0,1,31,A2F_31,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_1_32,0,1,32,A2F_32,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_1_33,0,1,33,A2F_33,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_1_34,0,1,34,A2F_34,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,70,40,1000,1000,FPGA_0_2_0,0,2,0,F2A_48,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_1,0,2,1,F2A_49,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_2,0,2,2,F2A_50,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_3,0,2,3,F2A_51,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_4,0,2,4,F2A_52,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_5,0,2,5,F2A_53,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_6,0,2,6,F2A_54,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_7,0,2,7,F2A_55,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_8,0,2,8,F2A_56,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_9,0,2,9,F2A_57,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,200,40,1000,2000,FPGA_0_2_10,0,2,10,F2A_58,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_2_11,0,2,11,F2A_59,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_2_12,0,2,12,F2A_60,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_2_13,0,2,13,F2A_61,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,330,40,1000,3000,FPGA_0_2_14,0,2,14,F2A_62,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_15,0,2,15,F2A_63,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_16,0,2,16,F2A_64,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,720,40,1000,6000,FPGA_0_2_17,0,2,17,F2A_65,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,720,40,1000,6000,FPGA_0_2_18,0,2,18,F2A_66,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,720,40,1000,6000,FPGA_0_2_19,0,2,19,F2A_67,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,720,40,1000,6000,FPGA_0_2_20,0,2,20,F2A_68,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,720,40,1000,6000,FPGA_0_2_21,0,2,21,F2A_69,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,720,40,1000,6000,FPGA_0_2_22,0,2,22,F2A_70,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,720,40,1000,6000,FPGA_0_2_23,0,2,23,F2A_71,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_2_24,0,2,24,A2F_72,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_2_25,0,2,25,A2F_73,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_2_26,0,2,26,A2F_74,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_2_27,0,2,27,A2F_75,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,460,40,1000,4000,FPGA_0_2_28,0,2,28,A2F_76,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_29,0,2,29,A2F_77,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_30,0,2,30,A2F_78,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_31,0,2,31,A2F_79,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_32,0,2,32,A2F_80,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_33,0,2,33,A2F_81,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_34,0,2,34,A2F_82,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_35,0,2,35,A2F_83,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_1,Bank_VL_1_1,FAKE,590,40,1000,5000,FPGA_0_2_36,0,2,36,A2F_84,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,980,40,2000,1000,FPGA_0_2_37,0,2,37,A2F_85,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,980,40,2000,1000,FPGA_0_2_38,0,2,38,A2F_86,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_2,Bank_VL_1_2,FAKE,980,40,2000,1000,FPGA_0_2_39,0,2,39,A2F_87,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,70,40,1000,1000,FPGA_0_3_0,0,3,0,F2A_96,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_1,0,3,1,F2A_97,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_2,0,3,2,F2A_98,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_3,0,3,3,F2A_99,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_4,0,3,4,F2A_100,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_5,0,3,5,F2A_101,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_6,0,3,6,F2A_102,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_7,0,3,7,F2A_103,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_8,0,3,8,F2A_104,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_9,0,3,9,F2A_105,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,200,40,1000,2000,FPGA_0_3_10,0,3,10,F2A_106,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,330,40,1000,3000,FPGA_0_3_11,0,3,11,F2A_107,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,330,40,1000,3000,FPGA_0_3_12,0,3,12,F2A_108,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,330,40,1000,3000,FPGA_0_3_13,0,3,13,F2A_109,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,330,40,1000,3000,FPGA_0_3_14,0,3,14,F2A_110,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_15,0,3,15,F2A_111,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_16,0,3,16,F2A_112,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,720,40,1000,6000,FPGA_0_3_17,0,3,17,F2A_113,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,720,40,1000,6000,FPGA_0_3_18,0,3,18,F2A_114,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,720,40,1000,6000,FPGA_0_3_19,0,3,19,F2A_115,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,720,40,1000,6000,FPGA_0_3_20,0,3,20,F2A_116,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,720,40,1000,6000,FPGA_0_3_21,0,3,21,F2A_117,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,720,40,1000,6000,FPGA_0_3_22,0,3,22,F2A_118,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,720,40,1000,6000,FPGA_0_3_23,0,3,23,F2A_119,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,460,40,1000,4000,FPGA_0_3_24,0,3,24,A2F_120,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,460,40,1000,4000,FPGA_0_3_25,0,3,25,A2F_121,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,460,40,1000,4000,FPGA_0_3_26,0,3,26,A2F_122,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,460,40,1000,4000,FPGA_0_3_27,0,3,27,A2F_123,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,460,40,1000,4000,FPGA_0_3_28,0,3,28,A2F_124,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_29,0,3,29,A2F_125,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_30,0,3,30,A2F_126,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_31,0,3,31,A2F_127,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_32,0,3,32,A2F_128,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_33,0,3,33,A2F_129,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_34,0,3,34,A2F_130,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_35,0,3,35,A2F_131,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_3,Bank_VL_1_3,FAKE,590,40,1000,5000,FPGA_0_3_36,0,3,36,A2F_132,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,980,40,2000,1000,FPGA_0_3_37,0,3,37,A2F_133,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,980,40,2000,1000,FPGA_0_3_38,0,3,38,A2F_134,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_4,Bank_VL_1_4,FAKE,980,40,2000,1000,FPGA_0_3_39,0,3,39,A2F_135,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,70,40,1000,1000,FPGA_0_4_0,0,4,0,F2A_144,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_1,0,4,1,F2A_145,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_2,0,4,2,F2A_146,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_3,0,4,3,F2A_147,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_4,0,4,4,F2A_148,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_5,0,4,5,F2A_149,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_6,0,4,6,F2A_150,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_7,0,4,7,F2A_151,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_8,0,4,8,F2A_152,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_9,0,4,9,F2A_153,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,200,40,1000,2000,FPGA_0_4_10,0,4,10,F2A_154,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,330,40,1000,3000,FPGA_0_4_11,0,4,11,F2A_155,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,330,40,1000,3000,FPGA_0_4_12,0,4,12,F2A_156,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,330,40,1000,3000,FPGA_0_4_13,0,4,13,F2A_157,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,330,40,1000,3000,FPGA_0_4_14,0,4,14,F2A_158,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_15,0,4,15,F2A_159,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_16,0,4,16,F2A_160,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,720,40,1000,6000,FPGA_0_4_17,0,4,17,F2A_161,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,720,40,1000,6000,FPGA_0_4_18,0,4,18,F2A_162,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,720,40,1000,6000,FPGA_0_4_19,0,4,19,F2A_163,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,720,40,1000,6000,FPGA_0_4_20,0,4,20,F2A_164,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,720,40,1000,6000,FPGA_0_4_21,0,4,21,F2A_165,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,720,40,1000,6000,FPGA_0_4_22,0,4,22,F2A_166,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,720,40,1000,6000,FPGA_0_4_23,0,4,23,F2A_167,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,460,40,1000,4000,FPGA_0_4_24,0,4,24,A2F_168,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,460,40,1000,4000,FPGA_0_4_25,0,4,25,A2F_169,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,460,40,1000,4000,FPGA_0_4_26,0,4,26,A2F_170,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,460,40,1000,4000,FPGA_0_4_27,0,4,27,A2F_171,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,460,40,1000,4000,FPGA_0_4_28,0,4,28,A2F_172,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_29,0,4,29,A2F_173,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_30,0,4,30,A2F_174,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_31,0,4,31,A2F_175,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_32,0,4,32,A2F_176,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_33,0,4,33,A2F_177,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_34,0,4,34,A2F_178,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_35,0,4,35,A2F_179,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_5,Bank_VL_1_5,FAKE,590,40,1000,5000,FPGA_0_4_36,0,4,36,A2F_180,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,980,40,2000,1000,FPGA_0_4_37,0,4,37,A2F_181,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,980,40,2000,1000,FPGA_0_4_38,0,4,38,A2F_182,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_6,Bank_VL_1_6,FAKE,980,40,2000,1000,FPGA_0_4_39,0,4,39,A2F_183,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,70,40,1000,1000,FPGA_0_5_0,0,5,0,F2A_192,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_1,0,5,1,F2A_193,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_2,0,5,2,F2A_194,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_3,0,5,3,F2A_195,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_4,0,5,4,F2A_196,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_5,0,5,5,F2A_197,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_6,0,5,6,F2A_198,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_7,0,5,7,F2A_199,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_8,0,5,8,F2A_200,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_9,0,5,9,F2A_201,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,200,40,1000,2000,FPGA_0_5_10,0,5,10,F2A_202,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,330,40,1000,3000,FPGA_0_5_11,0,5,11,F2A_203,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,330,40,1000,3000,FPGA_0_5_12,0,5,12,F2A_204,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,330,40,1000,3000,FPGA_0_5_13,0,5,13,F2A_205,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,330,40,1000,3000,FPGA_0_5_14,0,5,14,F2A_206,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_15,0,5,15,F2A_207,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_16,0,5,16,F2A_208,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,720,40,1000,6000,FPGA_0_5_17,0,5,17,F2A_209,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,720,40,1000,6000,FPGA_0_5_18,0,5,18,F2A_210,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,720,40,1000,6000,FPGA_0_5_19,0,5,19,F2A_211,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,720,40,1000,6000,FPGA_0_5_20,0,5,20,F2A_212,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,720,40,1000,6000,FPGA_0_5_21,0,5,21,F2A_213,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,720,40,1000,6000,FPGA_0_5_22,0,5,22,F2A_214,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,720,40,1000,6000,FPGA_0_5_23,0,5,23,F2A_215,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,460,40,1000,4000,FPGA_0_5_24,0,5,24,A2F_216,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,460,40,1000,4000,FPGA_0_5_25,0,5,25,A2F_217,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,460,40,1000,4000,FPGA_0_5_26,0,5,26,A2F_218,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,460,40,1000,4000,FPGA_0_5_27,0,5,27,A2F_219,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,460,40,1000,4000,FPGA_0_5_28,0,5,28,A2F_220,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_29,0,5,29,A2F_221,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_30,0,5,30,A2F_222,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_31,0,5,31,A2F_223,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_32,0,5,32,A2F_224,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_33,0,5,33,A2F_225,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_34,0,5,34,A2F_226,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_35,0,5,35,A2F_227,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_7,Bank_VL_1_7,FAKE,590,40,1000,5000,FPGA_0_5_36,0,5,36,A2F_228,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,980,40,2000,1000,FPGA_0_5_37,0,5,37,A2F_229,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,980,40,2000,1000,FPGA_0_5_38,0,5,38,A2F_230,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_8,Bank_VL_1_8,FAKE,980,40,2000,1000,FPGA_0_5_39,0,5,39,A2F_231,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,70,40,1000,1000,FPGA_0_6_0,0,6,0,F2A_240,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_1,0,6,1,F2A_241,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_2,0,6,2,F2A_242,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_3,0,6,3,F2A_243,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_4,0,6,4,F2A_244,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_5,0,6,5,F2A_245,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_6,0,6,6,F2A_246,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_7,0,6,7,F2A_247,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_8,0,6,8,F2A_248,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_9,0,6,9,F2A_249,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,200,40,1000,2000,FPGA_0_6_10,0,6,10,F2A_250,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,330,40,1000,3000,FPGA_0_6_11,0,6,11,F2A_251,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,330,40,1000,3000,FPGA_0_6_12,0,6,12,F2A_252,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,330,40,1000,3000,FPGA_0_6_13,0,6,13,F2A_253,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,330,40,1000,3000,FPGA_0_6_14,0,6,14,F2A_254,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_15,0,6,15,F2A_255,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_16,0,6,16,F2A_256,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,720,40,1000,6000,FPGA_0_6_17,0,6,17,F2A_257,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,720,40,1000,6000,FPGA_0_6_18,0,6,18,F2A_258,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,720,40,1000,6000,FPGA_0_6_19,0,6,19,F2A_259,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,720,40,1000,6000,FPGA_0_6_20,0,6,20,F2A_260,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,720,40,1000,6000,FPGA_0_6_21,0,6,21,F2A_261,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,720,40,1000,6000,FPGA_0_6_22,0,6,22,F2A_262,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,720,40,1000,6000,FPGA_0_6_23,0,6,23,F2A_263,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,460,40,1000,4000,FPGA_0_6_24,0,6,24,A2F_264,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,460,40,1000,4000,FPGA_0_6_25,0,6,25,A2F_265,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,460,40,1000,4000,FPGA_0_6_26,0,6,26,A2F_266,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,460,40,1000,4000,FPGA_0_6_27,0,6,27,A2F_267,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,460,40,1000,4000,FPGA_0_6_28,0,6,28,A2F_268,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_29,0,6,29,A2F_269,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_30,0,6,30,A2F_270,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_31,0,6,31,A2F_271,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_32,0,6,32,A2F_272,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_33,0,6,33,A2F_273,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_34,0,6,34,A2F_274,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_35,0,6,35,A2F_275,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_9,Bank_VL_1_9,FAKE,590,40,1000,5000,FPGA_0_6_36,0,6,36,A2F_276,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,980,40,2000,1000,FPGA_0_6_37,0,6,37,A2F_277,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,980,40,2000,1000,FPGA_0_6_38,0,6,38,A2F_278,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_10,Bank_VL_1_10,FAKE,980,40,2000,1000,FPGA_0_6_39,0,6,39,A2F_279,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,70,40,1000,1000,FPGA_0_7_0,0,7,0,F2A_288,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_1,0,7,1,F2A_289,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_2,0,7,2,F2A_290,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_3,0,7,3,F2A_291,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_4,0,7,4,F2A_292,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_5,0,7,5,F2A_293,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_6,0,7,6,F2A_294,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_7,0,7,7,F2A_295,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_8,0,7,8,F2A_296,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_9,0,7,9,F2A_297,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,200,40,1000,2000,FPGA_0_7_10,0,7,10,F2A_298,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,330,40,1000,3000,FPGA_0_7_11,0,7,11,F2A_299,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,330,40,1000,3000,FPGA_0_7_12,0,7,12,F2A_300,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,330,40,1000,3000,FPGA_0_7_13,0,7,13,F2A_301,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,330,40,1000,3000,FPGA_0_7_14,0,7,14,F2A_302,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_15,0,7,15,F2A_303,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_16,0,7,16,F2A_304,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,720,40,1000,6000,FPGA_0_7_17,0,7,17,F2A_305,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,720,40,1000,6000,FPGA_0_7_18,0,7,18,F2A_306,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,720,40,1000,6000,FPGA_0_7_19,0,7,19,F2A_307,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,720,40,1000,6000,FPGA_0_7_20,0,7,20,F2A_308,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,720,40,1000,6000,FPGA_0_7_21,0,7,21,F2A_309,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,720,40,1000,6000,FPGA_0_7_22,0,7,22,F2A_310,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,720,40,1000,6000,FPGA_0_7_23,0,7,23,F2A_311,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,460,40,1000,4000,FPGA_0_7_24,0,7,24,A2F_312,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,460,40,1000,4000,FPGA_0_7_25,0,7,25,A2F_313,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,460,40,1000,4000,FPGA_0_7_26,0,7,26,A2F_314,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,460,40,1000,4000,FPGA_0_7_27,0,7,27,A2F_315,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,460,40,1000,4000,FPGA_0_7_28,0,7,28,A2F_316,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_29,0,7,29,A2F_317,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_30,0,7,30,A2F_318,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_31,0,7,31,A2F_319,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_32,0,7,32,A2F_320,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_33,0,7,33,A2F_321,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_34,0,7,34,A2F_322,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_35,0,7,35,A2F_323,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_11,Bank_VL_1_11,FAKE,590,40,1000,5000,FPGA_0_7_36,0,7,36,A2F_324,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,980,40,2000,1000,FPGA_0_7_37,0,7,37,A2F_325,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,980,40,2000,1000,FPGA_0_7_38,0,7,38,A2F_326,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_12,Bank_VL_1_12,FAKE,980,40,2000,1000,FPGA_0_7_39,0,7,39,A2F_327,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,70,40,1000,1000,FPGA_0_8_0,0,8,0,F2A_336,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_1,0,8,1,F2A_337,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_2,0,8,2,F2A_338,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_3,0,8,3,F2A_339,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_4,0,8,4,F2A_340,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_5,0,8,5,F2A_341,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_6,0,8,6,F2A_342,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_7,0,8,7,F2A_343,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_8,0,8,8,F2A_344,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_9,0,8,9,F2A_345,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,200,40,1000,2000,FPGA_0_8_10,0,8,10,F2A_346,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,330,40,1000,3000,FPGA_0_8_11,0,8,11,F2A_347,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,330,40,1000,3000,FPGA_0_8_12,0,8,12,F2A_348,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,330,40,1000,3000,FPGA_0_8_13,0,8,13,F2A_349,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,330,40,1000,3000,FPGA_0_8_14,0,8,14,F2A_350,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_15,0,8,15,F2A_351,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_16,0,8,16,F2A_352,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,720,40,1000,6000,FPGA_0_8_17,0,8,17,F2A_353,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,720,40,1000,6000,FPGA_0_8_18,0,8,18,F2A_354,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,720,40,1000,6000,FPGA_0_8_19,0,8,19,F2A_355,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,720,40,1000,6000,FPGA_0_8_20,0,8,20,F2A_356,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,720,40,1000,6000,FPGA_0_8_21,0,8,21,F2A_357,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,720,40,1000,6000,FPGA_0_8_22,0,8,22,F2A_358,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,720,40,1000,6000,FPGA_0_8_23,0,8,23,F2A_359,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,460,40,1000,4000,FPGA_0_8_24,0,8,24,A2F_360,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,460,40,1000,4000,FPGA_0_8_25,0,8,25,A2F_361,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,460,40,1000,4000,FPGA_0_8_26,0,8,26,A2F_362,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,460,40,1000,4000,FPGA_0_8_27,0,8,27,A2F_363,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,460,40,1000,4000,FPGA_0_8_28,0,8,28,A2F_364,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_29,0,8,29,A2F_365,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_30,0,8,30,A2F_366,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_31,0,8,31,A2F_367,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_32,0,8,32,A2F_368,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_33,0,8,33,A2F_369,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_34,0,8,34,A2F_370,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_35,0,8,35,A2F_371,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_13,Bank_VL_1_13,FAKE,590,40,1000,5000,FPGA_0_8_36,0,8,36,A2F_372,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,980,40,2000,1000,FPGA_0_8_37,0,8,37,A2F_373,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,980,40,2000,1000,FPGA_0_8_38,0,8,38,A2F_374,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_14,Bank_VL_1_14,FAKE,980,40,2000,1000,FPGA_0_8_39,0,8,39,A2F_375,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,70,40,1000,1000,FPGA_0_9_0,0,9,0,F2A_384,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_1,0,9,1,F2A_385,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_2,0,9,2,F2A_386,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_3,0,9,3,F2A_387,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_4,0,9,4,F2A_388,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_5,0,9,5,F2A_389,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_6,0,9,6,F2A_390,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_7,0,9,7,F2A_391,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_8,0,9,8,F2A_392,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_9,0,9,9,F2A_393,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,200,40,1000,2000,FPGA_0_9_10,0,9,10,F2A_394,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,330,40,1000,3000,FPGA_0_9_11,0,9,11,F2A_395,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,330,40,1000,3000,FPGA_0_9_12,0,9,12,F2A_396,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,330,40,1000,3000,FPGA_0_9_13,0,9,13,F2A_397,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,330,40,1000,3000,FPGA_0_9_14,0,9,14,F2A_398,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_15,0,9,15,F2A_399,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_16,0,9,16,F2A_400,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,720,40,1000,6000,FPGA_0_9_17,0,9,17,F2A_401,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,720,40,1000,6000,FPGA_0_9_18,0,9,18,F2A_402,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,720,40,1000,6000,FPGA_0_9_19,0,9,19,F2A_403,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,720,40,1000,6000,FPGA_0_9_20,0,9,20,F2A_404,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,720,40,1000,6000,FPGA_0_9_21,0,9,21,F2A_405,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,720,40,1000,6000,FPGA_0_9_22,0,9,22,F2A_406,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,720,40,1000,6000,FPGA_0_9_23,0,9,23,F2A_407,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,460,40,1000,4000,FPGA_0_9_24,0,9,24,A2F_408,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,460,40,1000,4000,FPGA_0_9_25,0,9,25,A2F_409,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,460,40,1000,4000,FPGA_0_9_26,0,9,26,A2F_410,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,460,40,1000,4000,FPGA_0_9_27,0,9,27,A2F_411,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,460,40,1000,4000,FPGA_0_9_28,0,9,28,A2F_412,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_29,0,9,29,A2F_413,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_30,0,9,30,A2F_414,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_31,0,9,31,A2F_415,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_32,0,9,32,A2F_416,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_33,0,9,33,A2F_417,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_34,0,9,34,A2F_418,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_35,0,9,35,A2F_419,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_15,Bank_VL_1_15,FAKE,590,40,1000,5000,FPGA_0_9_36,0,9,36,A2F_420,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,980,40,2000,1000,FPGA_0_9_37,0,9,37,A2F_421,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,980,40,2000,1000,FPGA_0_9_38,0,9,38,A2F_422,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_16,Bank_VL_1_16,FAKE,980,40,2000,1000,FPGA_0_9_39,0,9,39,A2F_423,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,70,40,1000,1000,FPGA_0_10_0,0,10,0,F2A_432,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_1,0,10,1,F2A_433,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_2,0,10,2,F2A_434,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_3,0,10,3,F2A_435,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_4,0,10,4,F2A_436,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_5,0,10,5,F2A_437,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_6,0,10,6,F2A_438,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_7,0,10,7,F2A_439,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_8,0,10,8,F2A_440,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_9,0,10,9,F2A_441,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,200,40,1000,2000,FPGA_0_10_10,0,10,10,F2A_442,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,330,40,1000,3000,FPGA_0_10_11,0,10,11,F2A_443,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,330,40,1000,3000,FPGA_0_10_12,0,10,12,F2A_444,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,330,40,1000,3000,FPGA_0_10_13,0,10,13,F2A_445,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,330,40,1000,3000,FPGA_0_10_14,0,10,14,F2A_446,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_15,0,10,15,F2A_447,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_16,0,10,16,F2A_448,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,720,40,1000,6000,FPGA_0_10_17,0,10,17,F2A_449,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,720,40,1000,6000,FPGA_0_10_18,0,10,18,F2A_450,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,720,40,1000,6000,FPGA_0_10_19,0,10,19,F2A_451,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,720,40,1000,6000,FPGA_0_10_20,0,10,20,F2A_452,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,720,40,1000,6000,FPGA_0_10_21,0,10,21,F2A_453,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,720,40,1000,6000,FPGA_0_10_22,0,10,22,F2A_454,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,720,40,1000,6000,FPGA_0_10_23,0,10,23,F2A_455,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,460,40,1000,4000,FPGA_0_10_24,0,10,24,A2F_456,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,460,40,1000,4000,FPGA_0_10_25,0,10,25,A2F_457,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,460,40,1000,4000,FPGA_0_10_26,0,10,26,A2F_458,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,460,40,1000,4000,FPGA_0_10_27,0,10,27,A2F_459,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,460,40,1000,4000,FPGA_0_10_28,0,10,28,A2F_460,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_29,0,10,29,A2F_461,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_30,0,10,30,A2F_462,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_31,0,10,31,A2F_463,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_32,0,10,32,A2F_464,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_33,0,10,33,A2F_465,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_34,0,10,34,A2F_466,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_35,0,10,35,A2F_467,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_17,Bank_VL_1_17,FAKE,590,40,1000,5000,FPGA_0_10_36,0,10,36,A2F_468,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,980,40,2000,1000,FPGA_0_10_37,0,10,37,A2F_469,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,980,40,2000,1000,FPGA_0_10_38,0,10,38,A2F_470,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_18,Bank_VL_1_18,FAKE,980,40,2000,1000,FPGA_0_10_39,0,10,39,A2F_471,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,70,40,1000,1000,FPGA_0_11_0,0,11,0,F2A_480,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_1,0,11,1,F2A_481,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_2,0,11,2,F2A_482,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_3,0,11,3,F2A_483,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_4,0,11,4,F2A_484,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_5,0,11,5,F2A_485,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_6,0,11,6,F2A_486,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_7,0,11,7,F2A_487,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_8,0,11,8,F2A_488,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_9,0,11,9,F2A_489,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,200,40,1000,2000,FPGA_0_11_10,0,11,10,F2A_490,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,330,40,1000,3000,FPGA_0_11_11,0,11,11,F2A_491,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,330,40,1000,3000,FPGA_0_11_12,0,11,12,F2A_492,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,330,40,1000,3000,FPGA_0_11_13,0,11,13,F2A_493,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,330,40,1000,3000,FPGA_0_11_14,0,11,14,F2A_494,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_15,0,11,15,F2A_495,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_16,0,11,16,F2A_496,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,720,40,1000,6000,FPGA_0_11_17,0,11,17,F2A_497,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,720,40,1000,6000,FPGA_0_11_18,0,11,18,F2A_498,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,720,40,1000,6000,FPGA_0_11_19,0,11,19,F2A_499,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,720,40,1000,6000,FPGA_0_11_20,0,11,20,F2A_500,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,720,40,1000,6000,FPGA_0_11_21,0,11,21,F2A_501,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,720,40,1000,6000,FPGA_0_11_22,0,11,22,F2A_502,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,720,40,1000,6000,FPGA_0_11_23,0,11,23,F2A_503,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,460,40,1000,4000,FPGA_0_11_24,0,11,24,A2F_504,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,460,40,1000,4000,FPGA_0_11_25,0,11,25,A2F_505,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,460,40,1000,4000,FPGA_0_11_26,0,11,26,A2F_506,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,460,40,1000,4000,FPGA_0_11_27,0,11,27,A2F_507,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,460,40,1000,4000,FPGA_0_11_28,0,11,28,A2F_508,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_29,0,11,29,A2F_509,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_30,0,11,30,A2F_510,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_31,0,11,31,A2F_511,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_32,0,11,32,A2F_512,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_33,0,11,33,A2F_513,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_34,0,11,34,A2F_514,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_35,0,11,35,A2F_515,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_19,Bank_VL_1_19,FAKE,590,40,1000,5000,FPGA_0_11_36,0,11,36,A2F_516,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,980,40,2000,1000,FPGA_0_11_37,0,11,37,A2F_517,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,980,40,2000,1000,FPGA_0_11_38,0,11,38,A2F_518,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_20,Bank_VL_1_20,FAKE,980,40,2000,1000,FPGA_0_11_39,0,11,39,A2F_519,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_0,0,12,0,F2A_528,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_1,0,12,1,F2A_529,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_2,0,12,2,F2A_530,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_3,0,12,3,F2A_531,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_4,0,12,4,F2A_532,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_5,0,12,5,F2A_533,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_6,0,12,6,F2A_534,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_7,0,12,7,F2A_535,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_12_8,0,12,8,F2A_536,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_12_24,0,12,24,A2F_552,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_12_25,0,12,25,A2F_553,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_12_26,0,12,26,A2F_554,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_12_27,0,12,27,A2F_555,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_12_28,0,12,28,A2F_556,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_12_29,0,12,29,A2F_557,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_12_30,0,12,30,A2F_558,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_12_31,0,12,31,A2F_559,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_12_32,0,12,32,A2F_560,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_12_33,0,12,33,A2F_561,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_12_34,0,12,34,A2F_562,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,70,40,1000,1000,FPGA_0_13_0,0,13,0,F2A_576,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_1,0,13,1,F2A_577,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_2,0,13,2,F2A_578,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_3,0,13,3,F2A_579,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_4,0,13,4,F2A_580,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_5,0,13,5,F2A_581,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_6,0,13,6,F2A_582,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_7,0,13,7,F2A_583,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_8,0,13,8,F2A_584,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_9,0,13,9,F2A_585,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,200,40,1000,2000,FPGA_0_13_10,0,13,10,F2A_586,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_13_11,0,13,11,F2A_587,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_13_12,0,13,12,F2A_588,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_13_13,0,13,13,F2A_589,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,330,40,1000,3000,FPGA_0_13_14,0,13,14,F2A_590,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_15,0,13,15,F2A_591,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_16,0,13,16,F2A_592,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,720,40,1000,6000,FPGA_0_13_17,0,13,17,F2A_593,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,720,40,1000,6000,FPGA_0_13_18,0,13,18,F2A_594,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,720,40,1000,6000,FPGA_0_13_19,0,13,19,F2A_595,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,720,40,1000,6000,FPGA_0_13_20,0,13,20,F2A_596,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,720,40,1000,6000,FPGA_0_13_21,0,13,21,F2A_597,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,720,40,1000,6000,FPGA_0_13_22,0,13,22,F2A_598,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,720,40,1000,6000,FPGA_0_13_23,0,13,23,F2A_599,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_13_24,0,13,24,A2F_600,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_13_25,0,13,25,A2F_601,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_13_26,0,13,26,A2F_602,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_13_27,0,13,27,A2F_603,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,460,40,1000,4000,FPGA_0_13_28,0,13,28,A2F_604,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_29,0,13,29,A2F_605,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_30,0,13,30,A2F_606,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_31,0,13,31,A2F_607,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_32,0,13,32,A2F_608,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_33,0,13,33,A2F_609,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_34,0,13,34,A2F_610,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_35,0,13,35,A2F_611,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_21,Bank_VL_1_21,FAKE,590,40,1000,5000,FPGA_0_13_36,0,13,36,A2F_612,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,980,40,2000,1000,FPGA_0_13_37,0,13,37,A2F_613,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,980,40,2000,1000,FPGA_0_13_38,0,13,38,A2F_614,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_22,Bank_VL_1_22,FAKE,980,40,2000,1000,FPGA_0_13_39,0,13,39,A2F_615,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,70,40,1000,1000,FPGA_0_14_0,0,14,0,F2A_624,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_1,0,14,1,F2A_625,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_2,0,14,2,F2A_626,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_3,0,14,3,F2A_627,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_4,0,14,4,F2A_628,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_5,0,14,5,F2A_629,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_6,0,14,6,F2A_630,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_7,0,14,7,F2A_631,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_8,0,14,8,F2A_632,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_9,0,14,9,F2A_633,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,200,40,1000,2000,FPGA_0_14_10,0,14,10,F2A_634,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,330,40,1000,3000,FPGA_0_14_11,0,14,11,F2A_635,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,330,40,1000,3000,FPGA_0_14_12,0,14,12,F2A_636,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,330,40,1000,3000,FPGA_0_14_13,0,14,13,F2A_637,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,330,40,1000,3000,FPGA_0_14_14,0,14,14,F2A_638,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_15,0,14,15,F2A_639,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_16,0,14,16,F2A_640,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,720,40,1000,6000,FPGA_0_14_17,0,14,17,F2A_641,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,720,40,1000,6000,FPGA_0_14_18,0,14,18,F2A_642,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,720,40,1000,6000,FPGA_0_14_19,0,14,19,F2A_643,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,720,40,1000,6000,FPGA_0_14_20,0,14,20,F2A_644,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,720,40,1000,6000,FPGA_0_14_21,0,14,21,F2A_645,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,720,40,1000,6000,FPGA_0_14_22,0,14,22,F2A_646,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,720,40,1000,6000,FPGA_0_14_23,0,14,23,F2A_647,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,460,40,1000,4000,FPGA_0_14_24,0,14,24,A2F_648,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,460,40,1000,4000,FPGA_0_14_25,0,14,25,A2F_649,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,460,40,1000,4000,FPGA_0_14_26,0,14,26,A2F_650,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,460,40,1000,4000,FPGA_0_14_27,0,14,27,A2F_651,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,460,40,1000,4000,FPGA_0_14_28,0,14,28,A2F_652,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_29,0,14,29,A2F_653,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_30,0,14,30,A2F_654,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_31,0,14,31,A2F_655,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_32,0,14,32,A2F_656,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_33,0,14,33,A2F_657,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_34,0,14,34,A2F_658,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_35,0,14,35,A2F_659,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_23,Bank_VL_1_23,FAKE,590,40,1000,5000,FPGA_0_14_36,0,14,36,A2F_660,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,980,40,2000,1000,FPGA_0_14_37,0,14,37,A2F_661,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,980,40,2000,1000,FPGA_0_14_38,0,14,38,A2F_662,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_24,Bank_VL_1_24,FAKE,980,40,2000,1000,FPGA_0_14_39,0,14,39,A2F_663,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,70,40,1000,1000,FPGA_0_15_0,0,15,0,F2A_672,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_1,0,15,1,F2A_673,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_2,0,15,2,F2A_674,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_3,0,15,3,F2A_675,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_4,0,15,4,F2A_676,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_5,0,15,5,F2A_677,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_6,0,15,6,F2A_678,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_7,0,15,7,F2A_679,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_8,0,15,8,F2A_680,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_9,0,15,9,F2A_681,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,200,40,1000,2000,FPGA_0_15_10,0,15,10,F2A_682,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,330,40,1000,3000,FPGA_0_15_11,0,15,11,F2A_683,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,330,40,1000,3000,FPGA_0_15_12,0,15,12,F2A_684,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,330,40,1000,3000,FPGA_0_15_13,0,15,13,F2A_685,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,330,40,1000,3000,FPGA_0_15_14,0,15,14,F2A_686,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_15,0,15,15,F2A_687,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_16,0,15,16,F2A_688,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,720,40,1000,6000,FPGA_0_15_17,0,15,17,F2A_689,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,720,40,1000,6000,FPGA_0_15_18,0,15,18,F2A_690,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,720,40,1000,6000,FPGA_0_15_19,0,15,19,F2A_691,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,720,40,1000,6000,FPGA_0_15_20,0,15,20,F2A_692,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,720,40,1000,6000,FPGA_0_15_21,0,15,21,F2A_693,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,720,40,1000,6000,FPGA_0_15_22,0,15,22,F2A_694,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,720,40,1000,6000,FPGA_0_15_23,0,15,23,F2A_695,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,460,40,1000,4000,FPGA_0_15_24,0,15,24,A2F_696,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,460,40,1000,4000,FPGA_0_15_25,0,15,25,A2F_697,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,460,40,1000,4000,FPGA_0_15_26,0,15,26,A2F_698,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,460,40,1000,4000,FPGA_0_15_27,0,15,27,A2F_699,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,460,40,1000,4000,FPGA_0_15_28,0,15,28,A2F_700,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_29,0,15,29,A2F_701,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_30,0,15,30,A2F_702,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_31,0,15,31,A2F_703,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_32,0,15,32,A2F_704,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_33,0,15,33,A2F_705,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_34,0,15,34,A2F_706,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_35,0,15,35,A2F_707,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_25,Bank_VL_1_25,FAKE,590,40,1000,5000,FPGA_0_15_36,0,15,36,A2F_708,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,980,40,2000,1000,FPGA_0_15_37,0,15,37,A2F_709,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,980,40,2000,1000,FPGA_0_15_38,0,15,38,A2F_710,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_26,Bank_VL_1_26,FAKE,980,40,2000,1000,FPGA_0_15_39,0,15,39,A2F_711,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,70,40,1000,1000,FPGA_0_16_0,0,16,0,F2A_720,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_1,0,16,1,F2A_721,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_2,0,16,2,F2A_722,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_3,0,16,3,F2A_723,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_4,0,16,4,F2A_724,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_5,0,16,5,F2A_725,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_6,0,16,6,F2A_726,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_7,0,16,7,F2A_727,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_8,0,16,8,F2A_728,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_9,0,16,9,F2A_729,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,200,40,1000,2000,FPGA_0_16_10,0,16,10,F2A_730,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,330,40,1000,3000,FPGA_0_16_11,0,16,11,F2A_731,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,330,40,1000,3000,FPGA_0_16_12,0,16,12,F2A_732,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,330,40,1000,3000,FPGA_0_16_13,0,16,13,F2A_733,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,330,40,1000,3000,FPGA_0_16_14,0,16,14,F2A_734,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_15,0,16,15,F2A_735,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_16,0,16,16,F2A_736,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,720,40,1000,6000,FPGA_0_16_17,0,16,17,F2A_737,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,720,40,1000,6000,FPGA_0_16_18,0,16,18,F2A_738,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,720,40,1000,6000,FPGA_0_16_19,0,16,19,F2A_739,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,720,40,1000,6000,FPGA_0_16_20,0,16,20,F2A_740,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,720,40,1000,6000,FPGA_0_16_21,0,16,21,F2A_741,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,720,40,1000,6000,FPGA_0_16_22,0,16,22,F2A_742,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,720,40,1000,6000,FPGA_0_16_23,0,16,23,F2A_743,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,460,40,1000,4000,FPGA_0_16_24,0,16,24,A2F_744,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,460,40,1000,4000,FPGA_0_16_25,0,16,25,A2F_745,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,460,40,1000,4000,FPGA_0_16_26,0,16,26,A2F_746,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,460,40,1000,4000,FPGA_0_16_27,0,16,27,A2F_747,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,460,40,1000,4000,FPGA_0_16_28,0,16,28,A2F_748,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_29,0,16,29,A2F_749,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_30,0,16,30,A2F_750,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_31,0,16,31,A2F_751,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_32,0,16,32,A2F_752,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_33,0,16,33,A2F_753,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_34,0,16,34,A2F_754,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_35,0,16,35,A2F_755,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_27,Bank_VL_1_27,FAKE,590,40,1000,5000,FPGA_0_16_36,0,16,36,A2F_756,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,980,40,2000,1000,FPGA_0_16_37,0,16,37,A2F_757,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,980,40,2000,1000,FPGA_0_16_38,0,16,38,A2F_758,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_28,Bank_VL_1_28,FAKE,980,40,2000,1000,FPGA_0_16_39,0,16,39,A2F_759,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,70,40,1000,1000,FPGA_0_17_0,0,17,0,F2A_768,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_1,0,17,1,F2A_769,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_2,0,17,2,F2A_770,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_3,0,17,3,F2A_771,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_4,0,17,4,F2A_772,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_5,0,17,5,F2A_773,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_6,0,17,6,F2A_774,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_7,0,17,7,F2A_775,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_8,0,17,8,F2A_776,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_9,0,17,9,F2A_777,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,200,40,1000,2000,FPGA_0_17_10,0,17,10,F2A_778,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,330,40,1000,3000,FPGA_0_17_11,0,17,11,F2A_779,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,330,40,1000,3000,FPGA_0_17_12,0,17,12,F2A_780,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,330,40,1000,3000,FPGA_0_17_13,0,17,13,F2A_781,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,330,40,1000,3000,FPGA_0_17_14,0,17,14,F2A_782,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_15,0,17,15,F2A_783,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_16,0,17,16,F2A_784,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,720,40,1000,6000,FPGA_0_17_17,0,17,17,F2A_785,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,720,40,1000,6000,FPGA_0_17_18,0,17,18,F2A_786,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,720,40,1000,6000,FPGA_0_17_19,0,17,19,F2A_787,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,720,40,1000,6000,FPGA_0_17_20,0,17,20,F2A_788,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,720,40,1000,6000,FPGA_0_17_21,0,17,21,F2A_789,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,720,40,1000,6000,FPGA_0_17_22,0,17,22,F2A_790,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,720,40,1000,6000,FPGA_0_17_23,0,17,23,F2A_791,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,460,40,1000,4000,FPGA_0_17_24,0,17,24,A2F_792,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,460,40,1000,4000,FPGA_0_17_25,0,17,25,A2F_793,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,460,40,1000,4000,FPGA_0_17_26,0,17,26,A2F_794,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,460,40,1000,4000,FPGA_0_17_27,0,17,27,A2F_795,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,460,40,1000,4000,FPGA_0_17_28,0,17,28,A2F_796,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_29,0,17,29,A2F_797,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_30,0,17,30,A2F_798,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_31,0,17,31,A2F_799,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_32,0,17,32,A2F_800,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_33,0,17,33,A2F_801,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_34,0,17,34,A2F_802,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_35,0,17,35,A2F_803,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_29,Bank_VL_1_29,FAKE,590,40,1000,5000,FPGA_0_17_36,0,17,36,A2F_804,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,980,40,2000,1000,FPGA_0_17_37,0,17,37,A2F_805,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,980,40,2000,1000,FPGA_0_17_38,0,17,38,A2F_806,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_30,Bank_VL_1_30,FAKE,980,40,2000,1000,FPGA_0_17_39,0,17,39,A2F_807,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,70,40,1000,1000,FPGA_0_18_0,0,18,0,F2A_816,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_1,0,18,1,F2A_817,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_2,0,18,2,F2A_818,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_3,0,18,3,F2A_819,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_4,0,18,4,F2A_820,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_5,0,18,5,F2A_821,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_6,0,18,6,F2A_822,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_7,0,18,7,F2A_823,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_8,0,18,8,F2A_824,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_9,0,18,9,F2A_825,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,200,40,1000,2000,FPGA_0_18_10,0,18,10,F2A_826,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,330,40,1000,3000,FPGA_0_18_11,0,18,11,F2A_827,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,330,40,1000,3000,FPGA_0_18_12,0,18,12,F2A_828,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,330,40,1000,3000,FPGA_0_18_13,0,18,13,F2A_829,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,330,40,1000,3000,FPGA_0_18_14,0,18,14,F2A_830,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_15,0,18,15,F2A_831,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_16,0,18,16,F2A_832,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,720,40,1000,6000,FPGA_0_18_17,0,18,17,F2A_833,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,720,40,1000,6000,FPGA_0_18_18,0,18,18,F2A_834,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,720,40,1000,6000,FPGA_0_18_19,0,18,19,F2A_835,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,720,40,1000,6000,FPGA_0_18_20,0,18,20,F2A_836,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,720,40,1000,6000,FPGA_0_18_21,0,18,21,F2A_837,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,720,40,1000,6000,FPGA_0_18_22,0,18,22,F2A_838,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,720,40,1000,6000,FPGA_0_18_23,0,18,23,F2A_839,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,460,40,1000,4000,FPGA_0_18_24,0,18,24,A2F_840,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,460,40,1000,4000,FPGA_0_18_25,0,18,25,A2F_841,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,460,40,1000,4000,FPGA_0_18_26,0,18,26,A2F_842,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,460,40,1000,4000,FPGA_0_18_27,0,18,27,A2F_843,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,460,40,1000,4000,FPGA_0_18_28,0,18,28,A2F_844,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_29,0,18,29,A2F_845,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_30,0,18,30,A2F_846,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_31,0,18,31,A2F_847,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_32,0,18,32,A2F_848,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_33,0,18,33,A2F_849,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_34,0,18,34,A2F_850,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_35,0,18,35,A2F_851,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_31,Bank_VL_1_31,FAKE,590,40,1000,5000,FPGA_0_18_36,0,18,36,A2F_852,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,980,40,2000,1000,FPGA_0_18_37,0,18,37,A2F_853,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,980,40,2000,1000,FPGA_0_18_38,0,18,38,A2F_854,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_32,Bank_VL_1_32,FAKE,980,40,2000,1000,FPGA_0_18_39,0,18,39,A2F_855,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,70,40,1000,1000,FPGA_0_19_0,0,19,0,F2A_864,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_1,0,19,1,F2A_865,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_2,0,19,2,F2A_866,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_3,0,19,3,F2A_867,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_4,0,19,4,F2A_868,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_5,0,19,5,F2A_869,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_6,0,19,6,F2A_870,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_7,0,19,7,F2A_871,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_8,0,19,8,F2A_872,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_9,0,19,9,F2A_873,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,200,40,1000,2000,FPGA_0_19_10,0,19,10,F2A_874,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,330,40,1000,3000,FPGA_0_19_11,0,19,11,F2A_875,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,330,40,1000,3000,FPGA_0_19_12,0,19,12,F2A_876,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,330,40,1000,3000,FPGA_0_19_13,0,19,13,F2A_877,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,330,40,1000,3000,FPGA_0_19_14,0,19,14,F2A_878,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_15,0,19,15,F2A_879,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_16,0,19,16,F2A_880,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,720,40,1000,6000,FPGA_0_19_17,0,19,17,F2A_881,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,720,40,1000,6000,FPGA_0_19_18,0,19,18,F2A_882,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,720,40,1000,6000,FPGA_0_19_19,0,19,19,F2A_883,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,720,40,1000,6000,FPGA_0_19_20,0,19,20,F2A_884,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,720,40,1000,6000,FPGA_0_19_21,0,19,21,F2A_885,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,720,40,1000,6000,FPGA_0_19_22,0,19,22,F2A_886,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,720,40,1000,6000,FPGA_0_19_23,0,19,23,F2A_887,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,460,40,1000,4000,FPGA_0_19_24,0,19,24,A2F_888,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,460,40,1000,4000,FPGA_0_19_25,0,19,25,A2F_889,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,460,40,1000,4000,FPGA_0_19_26,0,19,26,A2F_890,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,460,40,1000,4000,FPGA_0_19_27,0,19,27,A2F_891,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,460,40,1000,4000,FPGA_0_19_28,0,19,28,A2F_892,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_29,0,19,29,A2F_893,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_30,0,19,30,A2F_894,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_31,0,19,31,A2F_895,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_32,0,19,32,A2F_896,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_33,0,19,33,A2F_897,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_34,0,19,34,A2F_898,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_35,0,19,35,A2F_899,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_33,Bank_VL_1_33,FAKE,590,40,1000,5000,FPGA_0_19_36,0,19,36,A2F_900,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,980,40,2000,1000,FPGA_0_19_37,0,19,37,A2F_901,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,980,40,2000,1000,FPGA_0_19_38,0,19,38,A2F_902,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_34,Bank_VL_1_34,FAKE,980,40,2000,1000,FPGA_0_19_39,0,19,39,A2F_903,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,70,40,1000,1000,FPGA_0_20_0,0,20,0,F2A_912,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_1,0,20,1,F2A_913,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_2,0,20,2,F2A_914,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_3,0,20,3,F2A_915,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_4,0,20,4,F2A_916,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_5,0,20,5,F2A_917,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_6,0,20,6,F2A_918,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_7,0,20,7,F2A_919,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_8,0,20,8,F2A_920,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_9,0,20,9,F2A_921,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,200,40,1000,2000,FPGA_0_20_10,0,20,10,F2A_922,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,330,40,1000,3000,FPGA_0_20_11,0,20,11,F2A_923,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,330,40,1000,3000,FPGA_0_20_12,0,20,12,F2A_924,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,330,40,1000,3000,FPGA_0_20_13,0,20,13,F2A_925,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,330,40,1000,3000,FPGA_0_20_14,0,20,14,F2A_926,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_15,0,20,15,F2A_927,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_16,0,20,16,F2A_928,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,720,40,1000,6000,FPGA_0_20_17,0,20,17,F2A_929,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,720,40,1000,6000,FPGA_0_20_18,0,20,18,F2A_930,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,720,40,1000,6000,FPGA_0_20_19,0,20,19,F2A_931,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,720,40,1000,6000,FPGA_0_20_20,0,20,20,F2A_932,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,720,40,1000,6000,FPGA_0_20_21,0,20,21,F2A_933,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,720,40,1000,6000,FPGA_0_20_22,0,20,22,F2A_934,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,720,40,1000,6000,FPGA_0_20_23,0,20,23,F2A_935,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,460,40,1000,4000,FPGA_0_20_24,0,20,24,A2F_936,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,460,40,1000,4000,FPGA_0_20_25,0,20,25,A2F_937,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,460,40,1000,4000,FPGA_0_20_26,0,20,26,A2F_938,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,460,40,1000,4000,FPGA_0_20_27,0,20,27,A2F_939,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,460,40,1000,4000,FPGA_0_20_28,0,20,28,A2F_940,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_29,0,20,29,A2F_941,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_30,0,20,30,A2F_942,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_31,0,20,31,A2F_943,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_32,0,20,32,A2F_944,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_33,0,20,33,A2F_945,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_34,0,20,34,A2F_946,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_35,0,20,35,A2F_947,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_35,Bank_VL_1_35,FAKE,590,40,1000,5000,FPGA_0_20_36,0,20,36,A2F_948,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,980,40,2000,1000,FPGA_0_20_37,0,20,37,A2F_949,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,980,40,2000,1000,FPGA_0_20_38,0,20,38,A2F_950,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_36,Bank_VL_1_36,FAKE,980,40,2000,1000,FPGA_0_20_39,0,20,39,A2F_951,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,70,40,1000,1000,FPGA_0_21_0,0,21,0,F2A_960,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_1,0,21,1,F2A_961,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_2,0,21,2,F2A_962,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_3,0,21,3,F2A_963,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_4,0,21,4,F2A_964,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_5,0,21,5,F2A_965,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_6,0,21,6,F2A_966,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_7,0,21,7,F2A_967,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_8,0,21,8,F2A_968,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_9,0,21,9,F2A_969,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,200,40,1000,2000,FPGA_0_21_10,0,21,10,F2A_970,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,330,40,1000,3000,FPGA_0_21_11,0,21,11,F2A_971,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,330,40,1000,3000,FPGA_0_21_12,0,21,12,F2A_972,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,330,40,1000,3000,FPGA_0_21_13,0,21,13,F2A_973,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,330,40,1000,3000,FPGA_0_21_14,0,21,14,F2A_974,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_15,0,21,15,F2A_975,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_16,0,21,16,F2A_976,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,720,40,1000,6000,FPGA_0_21_17,0,21,17,F2A_977,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,720,40,1000,6000,FPGA_0_21_18,0,21,18,F2A_978,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,720,40,1000,6000,FPGA_0_21_19,0,21,19,F2A_979,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,720,40,1000,6000,FPGA_0_21_20,0,21,20,F2A_980,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,720,40,1000,6000,FPGA_0_21_21,0,21,21,F2A_981,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,720,40,1000,6000,FPGA_0_21_22,0,21,22,F2A_982,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,720,40,1000,6000,FPGA_0_21_23,0,21,23,F2A_983,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,460,40,1000,4000,FPGA_0_21_24,0,21,24,A2F_984,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,460,40,1000,4000,FPGA_0_21_25,0,21,25,A2F_985,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,460,40,1000,4000,FPGA_0_21_26,0,21,26,A2F_986,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,460,40,1000,4000,FPGA_0_21_27,0,21,27,A2F_987,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,460,40,1000,4000,FPGA_0_21_28,0,21,28,A2F_988,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_29,0,21,29,A2F_989,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_30,0,21,30,A2F_990,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_31,0,21,31,A2F_991,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_32,0,21,32,A2F_992,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_33,0,21,33,A2F_993,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_34,0,21,34,A2F_994,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_35,0,21,35,A2F_995,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_37,Bank_VL_1_37,FAKE,590,40,1000,5000,FPGA_0_21_36,0,21,36,A2F_996,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,980,40,2000,1000,FPGA_0_21_37,0,21,37,A2F_997,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,980,40,2000,1000,FPGA_0_21_38,0,21,38,A2F_998,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_38,Bank_VL_1_38,FAKE,980,40,2000,1000,FPGA_0_21_39,0,21,39,A2F_999,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,70,40,1000,1000,FPGA_0_22_0,0,22,0,F2A_1008,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_1,0,22,1,F2A_1009,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_2,0,22,2,F2A_1010,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_3,0,22,3,F2A_1011,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_4,0,22,4,F2A_1012,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_5,0,22,5,F2A_1013,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_6,0,22,6,F2A_1014,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_7,0,22,7,F2A_1015,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_8,0,22,8,F2A_1016,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_9,0,22,9,F2A_1017,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,200,40,1000,2000,FPGA_0_22_10,0,22,10,F2A_1018,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,330,40,1000,3000,FPGA_0_22_11,0,22,11,F2A_1019,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,330,40,1000,3000,FPGA_0_22_12,0,22,12,F2A_1020,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,330,40,1000,3000,FPGA_0_22_13,0,22,13,F2A_1021,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,330,40,1000,3000,FPGA_0_22_14,0,22,14,F2A_1022,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_15,0,22,15,F2A_1023,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_16,0,22,16,F2A_1024,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,720,40,1000,6000,FPGA_0_22_17,0,22,17,F2A_1025,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,720,40,1000,6000,FPGA_0_22_18,0,22,18,F2A_1026,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,720,40,1000,6000,FPGA_0_22_19,0,22,19,F2A_1027,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,720,40,1000,6000,FPGA_0_22_20,0,22,20,F2A_1028,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,720,40,1000,6000,FPGA_0_22_21,0,22,21,F2A_1029,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,720,40,1000,6000,FPGA_0_22_22,0,22,22,F2A_1030,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,720,40,1000,6000,FPGA_0_22_23,0,22,23,F2A_1031,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,460,40,1000,4000,FPGA_0_22_24,0,22,24,A2F_1032,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,460,40,1000,4000,FPGA_0_22_25,0,22,25,A2F_1033,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,460,40,1000,4000,FPGA_0_22_26,0,22,26,A2F_1034,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,460,40,1000,4000,FPGA_0_22_27,0,22,27,A2F_1035,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,460,40,1000,4000,FPGA_0_22_28,0,22,28,A2F_1036,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_29,0,22,29,A2F_1037,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_30,0,22,30,A2F_1038,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_31,0,22,31,A2F_1039,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_32,0,22,32,A2F_1040,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_33,0,22,33,A2F_1041,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_34,0,22,34,A2F_1042,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_35,0,22,35,A2F_1043,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_39,Bank_VL_1_39,FAKE,590,40,1000,5000,FPGA_0_22_36,0,22,36,A2F_1044,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,980,40,2000,1000,FPGA_0_22_37,0,22,37,A2F_1045,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,980,40,2000,1000,FPGA_0_22_38,0,22,38,A2F_1046,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_1_40,Bank_VL_1_40,FAKE,980,40,2000,1000,FPGA_0_22_39,0,22,39,A2F_1047,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_0,0,23,0,F2A_1056,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_1,0,23,1,F2A_1057,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_2,0,23,2,F2A_1058,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_3,0,23,3,F2A_1059,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_4,0,23,4,F2A_1060,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_5,0,23,5,F2A_1061,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_6,0,23,6,F2A_1062,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_7,0,23,7,F2A_1063,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_23_8,0,23,8,F2A_1064,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_23_24,0,23,24,A2F_1080,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_23_25,0,23,25,A2F_1081,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_23_26,0,23,26,A2F_1082,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_23_27,0,23,27,A2F_1083,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_23_28,0,23,28,A2F_1084,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_23_29,0,23,29,A2F_1085,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_23_30,0,23,30,A2F_1086,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_23_31,0,23,31,A2F_1087,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_23_32,0,23,32,A2F_1088,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_23_33,0,23,33,A2F_1089,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_23_34,0,23,34,A2F_1090,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,70,40,1000,1000,FPGA_0_24_0,0,24,0,F2A_1104,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_1,0,24,1,F2A_1105,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_2,0,24,2,F2A_1106,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_3,0,24,3,F2A_1107,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_4,0,24,4,F2A_1108,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_5,0,24,5,F2A_1109,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_6,0,24,6,F2A_1110,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_7,0,24,7,F2A_1111,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_8,0,24,8,F2A_1112,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_9,0,24,9,F2A_1113,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,200,40,1000,2000,FPGA_0_24_10,0,24,10,F2A_1114,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_24_11,0,24,11,F2A_1115,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_24_12,0,24,12,F2A_1116,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_24_13,0,24,13,F2A_1117,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,330,40,1000,3000,FPGA_0_24_14,0,24,14,F2A_1118,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_15,0,24,15,F2A_1119,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_16,0,24,16,F2A_1120,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,720,40,1000,6000,FPGA_0_24_17,0,24,17,F2A_1121,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,720,40,1000,6000,FPGA_0_24_18,0,24,18,F2A_1122,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,720,40,1000,6000,FPGA_0_24_19,0,24,19,F2A_1123,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,720,40,1000,6000,FPGA_0_24_20,0,24,20,F2A_1124,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,720,40,1000,6000,FPGA_0_24_21,0,24,21,F2A_1125,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,720,40,1000,6000,FPGA_0_24_22,0,24,22,F2A_1126,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,720,40,1000,6000,FPGA_0_24_23,0,24,23,F2A_1127,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_24_24,0,24,24,A2F_1128,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_24_25,0,24,25,A2F_1129,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_24_26,0,24,26,A2F_1130,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_24_27,0,24,27,A2F_1131,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,460,40,1000,4000,FPGA_0_24_28,0,24,28,A2F_1132,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_29,0,24,29,A2F_1133,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_30,0,24,30,A2F_1134,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_31,0,24,31,A2F_1135,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_32,0,24,32,A2F_1136,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_33,0,24,33,A2F_1137,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_34,0,24,34,A2F_1138,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_35,0,24,35,A2F_1139,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_1,Bank_VL_2_1,FAKE,590,40,1000,5000,FPGA_0_24_36,0,24,36,A2F_1140,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,980,40,2000,1000,FPGA_0_24_37,0,24,37,A2F_1141,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,980,40,2000,1000,FPGA_0_24_38,0,24,38,A2F_1142,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_2,Bank_VL_2_2,FAKE,980,40,2000,1000,FPGA_0_24_39,0,24,39,A2F_1143,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,70,40,1000,1000,FPGA_0_25_0,0,25,0,F2A_1152,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_1,0,25,1,F2A_1153,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_2,0,25,2,F2A_1154,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_3,0,25,3,F2A_1155,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_4,0,25,4,F2A_1156,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_5,0,25,5,F2A_1157,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_6,0,25,6,F2A_1158,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_7,0,25,7,F2A_1159,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_8,0,25,8,F2A_1160,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_9,0,25,9,F2A_1161,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,200,40,1000,2000,FPGA_0_25_10,0,25,10,F2A_1162,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,330,40,1000,3000,FPGA_0_25_11,0,25,11,F2A_1163,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,330,40,1000,3000,FPGA_0_25_12,0,25,12,F2A_1164,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,330,40,1000,3000,FPGA_0_25_13,0,25,13,F2A_1165,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,330,40,1000,3000,FPGA_0_25_14,0,25,14,F2A_1166,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_15,0,25,15,F2A_1167,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_16,0,25,16,F2A_1168,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,720,40,1000,6000,FPGA_0_25_17,0,25,17,F2A_1169,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,720,40,1000,6000,FPGA_0_25_18,0,25,18,F2A_1170,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,720,40,1000,6000,FPGA_0_25_19,0,25,19,F2A_1171,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,720,40,1000,6000,FPGA_0_25_20,0,25,20,F2A_1172,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,720,40,1000,6000,FPGA_0_25_21,0,25,21,F2A_1173,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,720,40,1000,6000,FPGA_0_25_22,0,25,22,F2A_1174,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,720,40,1000,6000,FPGA_0_25_23,0,25,23,F2A_1175,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,460,40,1000,4000,FPGA_0_25_24,0,25,24,A2F_1176,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,460,40,1000,4000,FPGA_0_25_25,0,25,25,A2F_1177,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,460,40,1000,4000,FPGA_0_25_26,0,25,26,A2F_1178,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,460,40,1000,4000,FPGA_0_25_27,0,25,27,A2F_1179,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,460,40,1000,4000,FPGA_0_25_28,0,25,28,A2F_1180,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_29,0,25,29,A2F_1181,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_30,0,25,30,A2F_1182,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_31,0,25,31,A2F_1183,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_32,0,25,32,A2F_1184,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_33,0,25,33,A2F_1185,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_34,0,25,34,A2F_1186,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_35,0,25,35,A2F_1187,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_3,Bank_VL_2_3,FAKE,590,40,1000,5000,FPGA_0_25_36,0,25,36,A2F_1188,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,980,40,2000,1000,FPGA_0_25_37,0,25,37,A2F_1189,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,980,40,2000,1000,FPGA_0_25_38,0,25,38,A2F_1190,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_4,Bank_VL_2_4,FAKE,980,40,2000,1000,FPGA_0_25_39,0,25,39,A2F_1191,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,70,40,1000,1000,FPGA_0_26_0,0,26,0,F2A_1200,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_1,0,26,1,F2A_1201,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_2,0,26,2,F2A_1202,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_3,0,26,3,F2A_1203,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_4,0,26,4,F2A_1204,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_5,0,26,5,F2A_1205,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_6,0,26,6,F2A_1206,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_7,0,26,7,F2A_1207,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_8,0,26,8,F2A_1208,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_9,0,26,9,F2A_1209,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,200,40,1000,2000,FPGA_0_26_10,0,26,10,F2A_1210,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,330,40,1000,3000,FPGA_0_26_11,0,26,11,F2A_1211,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,330,40,1000,3000,FPGA_0_26_12,0,26,12,F2A_1212,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,330,40,1000,3000,FPGA_0_26_13,0,26,13,F2A_1213,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,330,40,1000,3000,FPGA_0_26_14,0,26,14,F2A_1214,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_15,0,26,15,F2A_1215,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_16,0,26,16,F2A_1216,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,720,40,1000,6000,FPGA_0_26_17,0,26,17,F2A_1217,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,720,40,1000,6000,FPGA_0_26_18,0,26,18,F2A_1218,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,720,40,1000,6000,FPGA_0_26_19,0,26,19,F2A_1219,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,720,40,1000,6000,FPGA_0_26_20,0,26,20,F2A_1220,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,720,40,1000,6000,FPGA_0_26_21,0,26,21,F2A_1221,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,720,40,1000,6000,FPGA_0_26_22,0,26,22,F2A_1222,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,720,40,1000,6000,FPGA_0_26_23,0,26,23,F2A_1223,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,460,40,1000,4000,FPGA_0_26_24,0,26,24,A2F_1224,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,460,40,1000,4000,FPGA_0_26_25,0,26,25,A2F_1225,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,460,40,1000,4000,FPGA_0_26_26,0,26,26,A2F_1226,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,460,40,1000,4000,FPGA_0_26_27,0,26,27,A2F_1227,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,460,40,1000,4000,FPGA_0_26_28,0,26,28,A2F_1228,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_29,0,26,29,A2F_1229,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_30,0,26,30,A2F_1230,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_31,0,26,31,A2F_1231,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_32,0,26,32,A2F_1232,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_33,0,26,33,A2F_1233,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_34,0,26,34,A2F_1234,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_35,0,26,35,A2F_1235,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_5,Bank_VL_2_5,FAKE,590,40,1000,5000,FPGA_0_26_36,0,26,36,A2F_1236,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,980,40,2000,1000,FPGA_0_26_37,0,26,37,A2F_1237,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,980,40,2000,1000,FPGA_0_26_38,0,26,38,A2F_1238,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_6,Bank_VL_2_6,FAKE,980,40,2000,1000,FPGA_0_26_39,0,26,39,A2F_1239,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,70,40,1000,1000,FPGA_0_27_0,0,27,0,F2A_1248,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_1,0,27,1,F2A_1249,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_2,0,27,2,F2A_1250,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_3,0,27,3,F2A_1251,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_4,0,27,4,F2A_1252,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_5,0,27,5,F2A_1253,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_6,0,27,6,F2A_1254,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_7,0,27,7,F2A_1255,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_8,0,27,8,F2A_1256,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_9,0,27,9,F2A_1257,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,200,40,1000,2000,FPGA_0_27_10,0,27,10,F2A_1258,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,330,40,1000,3000,FPGA_0_27_11,0,27,11,F2A_1259,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,330,40,1000,3000,FPGA_0_27_12,0,27,12,F2A_1260,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,330,40,1000,3000,FPGA_0_27_13,0,27,13,F2A_1261,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,330,40,1000,3000,FPGA_0_27_14,0,27,14,F2A_1262,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_15,0,27,15,F2A_1263,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_16,0,27,16,F2A_1264,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,720,40,1000,6000,FPGA_0_27_17,0,27,17,F2A_1265,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,720,40,1000,6000,FPGA_0_27_18,0,27,18,F2A_1266,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,720,40,1000,6000,FPGA_0_27_19,0,27,19,F2A_1267,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,720,40,1000,6000,FPGA_0_27_20,0,27,20,F2A_1268,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,720,40,1000,6000,FPGA_0_27_21,0,27,21,F2A_1269,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,720,40,1000,6000,FPGA_0_27_22,0,27,22,F2A_1270,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,720,40,1000,6000,FPGA_0_27_23,0,27,23,F2A_1271,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,460,40,1000,4000,FPGA_0_27_24,0,27,24,A2F_1272,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,460,40,1000,4000,FPGA_0_27_25,0,27,25,A2F_1273,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,460,40,1000,4000,FPGA_0_27_26,0,27,26,A2F_1274,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,460,40,1000,4000,FPGA_0_27_27,0,27,27,A2F_1275,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,460,40,1000,4000,FPGA_0_27_28,0,27,28,A2F_1276,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_29,0,27,29,A2F_1277,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_30,0,27,30,A2F_1278,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_31,0,27,31,A2F_1279,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_32,0,27,32,A2F_1280,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_33,0,27,33,A2F_1281,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_34,0,27,34,A2F_1282,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_35,0,27,35,A2F_1283,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_7,Bank_VL_2_7,FAKE,590,40,1000,5000,FPGA_0_27_36,0,27,36,A2F_1284,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,980,40,2000,1000,FPGA_0_27_37,0,27,37,A2F_1285,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,980,40,2000,1000,FPGA_0_27_38,0,27,38,A2F_1286,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_8,Bank_VL_2_8,FAKE,980,40,2000,1000,FPGA_0_27_39,0,27,39,A2F_1287,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,70,40,1000,1000,FPGA_0_28_0,0,28,0,F2A_1296,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_1,0,28,1,F2A_1297,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_2,0,28,2,F2A_1298,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_3,0,28,3,F2A_1299,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_4,0,28,4,F2A_1300,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_5,0,28,5,F2A_1301,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_6,0,28,6,F2A_1302,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_7,0,28,7,F2A_1303,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_8,0,28,8,F2A_1304,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_9,0,28,9,F2A_1305,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,200,40,1000,2000,FPGA_0_28_10,0,28,10,F2A_1306,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,330,40,1000,3000,FPGA_0_28_11,0,28,11,F2A_1307,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,330,40,1000,3000,FPGA_0_28_12,0,28,12,F2A_1308,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,330,40,1000,3000,FPGA_0_28_13,0,28,13,F2A_1309,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,330,40,1000,3000,FPGA_0_28_14,0,28,14,F2A_1310,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_15,0,28,15,F2A_1311,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_16,0,28,16,F2A_1312,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,720,40,1000,6000,FPGA_0_28_17,0,28,17,F2A_1313,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,720,40,1000,6000,FPGA_0_28_18,0,28,18,F2A_1314,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,720,40,1000,6000,FPGA_0_28_19,0,28,19,F2A_1315,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,720,40,1000,6000,FPGA_0_28_20,0,28,20,F2A_1316,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,720,40,1000,6000,FPGA_0_28_21,0,28,21,F2A_1317,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,720,40,1000,6000,FPGA_0_28_22,0,28,22,F2A_1318,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,720,40,1000,6000,FPGA_0_28_23,0,28,23,F2A_1319,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,460,40,1000,4000,FPGA_0_28_24,0,28,24,A2F_1320,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,460,40,1000,4000,FPGA_0_28_25,0,28,25,A2F_1321,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,460,40,1000,4000,FPGA_0_28_26,0,28,26,A2F_1322,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,460,40,1000,4000,FPGA_0_28_27,0,28,27,A2F_1323,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,460,40,1000,4000,FPGA_0_28_28,0,28,28,A2F_1324,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_29,0,28,29,A2F_1325,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_30,0,28,30,A2F_1326,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_31,0,28,31,A2F_1327,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_32,0,28,32,A2F_1328,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_33,0,28,33,A2F_1329,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_34,0,28,34,A2F_1330,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_35,0,28,35,A2F_1331,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_9,Bank_VL_2_9,FAKE,590,40,1000,5000,FPGA_0_28_36,0,28,36,A2F_1332,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,980,40,2000,1000,FPGA_0_28_37,0,28,37,A2F_1333,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,980,40,2000,1000,FPGA_0_28_38,0,28,38,A2F_1334,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_10,Bank_VL_2_10,FAKE,980,40,2000,1000,FPGA_0_28_39,0,28,39,A2F_1335,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,70,40,1000,1000,FPGA_0_29_0,0,29,0,F2A_1344,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_1,0,29,1,F2A_1345,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_2,0,29,2,F2A_1346,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_3,0,29,3,F2A_1347,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_4,0,29,4,F2A_1348,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_5,0,29,5,F2A_1349,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_6,0,29,6,F2A_1350,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_7,0,29,7,F2A_1351,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_8,0,29,8,F2A_1352,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_9,0,29,9,F2A_1353,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,200,40,1000,2000,FPGA_0_29_10,0,29,10,F2A_1354,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,330,40,1000,3000,FPGA_0_29_11,0,29,11,F2A_1355,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,330,40,1000,3000,FPGA_0_29_12,0,29,12,F2A_1356,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,330,40,1000,3000,FPGA_0_29_13,0,29,13,F2A_1357,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,330,40,1000,3000,FPGA_0_29_14,0,29,14,F2A_1358,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_15,0,29,15,F2A_1359,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_16,0,29,16,F2A_1360,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,720,40,1000,6000,FPGA_0_29_17,0,29,17,F2A_1361,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,720,40,1000,6000,FPGA_0_29_18,0,29,18,F2A_1362,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,720,40,1000,6000,FPGA_0_29_19,0,29,19,F2A_1363,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,720,40,1000,6000,FPGA_0_29_20,0,29,20,F2A_1364,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,720,40,1000,6000,FPGA_0_29_21,0,29,21,F2A_1365,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,720,40,1000,6000,FPGA_0_29_22,0,29,22,F2A_1366,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,720,40,1000,6000,FPGA_0_29_23,0,29,23,F2A_1367,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,460,40,1000,4000,FPGA_0_29_24,0,29,24,A2F_1368,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,460,40,1000,4000,FPGA_0_29_25,0,29,25,A2F_1369,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,460,40,1000,4000,FPGA_0_29_26,0,29,26,A2F_1370,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,460,40,1000,4000,FPGA_0_29_27,0,29,27,A2F_1371,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,460,40,1000,4000,FPGA_0_29_28,0,29,28,A2F_1372,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_29,0,29,29,A2F_1373,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_30,0,29,30,A2F_1374,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_31,0,29,31,A2F_1375,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_32,0,29,32,A2F_1376,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_33,0,29,33,A2F_1377,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_34,0,29,34,A2F_1378,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_35,0,29,35,A2F_1379,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_11,Bank_VL_2_11,FAKE,590,40,1000,5000,FPGA_0_29_36,0,29,36,A2F_1380,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,980,40,2000,1000,FPGA_0_29_37,0,29,37,A2F_1381,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,980,40,2000,1000,FPGA_0_29_38,0,29,38,A2F_1382,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_12,Bank_VL_2_12,FAKE,980,40,2000,1000,FPGA_0_29_39,0,29,39,A2F_1383,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,70,40,1000,1000,FPGA_0_30_0,0,30,0,F2A_1392,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_1,0,30,1,F2A_1393,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_2,0,30,2,F2A_1394,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_3,0,30,3,F2A_1395,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_4,0,30,4,F2A_1396,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_5,0,30,5,F2A_1397,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_6,0,30,6,F2A_1398,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_7,0,30,7,F2A_1399,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_8,0,30,8,F2A_1400,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_9,0,30,9,F2A_1401,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,200,40,1000,2000,FPGA_0_30_10,0,30,10,F2A_1402,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,330,40,1000,3000,FPGA_0_30_11,0,30,11,F2A_1403,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,330,40,1000,3000,FPGA_0_30_12,0,30,12,F2A_1404,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,330,40,1000,3000,FPGA_0_30_13,0,30,13,F2A_1405,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,330,40,1000,3000,FPGA_0_30_14,0,30,14,F2A_1406,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_15,0,30,15,F2A_1407,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_16,0,30,16,F2A_1408,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,720,40,1000,6000,FPGA_0_30_17,0,30,17,F2A_1409,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,720,40,1000,6000,FPGA_0_30_18,0,30,18,F2A_1410,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,720,40,1000,6000,FPGA_0_30_19,0,30,19,F2A_1411,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,720,40,1000,6000,FPGA_0_30_20,0,30,20,F2A_1412,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,720,40,1000,6000,FPGA_0_30_21,0,30,21,F2A_1413,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,720,40,1000,6000,FPGA_0_30_22,0,30,22,F2A_1414,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,720,40,1000,6000,FPGA_0_30_23,0,30,23,F2A_1415,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,460,40,1000,4000,FPGA_0_30_24,0,30,24,A2F_1416,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,460,40,1000,4000,FPGA_0_30_25,0,30,25,A2F_1417,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,460,40,1000,4000,FPGA_0_30_26,0,30,26,A2F_1418,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,460,40,1000,4000,FPGA_0_30_27,0,30,27,A2F_1419,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,460,40,1000,4000,FPGA_0_30_28,0,30,28,A2F_1420,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_29,0,30,29,A2F_1421,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_30,0,30,30,A2F_1422,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_31,0,30,31,A2F_1423,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_32,0,30,32,A2F_1424,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_33,0,30,33,A2F_1425,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_34,0,30,34,A2F_1426,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_35,0,30,35,A2F_1427,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_13,Bank_VL_2_13,FAKE,590,40,1000,5000,FPGA_0_30_36,0,30,36,A2F_1428,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,980,40,2000,1000,FPGA_0_30_37,0,30,37,A2F_1429,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,980,40,2000,1000,FPGA_0_30_38,0,30,38,A2F_1430,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_14,Bank_VL_2_14,FAKE,980,40,2000,1000,FPGA_0_30_39,0,30,39,A2F_1431,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,70,40,1000,1000,FPGA_0_31_0,0,31,0,F2A_1440,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_1,0,31,1,F2A_1441,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_2,0,31,2,F2A_1442,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_3,0,31,3,F2A_1443,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_4,0,31,4,F2A_1444,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_5,0,31,5,F2A_1445,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_6,0,31,6,F2A_1446,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_7,0,31,7,F2A_1447,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_8,0,31,8,F2A_1448,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_9,0,31,9,F2A_1449,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,200,40,1000,2000,FPGA_0_31_10,0,31,10,F2A_1450,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,330,40,1000,3000,FPGA_0_31_11,0,31,11,F2A_1451,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,330,40,1000,3000,FPGA_0_31_12,0,31,12,F2A_1452,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,330,40,1000,3000,FPGA_0_31_13,0,31,13,F2A_1453,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,330,40,1000,3000,FPGA_0_31_14,0,31,14,F2A_1454,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_15,0,31,15,F2A_1455,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_16,0,31,16,F2A_1456,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,720,40,1000,6000,FPGA_0_31_17,0,31,17,F2A_1457,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,720,40,1000,6000,FPGA_0_31_18,0,31,18,F2A_1458,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,720,40,1000,6000,FPGA_0_31_19,0,31,19,F2A_1459,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,720,40,1000,6000,FPGA_0_31_20,0,31,20,F2A_1460,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,720,40,1000,6000,FPGA_0_31_21,0,31,21,F2A_1461,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,720,40,1000,6000,FPGA_0_31_22,0,31,22,F2A_1462,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,720,40,1000,6000,FPGA_0_31_23,0,31,23,F2A_1463,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,460,40,1000,4000,FPGA_0_31_24,0,31,24,A2F_1464,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,460,40,1000,4000,FPGA_0_31_25,0,31,25,A2F_1465,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,460,40,1000,4000,FPGA_0_31_26,0,31,26,A2F_1466,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,460,40,1000,4000,FPGA_0_31_27,0,31,27,A2F_1467,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,460,40,1000,4000,FPGA_0_31_28,0,31,28,A2F_1468,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_29,0,31,29,A2F_1469,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_30,0,31,30,A2F_1470,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_31,0,31,31,A2F_1471,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_32,0,31,32,A2F_1472,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_33,0,31,33,A2F_1473,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_34,0,31,34,A2F_1474,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_35,0,31,35,A2F_1475,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_15,Bank_VL_2_15,FAKE,590,40,1000,5000,FPGA_0_31_36,0,31,36,A2F_1476,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,980,40,2000,1000,FPGA_0_31_37,0,31,37,A2F_1477,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,980,40,2000,1000,FPGA_0_31_38,0,31,38,A2F_1478,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_16,Bank_VL_2_16,FAKE,980,40,2000,1000,FPGA_0_31_39,0,31,39,A2F_1479,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,70,40,1000,1000,FPGA_0_32_0,0,32,0,F2A_1488,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_1,0,32,1,F2A_1489,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_2,0,32,2,F2A_1490,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_3,0,32,3,F2A_1491,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_4,0,32,4,F2A_1492,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_5,0,32,5,F2A_1493,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_6,0,32,6,F2A_1494,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_7,0,32,7,F2A_1495,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_8,0,32,8,F2A_1496,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_9,0,32,9,F2A_1497,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,200,40,1000,2000,FPGA_0_32_10,0,32,10,F2A_1498,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,330,40,1000,3000,FPGA_0_32_11,0,32,11,F2A_1499,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,330,40,1000,3000,FPGA_0_32_12,0,32,12,F2A_1500,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,330,40,1000,3000,FPGA_0_32_13,0,32,13,F2A_1501,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,330,40,1000,3000,FPGA_0_32_14,0,32,14,F2A_1502,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_15,0,32,15,F2A_1503,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_16,0,32,16,F2A_1504,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,720,40,1000,6000,FPGA_0_32_17,0,32,17,F2A_1505,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,720,40,1000,6000,FPGA_0_32_18,0,32,18,F2A_1506,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,720,40,1000,6000,FPGA_0_32_19,0,32,19,F2A_1507,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,720,40,1000,6000,FPGA_0_32_20,0,32,20,F2A_1508,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,720,40,1000,6000,FPGA_0_32_21,0,32,21,F2A_1509,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,720,40,1000,6000,FPGA_0_32_22,0,32,22,F2A_1510,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,720,40,1000,6000,FPGA_0_32_23,0,32,23,F2A_1511,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,460,40,1000,4000,FPGA_0_32_24,0,32,24,A2F_1512,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,460,40,1000,4000,FPGA_0_32_25,0,32,25,A2F_1513,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,460,40,1000,4000,FPGA_0_32_26,0,32,26,A2F_1514,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,460,40,1000,4000,FPGA_0_32_27,0,32,27,A2F_1515,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,460,40,1000,4000,FPGA_0_32_28,0,32,28,A2F_1516,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_29,0,32,29,A2F_1517,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_30,0,32,30,A2F_1518,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_31,0,32,31,A2F_1519,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_32,0,32,32,A2F_1520,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_33,0,32,33,A2F_1521,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_34,0,32,34,A2F_1522,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_35,0,32,35,A2F_1523,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_17,Bank_VL_2_17,FAKE,590,40,1000,5000,FPGA_0_32_36,0,32,36,A2F_1524,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,980,40,2000,1000,FPGA_0_32_37,0,32,37,A2F_1525,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,980,40,2000,1000,FPGA_0_32_38,0,32,38,A2F_1526,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_18,Bank_VL_2_18,FAKE,980,40,2000,1000,FPGA_0_32_39,0,32,39,A2F_1527,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,70,40,1000,1000,FPGA_0_33_0,0,33,0,F2A_1536,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_1,0,33,1,F2A_1537,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_2,0,33,2,F2A_1538,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_3,0,33,3,F2A_1539,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_4,0,33,4,F2A_1540,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_5,0,33,5,F2A_1541,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_6,0,33,6,F2A_1542,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_7,0,33,7,F2A_1543,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_8,0,33,8,F2A_1544,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_9,0,33,9,F2A_1545,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,200,40,1000,2000,FPGA_0_33_10,0,33,10,F2A_1546,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,330,40,1000,3000,FPGA_0_33_11,0,33,11,F2A_1547,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,330,40,1000,3000,FPGA_0_33_12,0,33,12,F2A_1548,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,330,40,1000,3000,FPGA_0_33_13,0,33,13,F2A_1549,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,330,40,1000,3000,FPGA_0_33_14,0,33,14,F2A_1550,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_15,0,33,15,F2A_1551,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_16,0,33,16,F2A_1552,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,720,40,1000,6000,FPGA_0_33_17,0,33,17,F2A_1553,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,720,40,1000,6000,FPGA_0_33_18,0,33,18,F2A_1554,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,720,40,1000,6000,FPGA_0_33_19,0,33,19,F2A_1555,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,720,40,1000,6000,FPGA_0_33_20,0,33,20,F2A_1556,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,720,40,1000,6000,FPGA_0_33_21,0,33,21,F2A_1557,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,720,40,1000,6000,FPGA_0_33_22,0,33,22,F2A_1558,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,720,40,1000,6000,FPGA_0_33_23,0,33,23,F2A_1559,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,460,40,1000,4000,FPGA_0_33_24,0,33,24,A2F_1560,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,460,40,1000,4000,FPGA_0_33_25,0,33,25,A2F_1561,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,460,40,1000,4000,FPGA_0_33_26,0,33,26,A2F_1562,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,460,40,1000,4000,FPGA_0_33_27,0,33,27,A2F_1563,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,460,40,1000,4000,FPGA_0_33_28,0,33,28,A2F_1564,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_29,0,33,29,A2F_1565,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_30,0,33,30,A2F_1566,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_31,0,33,31,A2F_1567,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_32,0,33,32,A2F_1568,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_33,0,33,33,A2F_1569,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_34,0,33,34,A2F_1570,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_35,0,33,35,A2F_1571,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_19,Bank_VL_2_19,FAKE,590,40,1000,5000,FPGA_0_33_36,0,33,36,A2F_1572,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,980,40,2000,1000,FPGA_0_33_37,0,33,37,A2F_1573,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,980,40,2000,1000,FPGA_0_33_38,0,33,38,A2F_1574,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_20,Bank_VL_2_20,FAKE,980,40,2000,1000,FPGA_0_33_39,0,33,39,A2F_1575,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_0,0,34,0,F2A_1584,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_1,0,34,1,F2A_1585,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_2,0,34,2,F2A_1586,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_3,0,34,3,F2A_1587,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_4,0,34,4,F2A_1588,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_5,0,34,5,F2A_1589,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_6,0,34,6,F2A_1590,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_7,0,34,7,F2A_1591,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_34_8,0,34,8,F2A_1592,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_34_24,0,34,24,A2F_1608,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_34_25,0,34,25,A2F_1609,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_34_26,0,34,26,A2F_1610,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_34_27,0,34,27,A2F_1611,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_34_28,0,34,28,A2F_1612,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_34_29,0,34,29,A2F_1613,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_34_30,0,34,30,A2F_1614,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_34_31,0,34,31,A2F_1615,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_34_32,0,34,32,A2F_1616,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_34_33,0,34,33,A2F_1617,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_34_34,0,34,34,A2F_1618,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,70,40,1000,1000,FPGA_0_35_0,0,35,0,F2A_1632,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_1,0,35,1,F2A_1633,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_2,0,35,2,F2A_1634,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_3,0,35,3,F2A_1635,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_4,0,35,4,F2A_1636,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_5,0,35,5,F2A_1637,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_6,0,35,6,F2A_1638,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_7,0,35,7,F2A_1639,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_8,0,35,8,F2A_1640,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_9,0,35,9,F2A_1641,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,200,40,1000,2000,FPGA_0_35_10,0,35,10,F2A_1642,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_35_11,0,35,11,F2A_1643,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_35_12,0,35,12,F2A_1644,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_35_13,0,35,13,F2A_1645,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,330,40,1000,3000,FPGA_0_35_14,0,35,14,F2A_1646,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_15,0,35,15,F2A_1647,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_16,0,35,16,F2A_1648,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,720,40,1000,6000,FPGA_0_35_17,0,35,17,F2A_1649,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,720,40,1000,6000,FPGA_0_35_18,0,35,18,F2A_1650,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,720,40,1000,6000,FPGA_0_35_19,0,35,19,F2A_1651,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,720,40,1000,6000,FPGA_0_35_20,0,35,20,F2A_1652,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,720,40,1000,6000,FPGA_0_35_21,0,35,21,F2A_1653,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,720,40,1000,6000,FPGA_0_35_22,0,35,22,F2A_1654,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,720,40,1000,6000,FPGA_0_35_23,0,35,23,F2A_1655,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_35_24,0,35,24,A2F_1656,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_35_25,0,35,25,A2F_1657,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_35_26,0,35,26,A2F_1658,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_35_27,0,35,27,A2F_1659,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,460,40,1000,4000,FPGA_0_35_28,0,35,28,A2F_1660,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_29,0,35,29,A2F_1661,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_30,0,35,30,A2F_1662,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_31,0,35,31,A2F_1663,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_32,0,35,32,A2F_1664,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_33,0,35,33,A2F_1665,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_34,0,35,34,A2F_1666,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_35,0,35,35,A2F_1667,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_21,Bank_VL_2_21,FAKE,590,40,1000,5000,FPGA_0_35_36,0,35,36,A2F_1668,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,980,40,2000,1000,FPGA_0_35_37,0,35,37,A2F_1669,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,980,40,2000,1000,FPGA_0_35_38,0,35,38,A2F_1670,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_22,Bank_VL_2_22,FAKE,980,40,2000,1000,FPGA_0_35_39,0,35,39,A2F_1671,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,70,40,1000,1000,FPGA_0_36_0,0,36,0,F2A_1680,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_1,0,36,1,F2A_1681,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_2,0,36,2,F2A_1682,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_3,0,36,3,F2A_1683,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_4,0,36,4,F2A_1684,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_5,0,36,5,F2A_1685,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_6,0,36,6,F2A_1686,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_7,0,36,7,F2A_1687,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_8,0,36,8,F2A_1688,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_9,0,36,9,F2A_1689,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,200,40,1000,2000,FPGA_0_36_10,0,36,10,F2A_1690,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,330,40,1000,3000,FPGA_0_36_11,0,36,11,F2A_1691,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,330,40,1000,3000,FPGA_0_36_12,0,36,12,F2A_1692,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,330,40,1000,3000,FPGA_0_36_13,0,36,13,F2A_1693,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,330,40,1000,3000,FPGA_0_36_14,0,36,14,F2A_1694,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_15,0,36,15,F2A_1695,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_16,0,36,16,F2A_1696,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,720,40,1000,6000,FPGA_0_36_17,0,36,17,F2A_1697,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,720,40,1000,6000,FPGA_0_36_18,0,36,18,F2A_1698,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,720,40,1000,6000,FPGA_0_36_19,0,36,19,F2A_1699,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,720,40,1000,6000,FPGA_0_36_20,0,36,20,F2A_1700,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,720,40,1000,6000,FPGA_0_36_21,0,36,21,F2A_1701,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,720,40,1000,6000,FPGA_0_36_22,0,36,22,F2A_1702,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,720,40,1000,6000,FPGA_0_36_23,0,36,23,F2A_1703,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,460,40,1000,4000,FPGA_0_36_24,0,36,24,A2F_1704,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,460,40,1000,4000,FPGA_0_36_25,0,36,25,A2F_1705,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,460,40,1000,4000,FPGA_0_36_26,0,36,26,A2F_1706,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,460,40,1000,4000,FPGA_0_36_27,0,36,27,A2F_1707,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,460,40,1000,4000,FPGA_0_36_28,0,36,28,A2F_1708,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_29,0,36,29,A2F_1709,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_30,0,36,30,A2F_1710,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_31,0,36,31,A2F_1711,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_32,0,36,32,A2F_1712,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_33,0,36,33,A2F_1713,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_34,0,36,34,A2F_1714,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_35,0,36,35,A2F_1715,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_23,Bank_VL_2_23,FAKE,590,40,1000,5000,FPGA_0_36_36,0,36,36,A2F_1716,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,980,40,2000,1000,FPGA_0_36_37,0,36,37,A2F_1717,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,980,40,2000,1000,FPGA_0_36_38,0,36,38,A2F_1718,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_24,Bank_VL_2_24,FAKE,980,40,2000,1000,FPGA_0_36_39,0,36,39,A2F_1719,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,70,40,1000,1000,FPGA_0_37_0,0,37,0,F2A_1728,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_1,0,37,1,F2A_1729,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_2,0,37,2,F2A_1730,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_3,0,37,3,F2A_1731,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_4,0,37,4,F2A_1732,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_5,0,37,5,F2A_1733,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_6,0,37,6,F2A_1734,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_7,0,37,7,F2A_1735,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_8,0,37,8,F2A_1736,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_9,0,37,9,F2A_1737,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,200,40,1000,2000,FPGA_0_37_10,0,37,10,F2A_1738,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,330,40,1000,3000,FPGA_0_37_11,0,37,11,F2A_1739,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,330,40,1000,3000,FPGA_0_37_12,0,37,12,F2A_1740,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,330,40,1000,3000,FPGA_0_37_13,0,37,13,F2A_1741,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,330,40,1000,3000,FPGA_0_37_14,0,37,14,F2A_1742,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_15,0,37,15,F2A_1743,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_16,0,37,16,F2A_1744,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,720,40,1000,6000,FPGA_0_37_17,0,37,17,F2A_1745,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,720,40,1000,6000,FPGA_0_37_18,0,37,18,F2A_1746,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,720,40,1000,6000,FPGA_0_37_19,0,37,19,F2A_1747,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,720,40,1000,6000,FPGA_0_37_20,0,37,20,F2A_1748,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,720,40,1000,6000,FPGA_0_37_21,0,37,21,F2A_1749,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,720,40,1000,6000,FPGA_0_37_22,0,37,22,F2A_1750,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,720,40,1000,6000,FPGA_0_37_23,0,37,23,F2A_1751,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,460,40,1000,4000,FPGA_0_37_24,0,37,24,A2F_1752,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,460,40,1000,4000,FPGA_0_37_25,0,37,25,A2F_1753,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,460,40,1000,4000,FPGA_0_37_26,0,37,26,A2F_1754,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,460,40,1000,4000,FPGA_0_37_27,0,37,27,A2F_1755,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,460,40,1000,4000,FPGA_0_37_28,0,37,28,A2F_1756,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_29,0,37,29,A2F_1757,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_30,0,37,30,A2F_1758,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_31,0,37,31,A2F_1759,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_32,0,37,32,A2F_1760,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_33,0,37,33,A2F_1761,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_34,0,37,34,A2F_1762,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_35,0,37,35,A2F_1763,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_25,Bank_VL_2_25,FAKE,590,40,1000,5000,FPGA_0_37_36,0,37,36,A2F_1764,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,980,40,2000,1000,FPGA_0_37_37,0,37,37,A2F_1765,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,980,40,2000,1000,FPGA_0_37_38,0,37,38,A2F_1766,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_26,Bank_VL_2_26,FAKE,980,40,2000,1000,FPGA_0_37_39,0,37,39,A2F_1767,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,70,40,1000,1000,FPGA_0_38_0,0,38,0,F2A_1776,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_1,0,38,1,F2A_1777,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_2,0,38,2,F2A_1778,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_3,0,38,3,F2A_1779,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_4,0,38,4,F2A_1780,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_5,0,38,5,F2A_1781,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_6,0,38,6,F2A_1782,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_7,0,38,7,F2A_1783,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_8,0,38,8,F2A_1784,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_9,0,38,9,F2A_1785,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,200,40,1000,2000,FPGA_0_38_10,0,38,10,F2A_1786,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,330,40,1000,3000,FPGA_0_38_11,0,38,11,F2A_1787,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,330,40,1000,3000,FPGA_0_38_12,0,38,12,F2A_1788,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,330,40,1000,3000,FPGA_0_38_13,0,38,13,F2A_1789,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,330,40,1000,3000,FPGA_0_38_14,0,38,14,F2A_1790,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_15,0,38,15,F2A_1791,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_16,0,38,16,F2A_1792,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,720,40,1000,6000,FPGA_0_38_17,0,38,17,F2A_1793,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,720,40,1000,6000,FPGA_0_38_18,0,38,18,F2A_1794,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,720,40,1000,6000,FPGA_0_38_19,0,38,19,F2A_1795,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,720,40,1000,6000,FPGA_0_38_20,0,38,20,F2A_1796,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,720,40,1000,6000,FPGA_0_38_21,0,38,21,F2A_1797,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,720,40,1000,6000,FPGA_0_38_22,0,38,22,F2A_1798,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,720,40,1000,6000,FPGA_0_38_23,0,38,23,F2A_1799,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,460,40,1000,4000,FPGA_0_38_24,0,38,24,A2F_1800,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,460,40,1000,4000,FPGA_0_38_25,0,38,25,A2F_1801,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,460,40,1000,4000,FPGA_0_38_26,0,38,26,A2F_1802,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,460,40,1000,4000,FPGA_0_38_27,0,38,27,A2F_1803,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,460,40,1000,4000,FPGA_0_38_28,0,38,28,A2F_1804,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_29,0,38,29,A2F_1805,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_30,0,38,30,A2F_1806,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_31,0,38,31,A2F_1807,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_32,0,38,32,A2F_1808,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_33,0,38,33,A2F_1809,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_34,0,38,34,A2F_1810,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_35,0,38,35,A2F_1811,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_27,Bank_VL_2_27,FAKE,590,40,1000,5000,FPGA_0_38_36,0,38,36,A2F_1812,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,980,40,2000,1000,FPGA_0_38_37,0,38,37,A2F_1813,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,980,40,2000,1000,FPGA_0_38_38,0,38,38,A2F_1814,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_28,Bank_VL_2_28,FAKE,980,40,2000,1000,FPGA_0_38_39,0,38,39,A2F_1815,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,70,40,1000,1000,FPGA_0_39_0,0,39,0,F2A_1824,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_1,0,39,1,F2A_1825,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_2,0,39,2,F2A_1826,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_3,0,39,3,F2A_1827,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_4,0,39,4,F2A_1828,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_5,0,39,5,F2A_1829,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_6,0,39,6,F2A_1830,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_7,0,39,7,F2A_1831,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_8,0,39,8,F2A_1832,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_9,0,39,9,F2A_1833,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,200,40,1000,2000,FPGA_0_39_10,0,39,10,F2A_1834,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,330,40,1000,3000,FPGA_0_39_11,0,39,11,F2A_1835,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,330,40,1000,3000,FPGA_0_39_12,0,39,12,F2A_1836,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,330,40,1000,3000,FPGA_0_39_13,0,39,13,F2A_1837,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,330,40,1000,3000,FPGA_0_39_14,0,39,14,F2A_1838,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_15,0,39,15,F2A_1839,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_16,0,39,16,F2A_1840,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,720,40,1000,6000,FPGA_0_39_17,0,39,17,F2A_1841,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,720,40,1000,6000,FPGA_0_39_18,0,39,18,F2A_1842,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,720,40,1000,6000,FPGA_0_39_19,0,39,19,F2A_1843,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,720,40,1000,6000,FPGA_0_39_20,0,39,20,F2A_1844,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,720,40,1000,6000,FPGA_0_39_21,0,39,21,F2A_1845,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,720,40,1000,6000,FPGA_0_39_22,0,39,22,F2A_1846,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,720,40,1000,6000,FPGA_0_39_23,0,39,23,F2A_1847,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,460,40,1000,4000,FPGA_0_39_24,0,39,24,A2F_1848,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,460,40,1000,4000,FPGA_0_39_25,0,39,25,A2F_1849,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,460,40,1000,4000,FPGA_0_39_26,0,39,26,A2F_1850,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,460,40,1000,4000,FPGA_0_39_27,0,39,27,A2F_1851,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,460,40,1000,4000,FPGA_0_39_28,0,39,28,A2F_1852,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_29,0,39,29,A2F_1853,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_30,0,39,30,A2F_1854,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_31,0,39,31,A2F_1855,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_32,0,39,32,A2F_1856,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_33,0,39,33,A2F_1857,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_34,0,39,34,A2F_1858,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_35,0,39,35,A2F_1859,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_29,Bank_VL_2_29,FAKE,590,40,1000,5000,FPGA_0_39_36,0,39,36,A2F_1860,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,980,40,2000,1000,FPGA_0_39_37,0,39,37,A2F_1861,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,980,40,2000,1000,FPGA_0_39_38,0,39,38,A2F_1862,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_30,Bank_VL_2_30,FAKE,980,40,2000,1000,FPGA_0_39_39,0,39,39,A2F_1863,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,70,40,1000,1000,FPGA_0_40_0,0,40,0,F2A_1872,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_1,0,40,1,F2A_1873,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_2,0,40,2,F2A_1874,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_3,0,40,3,F2A_1875,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_4,0,40,4,F2A_1876,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_5,0,40,5,F2A_1877,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_6,0,40,6,F2A_1878,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_7,0,40,7,F2A_1879,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_8,0,40,8,F2A_1880,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_9,0,40,9,F2A_1881,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,200,40,1000,2000,FPGA_0_40_10,0,40,10,F2A_1882,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,330,40,1000,3000,FPGA_0_40_11,0,40,11,F2A_1883,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,330,40,1000,3000,FPGA_0_40_12,0,40,12,F2A_1884,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,330,40,1000,3000,FPGA_0_40_13,0,40,13,F2A_1885,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,330,40,1000,3000,FPGA_0_40_14,0,40,14,F2A_1886,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_15,0,40,15,F2A_1887,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_16,0,40,16,F2A_1888,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,720,40,1000,6000,FPGA_0_40_17,0,40,17,F2A_1889,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,720,40,1000,6000,FPGA_0_40_18,0,40,18,F2A_1890,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,720,40,1000,6000,FPGA_0_40_19,0,40,19,F2A_1891,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,720,40,1000,6000,FPGA_0_40_20,0,40,20,F2A_1892,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,720,40,1000,6000,FPGA_0_40_21,0,40,21,F2A_1893,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,720,40,1000,6000,FPGA_0_40_22,0,40,22,F2A_1894,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,720,40,1000,6000,FPGA_0_40_23,0,40,23,F2A_1895,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,460,40,1000,4000,FPGA_0_40_24,0,40,24,A2F_1896,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,460,40,1000,4000,FPGA_0_40_25,0,40,25,A2F_1897,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,460,40,1000,4000,FPGA_0_40_26,0,40,26,A2F_1898,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,460,40,1000,4000,FPGA_0_40_27,0,40,27,A2F_1899,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,460,40,1000,4000,FPGA_0_40_28,0,40,28,A2F_1900,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_29,0,40,29,A2F_1901,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_30,0,40,30,A2F_1902,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_31,0,40,31,A2F_1903,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_32,0,40,32,A2F_1904,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_33,0,40,33,A2F_1905,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_34,0,40,34,A2F_1906,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_35,0,40,35,A2F_1907,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_31,Bank_VL_2_31,FAKE,590,40,1000,5000,FPGA_0_40_36,0,40,36,A2F_1908,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,980,40,2000,1000,FPGA_0_40_37,0,40,37,A2F_1909,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,980,40,2000,1000,FPGA_0_40_38,0,40,38,A2F_1910,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_32,Bank_VL_2_32,FAKE,980,40,2000,1000,FPGA_0_40_39,0,40,39,A2F_1911,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,70,40,1000,1000,FPGA_0_41_0,0,41,0,F2A_1920,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_1,0,41,1,F2A_1921,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_2,0,41,2,F2A_1922,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_3,0,41,3,F2A_1923,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_4,0,41,4,F2A_1924,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_5,0,41,5,F2A_1925,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_6,0,41,6,F2A_1926,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_7,0,41,7,F2A_1927,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_8,0,41,8,F2A_1928,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_9,0,41,9,F2A_1929,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,200,40,1000,2000,FPGA_0_41_10,0,41,10,F2A_1930,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,330,40,1000,3000,FPGA_0_41_11,0,41,11,F2A_1931,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,330,40,1000,3000,FPGA_0_41_12,0,41,12,F2A_1932,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,330,40,1000,3000,FPGA_0_41_13,0,41,13,F2A_1933,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,330,40,1000,3000,FPGA_0_41_14,0,41,14,F2A_1934,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_15,0,41,15,F2A_1935,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_16,0,41,16,F2A_1936,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,720,40,1000,6000,FPGA_0_41_17,0,41,17,F2A_1937,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,720,40,1000,6000,FPGA_0_41_18,0,41,18,F2A_1938,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,720,40,1000,6000,FPGA_0_41_19,0,41,19,F2A_1939,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,720,40,1000,6000,FPGA_0_41_20,0,41,20,F2A_1940,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,720,40,1000,6000,FPGA_0_41_21,0,41,21,F2A_1941,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,720,40,1000,6000,FPGA_0_41_22,0,41,22,F2A_1942,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,720,40,1000,6000,FPGA_0_41_23,0,41,23,F2A_1943,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,460,40,1000,4000,FPGA_0_41_24,0,41,24,A2F_1944,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,460,40,1000,4000,FPGA_0_41_25,0,41,25,A2F_1945,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,460,40,1000,4000,FPGA_0_41_26,0,41,26,A2F_1946,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,460,40,1000,4000,FPGA_0_41_27,0,41,27,A2F_1947,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,460,40,1000,4000,FPGA_0_41_28,0,41,28,A2F_1948,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_29,0,41,29,A2F_1949,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_30,0,41,30,A2F_1950,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_31,0,41,31,A2F_1951,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_32,0,41,32,A2F_1952,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_33,0,41,33,A2F_1953,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_34,0,41,34,A2F_1954,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_35,0,41,35,A2F_1955,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_33,Bank_VL_2_33,FAKE,590,40,1000,5000,FPGA_0_41_36,0,41,36,A2F_1956,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,980,40,2000,1000,FPGA_0_41_37,0,41,37,A2F_1957,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,980,40,2000,1000,FPGA_0_41_38,0,41,38,A2F_1958,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_34,Bank_VL_2_34,FAKE,980,40,2000,1000,FPGA_0_41_39,0,41,39,A2F_1959,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,70,40,1000,1000,FPGA_0_42_0,0,42,0,F2A_1968,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_1,0,42,1,F2A_1969,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_2,0,42,2,F2A_1970,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_3,0,42,3,F2A_1971,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_4,0,42,4,F2A_1972,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_5,0,42,5,F2A_1973,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_6,0,42,6,F2A_1974,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_7,0,42,7,F2A_1975,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_8,0,42,8,F2A_1976,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_9,0,42,9,F2A_1977,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,200,40,1000,2000,FPGA_0_42_10,0,42,10,F2A_1978,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,330,40,1000,3000,FPGA_0_42_11,0,42,11,F2A_1979,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,330,40,1000,3000,FPGA_0_42_12,0,42,12,F2A_1980,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,330,40,1000,3000,FPGA_0_42_13,0,42,13,F2A_1981,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,330,40,1000,3000,FPGA_0_42_14,0,42,14,F2A_1982,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_15,0,42,15,F2A_1983,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_16,0,42,16,F2A_1984,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,720,40,1000,6000,FPGA_0_42_17,0,42,17,F2A_1985,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,720,40,1000,6000,FPGA_0_42_18,0,42,18,F2A_1986,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,720,40,1000,6000,FPGA_0_42_19,0,42,19,F2A_1987,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,720,40,1000,6000,FPGA_0_42_20,0,42,20,F2A_1988,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,720,40,1000,6000,FPGA_0_42_21,0,42,21,F2A_1989,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,720,40,1000,6000,FPGA_0_42_22,0,42,22,F2A_1990,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,720,40,1000,6000,FPGA_0_42_23,0,42,23,F2A_1991,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,460,40,1000,4000,FPGA_0_42_24,0,42,24,A2F_1992,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,460,40,1000,4000,FPGA_0_42_25,0,42,25,A2F_1993,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,460,40,1000,4000,FPGA_0_42_26,0,42,26,A2F_1994,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,460,40,1000,4000,FPGA_0_42_27,0,42,27,A2F_1995,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,460,40,1000,4000,FPGA_0_42_28,0,42,28,A2F_1996,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_29,0,42,29,A2F_1997,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_30,0,42,30,A2F_1998,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_31,0,42,31,A2F_1999,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_32,0,42,32,A2F_2000,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_33,0,42,33,A2F_2001,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_34,0,42,34,A2F_2002,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_35,0,42,35,A2F_2003,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_35,Bank_VL_2_35,FAKE,590,40,1000,5000,FPGA_0_42_36,0,42,36,A2F_2004,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,980,40,2000,1000,FPGA_0_42_37,0,42,37,A2F_2005,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,980,40,2000,1000,FPGA_0_42_38,0,42,38,A2F_2006,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_36,Bank_VL_2_36,FAKE,980,40,2000,1000,FPGA_0_42_39,0,42,39,A2F_2007,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,70,40,1000,1000,FPGA_0_43_0,0,43,0,F2A_2016,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_1,0,43,1,F2A_2017,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_2,0,43,2,F2A_2018,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_3,0,43,3,F2A_2019,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_4,0,43,4,F2A_2020,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_5,0,43,5,F2A_2021,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_6,0,43,6,F2A_2022,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_7,0,43,7,F2A_2023,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_8,0,43,8,F2A_2024,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_9,0,43,9,F2A_2025,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,200,40,1000,2000,FPGA_0_43_10,0,43,10,F2A_2026,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,330,40,1000,3000,FPGA_0_43_11,0,43,11,F2A_2027,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,330,40,1000,3000,FPGA_0_43_12,0,43,12,F2A_2028,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,330,40,1000,3000,FPGA_0_43_13,0,43,13,F2A_2029,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,330,40,1000,3000,FPGA_0_43_14,0,43,14,F2A_2030,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_15,0,43,15,F2A_2031,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_16,0,43,16,F2A_2032,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,720,40,1000,6000,FPGA_0_43_17,0,43,17,F2A_2033,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,720,40,1000,6000,FPGA_0_43_18,0,43,18,F2A_2034,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,720,40,1000,6000,FPGA_0_43_19,0,43,19,F2A_2035,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,720,40,1000,6000,FPGA_0_43_20,0,43,20,F2A_2036,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,720,40,1000,6000,FPGA_0_43_21,0,43,21,F2A_2037,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,720,40,1000,6000,FPGA_0_43_22,0,43,22,F2A_2038,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,720,40,1000,6000,FPGA_0_43_23,0,43,23,F2A_2039,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,460,40,1000,4000,FPGA_0_43_24,0,43,24,A2F_2040,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,460,40,1000,4000,FPGA_0_43_25,0,43,25,A2F_2041,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,460,40,1000,4000,FPGA_0_43_26,0,43,26,A2F_2042,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,460,40,1000,4000,FPGA_0_43_27,0,43,27,A2F_2043,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,460,40,1000,4000,FPGA_0_43_28,0,43,28,A2F_2044,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_29,0,43,29,A2F_2045,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_30,0,43,30,A2F_2046,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_31,0,43,31,A2F_2047,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_32,0,43,32,A2F_2048,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_33,0,43,33,A2F_2049,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_34,0,43,34,A2F_2050,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_35,0,43,35,A2F_2051,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_37,Bank_VL_2_37,FAKE,590,40,1000,5000,FPGA_0_43_36,0,43,36,A2F_2052,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,980,40,2000,1000,FPGA_0_43_37,0,43,37,A2F_2053,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,980,40,2000,1000,FPGA_0_43_38,0,43,38,A2F_2054,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_38,Bank_VL_2_38,FAKE,980,40,2000,1000,FPGA_0_43_39,0,43,39,A2F_2055,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,70,40,1000,1000,FPGA_0_44_0,0,44,0,F2A_2064,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_1,0,44,1,F2A_2065,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_2,0,44,2,F2A_2066,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_3,0,44,3,F2A_2067,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_4,0,44,4,F2A_2068,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_5,0,44,5,F2A_2069,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_6,0,44,6,F2A_2070,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_7,0,44,7,F2A_2071,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_8,0,44,8,F2A_2072,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_9,0,44,9,F2A_2073,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,200,40,1000,2000,FPGA_0_44_10,0,44,10,F2A_2074,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,330,40,1000,3000,FPGA_0_44_11,0,44,11,F2A_2075,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,330,40,1000,3000,FPGA_0_44_12,0,44,12,F2A_2076,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,330,40,1000,3000,FPGA_0_44_13,0,44,13,F2A_2077,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,330,40,1000,3000,FPGA_0_44_14,0,44,14,F2A_2078,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_15,0,44,15,F2A_2079,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_16,0,44,16,F2A_2080,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,720,40,1000,6000,FPGA_0_44_17,0,44,17,F2A_2081,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,720,40,1000,6000,FPGA_0_44_18,0,44,18,F2A_2082,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,720,40,1000,6000,FPGA_0_44_19,0,44,19,F2A_2083,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,720,40,1000,6000,FPGA_0_44_20,0,44,20,F2A_2084,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,720,40,1000,6000,FPGA_0_44_21,0,44,21,F2A_2085,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,720,40,1000,6000,FPGA_0_44_22,0,44,22,F2A_2086,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,720,40,1000,6000,FPGA_0_44_23,0,44,23,F2A_2087,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,460,40,1000,4000,FPGA_0_44_24,0,44,24,A2F_2088,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,460,40,1000,4000,FPGA_0_44_25,0,44,25,A2F_2089,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,460,40,1000,4000,FPGA_0_44_26,0,44,26,A2F_2090,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,460,40,1000,4000,FPGA_0_44_27,0,44,27,A2F_2091,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,460,40,1000,4000,FPGA_0_44_28,0,44,28,A2F_2092,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_29,0,44,29,A2F_2093,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_30,0,44,30,A2F_2094,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_31,0,44,31,A2F_2095,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_32,0,44,32,A2F_2096,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_33,0,44,33,A2F_2097,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_34,0,44,34,A2F_2098,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_35,0,44,35,A2F_2099,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_39,Bank_VL_2_39,FAKE,590,40,1000,5000,FPGA_0_44_36,0,44,36,A2F_2100,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,980,40,2000,1000,FPGA_0_44_37,0,44,37,A2F_2101,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,980,40,2000,1000,FPGA_0_44_38,0,44,38,A2F_2102,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_2_40,Bank_VL_2_40,FAKE,980,40,2000,1000,FPGA_0_44_39,0,44,39,A2F_2103,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_0,0,45,0,F2A_2112,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_1,0,45,1,F2A_2113,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_2,0,45,2,F2A_2114,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_3,0,45,3,F2A_2115,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_4,0,45,4,F2A_2116,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_5,0,45,5,F2A_2117,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_6,0,45,6,F2A_2118,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_7,0,45,7,F2A_2119,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_45_8,0,45,8,F2A_2120,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_45_24,0,45,24,A2F_2136,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_45_25,0,45,25,A2F_2137,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_45_26,0,45,26,A2F_2138,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_45_27,0,45,27,A2F_2139,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_45_28,0,45,28,A2F_2140,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_45_29,0,45,29,A2F_2141,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_45_30,0,45,30,A2F_2142,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_45_31,0,45,31,A2F_2143,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_45_32,0,45,32,A2F_2144,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_45_33,0,45,33,A2F_2145,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_45_34,0,45,34,A2F_2146,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,70,40,1000,1000,FPGA_0_46_0,0,46,0,F2A_2160,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_1,0,46,1,F2A_2161,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_2,0,46,2,F2A_2162,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_3,0,46,3,F2A_2163,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_4,0,46,4,F2A_2164,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_5,0,46,5,F2A_2165,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_6,0,46,6,F2A_2166,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_7,0,46,7,F2A_2167,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_8,0,46,8,F2A_2168,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_9,0,46,9,F2A_2169,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,200,40,1000,2000,FPGA_0_46_10,0,46,10,F2A_2170,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_46_11,0,46,11,F2A_2171,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_46_12,0,46,12,F2A_2172,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_46_13,0,46,13,F2A_2173,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,330,40,1000,3000,FPGA_0_46_14,0,46,14,F2A_2174,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_15,0,46,15,F2A_2175,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_16,0,46,16,F2A_2176,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,720,40,1000,6000,FPGA_0_46_17,0,46,17,F2A_2177,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,720,40,1000,6000,FPGA_0_46_18,0,46,18,F2A_2178,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,720,40,1000,6000,FPGA_0_46_19,0,46,19,F2A_2179,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,720,40,1000,6000,FPGA_0_46_20,0,46,20,F2A_2180,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,720,40,1000,6000,FPGA_0_46_21,0,46,21,F2A_2181,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,720,40,1000,6000,FPGA_0_46_22,0,46,22,F2A_2182,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,720,40,1000,6000,FPGA_0_46_23,0,46,23,F2A_2183,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_46_24,0,46,24,A2F_2184,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_46_25,0,46,25,A2F_2185,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_46_26,0,46,26,A2F_2186,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_46_27,0,46,27,A2F_2187,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,460,40,1000,4000,FPGA_0_46_28,0,46,28,A2F_2188,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_29,0,46,29,A2F_2189,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_30,0,46,30,A2F_2190,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_31,0,46,31,A2F_2191,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_32,0,46,32,A2F_2192,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_33,0,46,33,A2F_2193,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_34,0,46,34,A2F_2194,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_35,0,46,35,A2F_2195,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_1,Bank_VL_3_1,FAKE,590,40,1000,5000,FPGA_0_46_36,0,46,36,A2F_2196,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,980,40,2000,1000,FPGA_0_46_37,0,46,37,A2F_2197,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,980,40,2000,1000,FPGA_0_46_38,0,46,38,A2F_2198,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_2,Bank_VL_3_2,FAKE,980,40,2000,1000,FPGA_0_46_39,0,46,39,A2F_2199,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,70,40,1000,1000,FPGA_0_47_0,0,47,0,F2A_2208,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_1,0,47,1,F2A_2209,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_2,0,47,2,F2A_2210,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_3,0,47,3,F2A_2211,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_4,0,47,4,F2A_2212,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_5,0,47,5,F2A_2213,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_6,0,47,6,F2A_2214,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_7,0,47,7,F2A_2215,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_8,0,47,8,F2A_2216,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_9,0,47,9,F2A_2217,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,200,40,1000,2000,FPGA_0_47_10,0,47,10,F2A_2218,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,330,40,1000,3000,FPGA_0_47_11,0,47,11,F2A_2219,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,330,40,1000,3000,FPGA_0_47_12,0,47,12,F2A_2220,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,330,40,1000,3000,FPGA_0_47_13,0,47,13,F2A_2221,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,330,40,1000,3000,FPGA_0_47_14,0,47,14,F2A_2222,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_15,0,47,15,F2A_2223,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_16,0,47,16,F2A_2224,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,720,40,1000,6000,FPGA_0_47_17,0,47,17,F2A_2225,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,720,40,1000,6000,FPGA_0_47_18,0,47,18,F2A_2226,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,720,40,1000,6000,FPGA_0_47_19,0,47,19,F2A_2227,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,720,40,1000,6000,FPGA_0_47_20,0,47,20,F2A_2228,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,720,40,1000,6000,FPGA_0_47_21,0,47,21,F2A_2229,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,720,40,1000,6000,FPGA_0_47_22,0,47,22,F2A_2230,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,720,40,1000,6000,FPGA_0_47_23,0,47,23,F2A_2231,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,460,40,1000,4000,FPGA_0_47_24,0,47,24,A2F_2232,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,460,40,1000,4000,FPGA_0_47_25,0,47,25,A2F_2233,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,460,40,1000,4000,FPGA_0_47_26,0,47,26,A2F_2234,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,460,40,1000,4000,FPGA_0_47_27,0,47,27,A2F_2235,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,460,40,1000,4000,FPGA_0_47_28,0,47,28,A2F_2236,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_29,0,47,29,A2F_2237,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_30,0,47,30,A2F_2238,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_31,0,47,31,A2F_2239,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_32,0,47,32,A2F_2240,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_33,0,47,33,A2F_2241,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_34,0,47,34,A2F_2242,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_35,0,47,35,A2F_2243,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_3,Bank_VL_3_3,FAKE,590,40,1000,5000,FPGA_0_47_36,0,47,36,A2F_2244,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,980,40,2000,1000,FPGA_0_47_37,0,47,37,A2F_2245,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,980,40,2000,1000,FPGA_0_47_38,0,47,38,A2F_2246,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_4,Bank_VL_3_4,FAKE,980,40,2000,1000,FPGA_0_47_39,0,47,39,A2F_2247,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,70,40,1000,1000,FPGA_0_48_0,0,48,0,F2A_2256,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_1,0,48,1,F2A_2257,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_2,0,48,2,F2A_2258,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_3,0,48,3,F2A_2259,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_4,0,48,4,F2A_2260,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_5,0,48,5,F2A_2261,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_6,0,48,6,F2A_2262,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_7,0,48,7,F2A_2263,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_8,0,48,8,F2A_2264,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_9,0,48,9,F2A_2265,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,200,40,1000,2000,FPGA_0_48_10,0,48,10,F2A_2266,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,330,40,1000,3000,FPGA_0_48_11,0,48,11,F2A_2267,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,330,40,1000,3000,FPGA_0_48_12,0,48,12,F2A_2268,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,330,40,1000,3000,FPGA_0_48_13,0,48,13,F2A_2269,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,330,40,1000,3000,FPGA_0_48_14,0,48,14,F2A_2270,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_15,0,48,15,F2A_2271,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_16,0,48,16,F2A_2272,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,720,40,1000,6000,FPGA_0_48_17,0,48,17,F2A_2273,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,720,40,1000,6000,FPGA_0_48_18,0,48,18,F2A_2274,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,720,40,1000,6000,FPGA_0_48_19,0,48,19,F2A_2275,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,720,40,1000,6000,FPGA_0_48_20,0,48,20,F2A_2276,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,720,40,1000,6000,FPGA_0_48_21,0,48,21,F2A_2277,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,720,40,1000,6000,FPGA_0_48_22,0,48,22,F2A_2278,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,720,40,1000,6000,FPGA_0_48_23,0,48,23,F2A_2279,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,460,40,1000,4000,FPGA_0_48_24,0,48,24,A2F_2280,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,460,40,1000,4000,FPGA_0_48_25,0,48,25,A2F_2281,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,460,40,1000,4000,FPGA_0_48_26,0,48,26,A2F_2282,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,460,40,1000,4000,FPGA_0_48_27,0,48,27,A2F_2283,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,460,40,1000,4000,FPGA_0_48_28,0,48,28,A2F_2284,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_29,0,48,29,A2F_2285,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_30,0,48,30,A2F_2286,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_31,0,48,31,A2F_2287,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_32,0,48,32,A2F_2288,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_33,0,48,33,A2F_2289,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_34,0,48,34,A2F_2290,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_35,0,48,35,A2F_2291,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_5,Bank_VL_3_5,FAKE,590,40,1000,5000,FPGA_0_48_36,0,48,36,A2F_2292,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,980,40,2000,1000,FPGA_0_48_37,0,48,37,A2F_2293,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,980,40,2000,1000,FPGA_0_48_38,0,48,38,A2F_2294,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_6,Bank_VL_3_6,FAKE,980,40,2000,1000,FPGA_0_48_39,0,48,39,A2F_2295,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,70,40,1000,1000,FPGA_0_49_0,0,49,0,F2A_2304,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_1,0,49,1,F2A_2305,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_2,0,49,2,F2A_2306,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_3,0,49,3,F2A_2307,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_4,0,49,4,F2A_2308,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_5,0,49,5,F2A_2309,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_6,0,49,6,F2A_2310,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_7,0,49,7,F2A_2311,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_8,0,49,8,F2A_2312,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_9,0,49,9,F2A_2313,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,200,40,1000,2000,FPGA_0_49_10,0,49,10,F2A_2314,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,330,40,1000,3000,FPGA_0_49_11,0,49,11,F2A_2315,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,330,40,1000,3000,FPGA_0_49_12,0,49,12,F2A_2316,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,330,40,1000,3000,FPGA_0_49_13,0,49,13,F2A_2317,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,330,40,1000,3000,FPGA_0_49_14,0,49,14,F2A_2318,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_15,0,49,15,F2A_2319,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_16,0,49,16,F2A_2320,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,720,40,1000,6000,FPGA_0_49_17,0,49,17,F2A_2321,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,720,40,1000,6000,FPGA_0_49_18,0,49,18,F2A_2322,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,720,40,1000,6000,FPGA_0_49_19,0,49,19,F2A_2323,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,720,40,1000,6000,FPGA_0_49_20,0,49,20,F2A_2324,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,720,40,1000,6000,FPGA_0_49_21,0,49,21,F2A_2325,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,720,40,1000,6000,FPGA_0_49_22,0,49,22,F2A_2326,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,720,40,1000,6000,FPGA_0_49_23,0,49,23,F2A_2327,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,460,40,1000,4000,FPGA_0_49_24,0,49,24,A2F_2328,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,460,40,1000,4000,FPGA_0_49_25,0,49,25,A2F_2329,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,460,40,1000,4000,FPGA_0_49_26,0,49,26,A2F_2330,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,460,40,1000,4000,FPGA_0_49_27,0,49,27,A2F_2331,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,460,40,1000,4000,FPGA_0_49_28,0,49,28,A2F_2332,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_29,0,49,29,A2F_2333,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_30,0,49,30,A2F_2334,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_31,0,49,31,A2F_2335,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_32,0,49,32,A2F_2336,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_33,0,49,33,A2F_2337,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_34,0,49,34,A2F_2338,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_35,0,49,35,A2F_2339,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_7,Bank_VL_3_7,FAKE,590,40,1000,5000,FPGA_0_49_36,0,49,36,A2F_2340,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,980,40,2000,1000,FPGA_0_49_37,0,49,37,A2F_2341,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,980,40,2000,1000,FPGA_0_49_38,0,49,38,A2F_2342,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_8,Bank_VL_3_8,FAKE,980,40,2000,1000,FPGA_0_49_39,0,49,39,A2F_2343,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,70,40,1000,1000,FPGA_0_50_0,0,50,0,F2A_2352,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_1,0,50,1,F2A_2353,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_2,0,50,2,F2A_2354,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_3,0,50,3,F2A_2355,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_4,0,50,4,F2A_2356,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_5,0,50,5,F2A_2357,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_6,0,50,6,F2A_2358,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_7,0,50,7,F2A_2359,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_8,0,50,8,F2A_2360,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_9,0,50,9,F2A_2361,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,200,40,1000,2000,FPGA_0_50_10,0,50,10,F2A_2362,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,330,40,1000,3000,FPGA_0_50_11,0,50,11,F2A_2363,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,330,40,1000,3000,FPGA_0_50_12,0,50,12,F2A_2364,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,330,40,1000,3000,FPGA_0_50_13,0,50,13,F2A_2365,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,330,40,1000,3000,FPGA_0_50_14,0,50,14,F2A_2366,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_15,0,50,15,F2A_2367,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_16,0,50,16,F2A_2368,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,720,40,1000,6000,FPGA_0_50_17,0,50,17,F2A_2369,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,720,40,1000,6000,FPGA_0_50_18,0,50,18,F2A_2370,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,720,40,1000,6000,FPGA_0_50_19,0,50,19,F2A_2371,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,720,40,1000,6000,FPGA_0_50_20,0,50,20,F2A_2372,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,720,40,1000,6000,FPGA_0_50_21,0,50,21,F2A_2373,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,720,40,1000,6000,FPGA_0_50_22,0,50,22,F2A_2374,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,720,40,1000,6000,FPGA_0_50_23,0,50,23,F2A_2375,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,460,40,1000,4000,FPGA_0_50_24,0,50,24,A2F_2376,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,460,40,1000,4000,FPGA_0_50_25,0,50,25,A2F_2377,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,460,40,1000,4000,FPGA_0_50_26,0,50,26,A2F_2378,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,460,40,1000,4000,FPGA_0_50_27,0,50,27,A2F_2379,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,460,40,1000,4000,FPGA_0_50_28,0,50,28,A2F_2380,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_29,0,50,29,A2F_2381,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_30,0,50,30,A2F_2382,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_31,0,50,31,A2F_2383,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_32,0,50,32,A2F_2384,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_33,0,50,33,A2F_2385,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_34,0,50,34,A2F_2386,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_35,0,50,35,A2F_2387,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_9,Bank_VL_3_9,FAKE,590,40,1000,5000,FPGA_0_50_36,0,50,36,A2F_2388,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,980,40,2000,1000,FPGA_0_50_37,0,50,37,A2F_2389,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,980,40,2000,1000,FPGA_0_50_38,0,50,38,A2F_2390,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_10,Bank_VL_3_10,FAKE,980,40,2000,1000,FPGA_0_50_39,0,50,39,A2F_2391,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,70,40,1000,1000,FPGA_0_51_0,0,51,0,F2A_2400,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_1,0,51,1,F2A_2401,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_2,0,51,2,F2A_2402,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_3,0,51,3,F2A_2403,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_4,0,51,4,F2A_2404,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_5,0,51,5,F2A_2405,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_6,0,51,6,F2A_2406,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_7,0,51,7,F2A_2407,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_8,0,51,8,F2A_2408,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_9,0,51,9,F2A_2409,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,200,40,1000,2000,FPGA_0_51_10,0,51,10,F2A_2410,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,330,40,1000,3000,FPGA_0_51_11,0,51,11,F2A_2411,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,330,40,1000,3000,FPGA_0_51_12,0,51,12,F2A_2412,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,330,40,1000,3000,FPGA_0_51_13,0,51,13,F2A_2413,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,330,40,1000,3000,FPGA_0_51_14,0,51,14,F2A_2414,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_15,0,51,15,F2A_2415,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_16,0,51,16,F2A_2416,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,720,40,1000,6000,FPGA_0_51_17,0,51,17,F2A_2417,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,720,40,1000,6000,FPGA_0_51_18,0,51,18,F2A_2418,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,720,40,1000,6000,FPGA_0_51_19,0,51,19,F2A_2419,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,720,40,1000,6000,FPGA_0_51_20,0,51,20,F2A_2420,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,720,40,1000,6000,FPGA_0_51_21,0,51,21,F2A_2421,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,720,40,1000,6000,FPGA_0_51_22,0,51,22,F2A_2422,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,720,40,1000,6000,FPGA_0_51_23,0,51,23,F2A_2423,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,460,40,1000,4000,FPGA_0_51_24,0,51,24,A2F_2424,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,460,40,1000,4000,FPGA_0_51_25,0,51,25,A2F_2425,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,460,40,1000,4000,FPGA_0_51_26,0,51,26,A2F_2426,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,460,40,1000,4000,FPGA_0_51_27,0,51,27,A2F_2427,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,460,40,1000,4000,FPGA_0_51_28,0,51,28,A2F_2428,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_29,0,51,29,A2F_2429,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_30,0,51,30,A2F_2430,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_31,0,51,31,A2F_2431,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_32,0,51,32,A2F_2432,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_33,0,51,33,A2F_2433,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_34,0,51,34,A2F_2434,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_35,0,51,35,A2F_2435,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_11,Bank_VL_3_11,FAKE,590,40,1000,5000,FPGA_0_51_36,0,51,36,A2F_2436,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,980,40,2000,1000,FPGA_0_51_37,0,51,37,A2F_2437,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,980,40,2000,1000,FPGA_0_51_38,0,51,38,A2F_2438,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_12,Bank_VL_3_12,FAKE,980,40,2000,1000,FPGA_0_51_39,0,51,39,A2F_2439,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,70,40,1000,1000,FPGA_0_52_0,0,52,0,F2A_2448,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_1,0,52,1,F2A_2449,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_2,0,52,2,F2A_2450,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_3,0,52,3,F2A_2451,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_4,0,52,4,F2A_2452,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_5,0,52,5,F2A_2453,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_6,0,52,6,F2A_2454,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_7,0,52,7,F2A_2455,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_8,0,52,8,F2A_2456,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_9,0,52,9,F2A_2457,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,200,40,1000,2000,FPGA_0_52_10,0,52,10,F2A_2458,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,330,40,1000,3000,FPGA_0_52_11,0,52,11,F2A_2459,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,330,40,1000,3000,FPGA_0_52_12,0,52,12,F2A_2460,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,330,40,1000,3000,FPGA_0_52_13,0,52,13,F2A_2461,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,330,40,1000,3000,FPGA_0_52_14,0,52,14,F2A_2462,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_15,0,52,15,F2A_2463,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_16,0,52,16,F2A_2464,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,720,40,1000,6000,FPGA_0_52_17,0,52,17,F2A_2465,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,720,40,1000,6000,FPGA_0_52_18,0,52,18,F2A_2466,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,720,40,1000,6000,FPGA_0_52_19,0,52,19,F2A_2467,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,720,40,1000,6000,FPGA_0_52_20,0,52,20,F2A_2468,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,720,40,1000,6000,FPGA_0_52_21,0,52,21,F2A_2469,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,720,40,1000,6000,FPGA_0_52_22,0,52,22,F2A_2470,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,720,40,1000,6000,FPGA_0_52_23,0,52,23,F2A_2471,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,460,40,1000,4000,FPGA_0_52_24,0,52,24,A2F_2472,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,460,40,1000,4000,FPGA_0_52_25,0,52,25,A2F_2473,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,460,40,1000,4000,FPGA_0_52_26,0,52,26,A2F_2474,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,460,40,1000,4000,FPGA_0_52_27,0,52,27,A2F_2475,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,460,40,1000,4000,FPGA_0_52_28,0,52,28,A2F_2476,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_29,0,52,29,A2F_2477,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_30,0,52,30,A2F_2478,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_31,0,52,31,A2F_2479,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_32,0,52,32,A2F_2480,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_33,0,52,33,A2F_2481,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_34,0,52,34,A2F_2482,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_35,0,52,35,A2F_2483,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_13,Bank_VL_3_13,FAKE,590,40,1000,5000,FPGA_0_52_36,0,52,36,A2F_2484,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,980,40,2000,1000,FPGA_0_52_37,0,52,37,A2F_2485,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,980,40,2000,1000,FPGA_0_52_38,0,52,38,A2F_2486,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_14,Bank_VL_3_14,FAKE,980,40,2000,1000,FPGA_0_52_39,0,52,39,A2F_2487,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,70,40,1000,1000,FPGA_0_53_0,0,53,0,F2A_2496,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_1,0,53,1,F2A_2497,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_2,0,53,2,F2A_2498,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_3,0,53,3,F2A_2499,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_4,0,53,4,F2A_2500,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_5,0,53,5,F2A_2501,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_6,0,53,6,F2A_2502,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_7,0,53,7,F2A_2503,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_8,0,53,8,F2A_2504,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_9,0,53,9,F2A_2505,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,200,40,1000,2000,FPGA_0_53_10,0,53,10,F2A_2506,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,330,40,1000,3000,FPGA_0_53_11,0,53,11,F2A_2507,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,330,40,1000,3000,FPGA_0_53_12,0,53,12,F2A_2508,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,330,40,1000,3000,FPGA_0_53_13,0,53,13,F2A_2509,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,330,40,1000,3000,FPGA_0_53_14,0,53,14,F2A_2510,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_15,0,53,15,F2A_2511,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_16,0,53,16,F2A_2512,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,720,40,1000,6000,FPGA_0_53_17,0,53,17,F2A_2513,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,720,40,1000,6000,FPGA_0_53_18,0,53,18,F2A_2514,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,720,40,1000,6000,FPGA_0_53_19,0,53,19,F2A_2515,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,720,40,1000,6000,FPGA_0_53_20,0,53,20,F2A_2516,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,720,40,1000,6000,FPGA_0_53_21,0,53,21,F2A_2517,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,720,40,1000,6000,FPGA_0_53_22,0,53,22,F2A_2518,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,720,40,1000,6000,FPGA_0_53_23,0,53,23,F2A_2519,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,460,40,1000,4000,FPGA_0_53_24,0,53,24,A2F_2520,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,460,40,1000,4000,FPGA_0_53_25,0,53,25,A2F_2521,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,460,40,1000,4000,FPGA_0_53_26,0,53,26,A2F_2522,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,460,40,1000,4000,FPGA_0_53_27,0,53,27,A2F_2523,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,460,40,1000,4000,FPGA_0_53_28,0,53,28,A2F_2524,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_29,0,53,29,A2F_2525,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_30,0,53,30,A2F_2526,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_31,0,53,31,A2F_2527,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_32,0,53,32,A2F_2528,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_33,0,53,33,A2F_2529,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_34,0,53,34,A2F_2530,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_35,0,53,35,A2F_2531,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_15,Bank_VL_3_15,FAKE,590,40,1000,5000,FPGA_0_53_36,0,53,36,A2F_2532,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,980,40,2000,1000,FPGA_0_53_37,0,53,37,A2F_2533,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,980,40,2000,1000,FPGA_0_53_38,0,53,38,A2F_2534,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_16,Bank_VL_3_16,FAKE,980,40,2000,1000,FPGA_0_53_39,0,53,39,A2F_2535,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,70,40,1000,1000,FPGA_0_54_0,0,54,0,F2A_2544,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_1,0,54,1,F2A_2545,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_2,0,54,2,F2A_2546,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_3,0,54,3,F2A_2547,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_4,0,54,4,F2A_2548,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_5,0,54,5,F2A_2549,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_6,0,54,6,F2A_2550,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_7,0,54,7,F2A_2551,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_8,0,54,8,F2A_2552,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_9,0,54,9,F2A_2553,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,200,40,1000,2000,FPGA_0_54_10,0,54,10,F2A_2554,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,330,40,1000,3000,FPGA_0_54_11,0,54,11,F2A_2555,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,330,40,1000,3000,FPGA_0_54_12,0,54,12,F2A_2556,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,330,40,1000,3000,FPGA_0_54_13,0,54,13,F2A_2557,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,330,40,1000,3000,FPGA_0_54_14,0,54,14,F2A_2558,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_15,0,54,15,F2A_2559,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_16,0,54,16,F2A_2560,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,720,40,1000,6000,FPGA_0_54_17,0,54,17,F2A_2561,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,720,40,1000,6000,FPGA_0_54_18,0,54,18,F2A_2562,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,720,40,1000,6000,FPGA_0_54_19,0,54,19,F2A_2563,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,720,40,1000,6000,FPGA_0_54_20,0,54,20,F2A_2564,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,720,40,1000,6000,FPGA_0_54_21,0,54,21,F2A_2565,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,720,40,1000,6000,FPGA_0_54_22,0,54,22,F2A_2566,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,720,40,1000,6000,FPGA_0_54_23,0,54,23,F2A_2567,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,460,40,1000,4000,FPGA_0_54_24,0,54,24,A2F_2568,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,460,40,1000,4000,FPGA_0_54_25,0,54,25,A2F_2569,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,460,40,1000,4000,FPGA_0_54_26,0,54,26,A2F_2570,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,460,40,1000,4000,FPGA_0_54_27,0,54,27,A2F_2571,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,460,40,1000,4000,FPGA_0_54_28,0,54,28,A2F_2572,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_29,0,54,29,A2F_2573,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_30,0,54,30,A2F_2574,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_31,0,54,31,A2F_2575,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_32,0,54,32,A2F_2576,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_33,0,54,33,A2F_2577,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_34,0,54,34,A2F_2578,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_35,0,54,35,A2F_2579,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_17,Bank_VL_3_17,FAKE,590,40,1000,5000,FPGA_0_54_36,0,54,36,A2F_2580,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,980,40,2000,1000,FPGA_0_54_37,0,54,37,A2F_2581,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,980,40,2000,1000,FPGA_0_54_38,0,54,38,A2F_2582,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_18,Bank_VL_3_18,FAKE,980,40,2000,1000,FPGA_0_54_39,0,54,39,A2F_2583,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,70,40,1000,1000,FPGA_0_55_0,0,55,0,F2A_2592,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_1,0,55,1,F2A_2593,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_2,0,55,2,F2A_2594,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_3,0,55,3,F2A_2595,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_4,0,55,4,F2A_2596,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_5,0,55,5,F2A_2597,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_6,0,55,6,F2A_2598,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_7,0,55,7,F2A_2599,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_8,0,55,8,F2A_2600,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_9,0,55,9,F2A_2601,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,200,40,1000,2000,FPGA_0_55_10,0,55,10,F2A_2602,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,330,40,1000,3000,FPGA_0_55_11,0,55,11,F2A_2603,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,330,40,1000,3000,FPGA_0_55_12,0,55,12,F2A_2604,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,330,40,1000,3000,FPGA_0_55_13,0,55,13,F2A_2605,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,330,40,1000,3000,FPGA_0_55_14,0,55,14,F2A_2606,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_15,0,55,15,F2A_2607,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_16,0,55,16,F2A_2608,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,720,40,1000,6000,FPGA_0_55_17,0,55,17,F2A_2609,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,720,40,1000,6000,FPGA_0_55_18,0,55,18,F2A_2610,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,720,40,1000,6000,FPGA_0_55_19,0,55,19,F2A_2611,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,720,40,1000,6000,FPGA_0_55_20,0,55,20,F2A_2612,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,720,40,1000,6000,FPGA_0_55_21,0,55,21,F2A_2613,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,720,40,1000,6000,FPGA_0_55_22,0,55,22,F2A_2614,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,720,40,1000,6000,FPGA_0_55_23,0,55,23,F2A_2615,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,460,40,1000,4000,FPGA_0_55_24,0,55,24,A2F_2616,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,460,40,1000,4000,FPGA_0_55_25,0,55,25,A2F_2617,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,460,40,1000,4000,FPGA_0_55_26,0,55,26,A2F_2618,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,460,40,1000,4000,FPGA_0_55_27,0,55,27,A2F_2619,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,460,40,1000,4000,FPGA_0_55_28,0,55,28,A2F_2620,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_29,0,55,29,A2F_2621,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_30,0,55,30,A2F_2622,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_31,0,55,31,A2F_2623,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_32,0,55,32,A2F_2624,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_33,0,55,33,A2F_2625,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_34,0,55,34,A2F_2626,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_35,0,55,35,A2F_2627,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_19,Bank_VL_3_19,FAKE,590,40,1000,5000,FPGA_0_55_36,0,55,36,A2F_2628,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,980,40,2000,1000,FPGA_0_55_37,0,55,37,A2F_2629,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,980,40,2000,1000,FPGA_0_55_38,0,55,38,A2F_2630,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_20,Bank_VL_3_20,FAKE,980,40,2000,1000,FPGA_0_55_39,0,55,39,A2F_2631,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_0,0,56,0,F2A_2640,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_1,0,56,1,F2A_2641,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_2,0,56,2,F2A_2642,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_3,0,56,3,F2A_2643,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_4,0,56,4,F2A_2644,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_5,0,56,5,F2A_2645,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_6,0,56,6,F2A_2646,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_7,0,56,7,F2A_2647,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_56_8,0,56,8,F2A_2648,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_56_24,0,56,24,A2F_2664,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_56_25,0,56,25,A2F_2665,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_56_26,0,56,26,A2F_2666,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_56_27,0,56,27,A2F_2667,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_56_28,0,56,28,A2F_2668,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_56_29,0,56,29,A2F_2669,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_56_30,0,56,30,A2F_2670,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_56_31,0,56,31,A2F_2671,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_56_32,0,56,32,A2F_2672,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_56_33,0,56,33,A2F_2673,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_56_34,0,56,34,A2F_2674,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,70,40,1000,1000,FPGA_0_57_0,0,57,0,F2A_2688,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_1,0,57,1,F2A_2689,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_2,0,57,2,F2A_2690,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_3,0,57,3,F2A_2691,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_4,0,57,4,F2A_2692,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_5,0,57,5,F2A_2693,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_6,0,57,6,F2A_2694,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_7,0,57,7,F2A_2695,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_8,0,57,8,F2A_2696,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_9,0,57,9,F2A_2697,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,200,40,1000,2000,FPGA_0_57_10,0,57,10,F2A_2698,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_57_11,0,57,11,F2A_2699,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_57_12,0,57,12,F2A_2700,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_57_13,0,57,13,F2A_2701,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,330,40,1000,3000,FPGA_0_57_14,0,57,14,F2A_2702,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_15,0,57,15,F2A_2703,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_16,0,57,16,F2A_2704,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,720,40,1000,6000,FPGA_0_57_17,0,57,17,F2A_2705,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,720,40,1000,6000,FPGA_0_57_18,0,57,18,F2A_2706,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,720,40,1000,6000,FPGA_0_57_19,0,57,19,F2A_2707,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,720,40,1000,6000,FPGA_0_57_20,0,57,20,F2A_2708,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,720,40,1000,6000,FPGA_0_57_21,0,57,21,F2A_2709,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,720,40,1000,6000,FPGA_0_57_22,0,57,22,F2A_2710,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,720,40,1000,6000,FPGA_0_57_23,0,57,23,F2A_2711,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_57_24,0,57,24,A2F_2712,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_57_25,0,57,25,A2F_2713,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_57_26,0,57,26,A2F_2714,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_57_27,0,57,27,A2F_2715,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,460,40,1000,4000,FPGA_0_57_28,0,57,28,A2F_2716,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_29,0,57,29,A2F_2717,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_30,0,57,30,A2F_2718,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_31,0,57,31,A2F_2719,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_32,0,57,32,A2F_2720,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_33,0,57,33,A2F_2721,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_34,0,57,34,A2F_2722,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_35,0,57,35,A2F_2723,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_21,Bank_VL_3_21,FAKE,590,40,1000,5000,FPGA_0_57_36,0,57,36,A2F_2724,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,980,40,2000,1000,FPGA_0_57_37,0,57,37,A2F_2725,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,980,40,2000,1000,FPGA_0_57_38,0,57,38,A2F_2726,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_22,Bank_VL_3_22,FAKE,980,40,2000,1000,FPGA_0_57_39,0,57,39,A2F_2727,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,70,40,1000,1000,FPGA_0_58_0,0,58,0,F2A_2736,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_1,0,58,1,F2A_2737,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_2,0,58,2,F2A_2738,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_3,0,58,3,F2A_2739,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_4,0,58,4,F2A_2740,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_5,0,58,5,F2A_2741,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_6,0,58,6,F2A_2742,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_7,0,58,7,F2A_2743,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_8,0,58,8,F2A_2744,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_9,0,58,9,F2A_2745,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,200,40,1000,2000,FPGA_0_58_10,0,58,10,F2A_2746,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,330,40,1000,3000,FPGA_0_58_11,0,58,11,F2A_2747,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,330,40,1000,3000,FPGA_0_58_12,0,58,12,F2A_2748,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,330,40,1000,3000,FPGA_0_58_13,0,58,13,F2A_2749,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,330,40,1000,3000,FPGA_0_58_14,0,58,14,F2A_2750,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_15,0,58,15,F2A_2751,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_16,0,58,16,F2A_2752,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,720,40,1000,6000,FPGA_0_58_17,0,58,17,F2A_2753,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,720,40,1000,6000,FPGA_0_58_18,0,58,18,F2A_2754,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,720,40,1000,6000,FPGA_0_58_19,0,58,19,F2A_2755,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,720,40,1000,6000,FPGA_0_58_20,0,58,20,F2A_2756,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,720,40,1000,6000,FPGA_0_58_21,0,58,21,F2A_2757,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,720,40,1000,6000,FPGA_0_58_22,0,58,22,F2A_2758,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,720,40,1000,6000,FPGA_0_58_23,0,58,23,F2A_2759,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,460,40,1000,4000,FPGA_0_58_24,0,58,24,A2F_2760,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,460,40,1000,4000,FPGA_0_58_25,0,58,25,A2F_2761,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,460,40,1000,4000,FPGA_0_58_26,0,58,26,A2F_2762,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,460,40,1000,4000,FPGA_0_58_27,0,58,27,A2F_2763,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,460,40,1000,4000,FPGA_0_58_28,0,58,28,A2F_2764,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_29,0,58,29,A2F_2765,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_30,0,58,30,A2F_2766,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_31,0,58,31,A2F_2767,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_32,0,58,32,A2F_2768,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_33,0,58,33,A2F_2769,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_34,0,58,34,A2F_2770,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_35,0,58,35,A2F_2771,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_23,Bank_VL_3_23,FAKE,590,40,1000,5000,FPGA_0_58_36,0,58,36,A2F_2772,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,980,40,2000,1000,FPGA_0_58_37,0,58,37,A2F_2773,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,980,40,2000,1000,FPGA_0_58_38,0,58,38,A2F_2774,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_24,Bank_VL_3_24,FAKE,980,40,2000,1000,FPGA_0_58_39,0,58,39,A2F_2775,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,70,40,1000,1000,FPGA_0_59_0,0,59,0,F2A_2784,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_1,0,59,1,F2A_2785,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_2,0,59,2,F2A_2786,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_3,0,59,3,F2A_2787,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_4,0,59,4,F2A_2788,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_5,0,59,5,F2A_2789,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_6,0,59,6,F2A_2790,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_7,0,59,7,F2A_2791,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_8,0,59,8,F2A_2792,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_9,0,59,9,F2A_2793,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,200,40,1000,2000,FPGA_0_59_10,0,59,10,F2A_2794,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,330,40,1000,3000,FPGA_0_59_11,0,59,11,F2A_2795,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,330,40,1000,3000,FPGA_0_59_12,0,59,12,F2A_2796,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,330,40,1000,3000,FPGA_0_59_13,0,59,13,F2A_2797,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,330,40,1000,3000,FPGA_0_59_14,0,59,14,F2A_2798,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_15,0,59,15,F2A_2799,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_16,0,59,16,F2A_2800,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,720,40,1000,6000,FPGA_0_59_17,0,59,17,F2A_2801,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,720,40,1000,6000,FPGA_0_59_18,0,59,18,F2A_2802,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,720,40,1000,6000,FPGA_0_59_19,0,59,19,F2A_2803,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,720,40,1000,6000,FPGA_0_59_20,0,59,20,F2A_2804,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,720,40,1000,6000,FPGA_0_59_21,0,59,21,F2A_2805,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,720,40,1000,6000,FPGA_0_59_22,0,59,22,F2A_2806,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,720,40,1000,6000,FPGA_0_59_23,0,59,23,F2A_2807,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,460,40,1000,4000,FPGA_0_59_24,0,59,24,A2F_2808,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,460,40,1000,4000,FPGA_0_59_25,0,59,25,A2F_2809,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,460,40,1000,4000,FPGA_0_59_26,0,59,26,A2F_2810,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,460,40,1000,4000,FPGA_0_59_27,0,59,27,A2F_2811,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,460,40,1000,4000,FPGA_0_59_28,0,59,28,A2F_2812,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_29,0,59,29,A2F_2813,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_30,0,59,30,A2F_2814,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_31,0,59,31,A2F_2815,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_32,0,59,32,A2F_2816,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_33,0,59,33,A2F_2817,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_34,0,59,34,A2F_2818,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_35,0,59,35,A2F_2819,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_25,Bank_VL_3_25,FAKE,590,40,1000,5000,FPGA_0_59_36,0,59,36,A2F_2820,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,980,40,2000,1000,FPGA_0_59_37,0,59,37,A2F_2821,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,980,40,2000,1000,FPGA_0_59_38,0,59,38,A2F_2822,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_26,Bank_VL_3_26,FAKE,980,40,2000,1000,FPGA_0_59_39,0,59,39,A2F_2823,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,70,40,1000,1000,FPGA_0_60_0,0,60,0,F2A_2832,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_1,0,60,1,F2A_2833,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_2,0,60,2,F2A_2834,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_3,0,60,3,F2A_2835,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_4,0,60,4,F2A_2836,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_5,0,60,5,F2A_2837,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_6,0,60,6,F2A_2838,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_7,0,60,7,F2A_2839,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_8,0,60,8,F2A_2840,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_9,0,60,9,F2A_2841,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,200,40,1000,2000,FPGA_0_60_10,0,60,10,F2A_2842,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,330,40,1000,3000,FPGA_0_60_11,0,60,11,F2A_2843,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,330,40,1000,3000,FPGA_0_60_12,0,60,12,F2A_2844,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,330,40,1000,3000,FPGA_0_60_13,0,60,13,F2A_2845,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,330,40,1000,3000,FPGA_0_60_14,0,60,14,F2A_2846,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_15,0,60,15,F2A_2847,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_16,0,60,16,F2A_2848,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,720,40,1000,6000,FPGA_0_60_17,0,60,17,F2A_2849,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,720,40,1000,6000,FPGA_0_60_18,0,60,18,F2A_2850,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,720,40,1000,6000,FPGA_0_60_19,0,60,19,F2A_2851,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,720,40,1000,6000,FPGA_0_60_20,0,60,20,F2A_2852,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,720,40,1000,6000,FPGA_0_60_21,0,60,21,F2A_2853,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,720,40,1000,6000,FPGA_0_60_22,0,60,22,F2A_2854,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,720,40,1000,6000,FPGA_0_60_23,0,60,23,F2A_2855,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,460,40,1000,4000,FPGA_0_60_24,0,60,24,A2F_2856,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,460,40,1000,4000,FPGA_0_60_25,0,60,25,A2F_2857,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,460,40,1000,4000,FPGA_0_60_26,0,60,26,A2F_2858,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,460,40,1000,4000,FPGA_0_60_27,0,60,27,A2F_2859,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,460,40,1000,4000,FPGA_0_60_28,0,60,28,A2F_2860,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_29,0,60,29,A2F_2861,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_30,0,60,30,A2F_2862,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_31,0,60,31,A2F_2863,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_32,0,60,32,A2F_2864,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_33,0,60,33,A2F_2865,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_34,0,60,34,A2F_2866,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_35,0,60,35,A2F_2867,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_27,Bank_VL_3_27,FAKE,590,40,1000,5000,FPGA_0_60_36,0,60,36,A2F_2868,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,980,40,2000,1000,FPGA_0_60_37,0,60,37,A2F_2869,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,980,40,2000,1000,FPGA_0_60_38,0,60,38,A2F_2870,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_28,Bank_VL_3_28,FAKE,980,40,2000,1000,FPGA_0_60_39,0,60,39,A2F_2871,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,70,40,1000,1000,FPGA_0_61_0,0,61,0,F2A_2880,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_1,0,61,1,F2A_2881,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_2,0,61,2,F2A_2882,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_3,0,61,3,F2A_2883,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_4,0,61,4,F2A_2884,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_5,0,61,5,F2A_2885,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_6,0,61,6,F2A_2886,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_7,0,61,7,F2A_2887,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_8,0,61,8,F2A_2888,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_9,0,61,9,F2A_2889,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,200,40,1000,2000,FPGA_0_61_10,0,61,10,F2A_2890,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,330,40,1000,3000,FPGA_0_61_11,0,61,11,F2A_2891,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,330,40,1000,3000,FPGA_0_61_12,0,61,12,F2A_2892,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,330,40,1000,3000,FPGA_0_61_13,0,61,13,F2A_2893,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,330,40,1000,3000,FPGA_0_61_14,0,61,14,F2A_2894,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_15,0,61,15,F2A_2895,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_16,0,61,16,F2A_2896,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,720,40,1000,6000,FPGA_0_61_17,0,61,17,F2A_2897,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,720,40,1000,6000,FPGA_0_61_18,0,61,18,F2A_2898,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,720,40,1000,6000,FPGA_0_61_19,0,61,19,F2A_2899,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,720,40,1000,6000,FPGA_0_61_20,0,61,20,F2A_2900,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,720,40,1000,6000,FPGA_0_61_21,0,61,21,F2A_2901,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,720,40,1000,6000,FPGA_0_61_22,0,61,22,F2A_2902,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,720,40,1000,6000,FPGA_0_61_23,0,61,23,F2A_2903,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,460,40,1000,4000,FPGA_0_61_24,0,61,24,A2F_2904,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,460,40,1000,4000,FPGA_0_61_25,0,61,25,A2F_2905,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,460,40,1000,4000,FPGA_0_61_26,0,61,26,A2F_2906,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,460,40,1000,4000,FPGA_0_61_27,0,61,27,A2F_2907,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,460,40,1000,4000,FPGA_0_61_28,0,61,28,A2F_2908,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_29,0,61,29,A2F_2909,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_30,0,61,30,A2F_2910,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_31,0,61,31,A2F_2911,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_32,0,61,32,A2F_2912,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_33,0,61,33,A2F_2913,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_34,0,61,34,A2F_2914,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_35,0,61,35,A2F_2915,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_29,Bank_VL_3_29,FAKE,590,40,1000,5000,FPGA_0_61_36,0,61,36,A2F_2916,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,980,40,2000,1000,FPGA_0_61_37,0,61,37,A2F_2917,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,980,40,2000,1000,FPGA_0_61_38,0,61,38,A2F_2918,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_30,Bank_VL_3_30,FAKE,980,40,2000,1000,FPGA_0_61_39,0,61,39,A2F_2919,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,70,40,1000,1000,FPGA_0_62_0,0,62,0,F2A_2928,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_1,0,62,1,F2A_2929,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_2,0,62,2,F2A_2930,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_3,0,62,3,F2A_2931,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_4,0,62,4,F2A_2932,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_5,0,62,5,F2A_2933,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_6,0,62,6,F2A_2934,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_7,0,62,7,F2A_2935,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_8,0,62,8,F2A_2936,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_9,0,62,9,F2A_2937,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,200,40,1000,2000,FPGA_0_62_10,0,62,10,F2A_2938,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,330,40,1000,3000,FPGA_0_62_11,0,62,11,F2A_2939,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,330,40,1000,3000,FPGA_0_62_12,0,62,12,F2A_2940,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,330,40,1000,3000,FPGA_0_62_13,0,62,13,F2A_2941,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,330,40,1000,3000,FPGA_0_62_14,0,62,14,F2A_2942,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_15,0,62,15,F2A_2943,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_16,0,62,16,F2A_2944,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,720,40,1000,6000,FPGA_0_62_17,0,62,17,F2A_2945,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,720,40,1000,6000,FPGA_0_62_18,0,62,18,F2A_2946,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,720,40,1000,6000,FPGA_0_62_19,0,62,19,F2A_2947,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,720,40,1000,6000,FPGA_0_62_20,0,62,20,F2A_2948,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,720,40,1000,6000,FPGA_0_62_21,0,62,21,F2A_2949,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,720,40,1000,6000,FPGA_0_62_22,0,62,22,F2A_2950,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,720,40,1000,6000,FPGA_0_62_23,0,62,23,F2A_2951,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,460,40,1000,4000,FPGA_0_62_24,0,62,24,A2F_2952,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,460,40,1000,4000,FPGA_0_62_25,0,62,25,A2F_2953,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,460,40,1000,4000,FPGA_0_62_26,0,62,26,A2F_2954,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,460,40,1000,4000,FPGA_0_62_27,0,62,27,A2F_2955,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,460,40,1000,4000,FPGA_0_62_28,0,62,28,A2F_2956,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_29,0,62,29,A2F_2957,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_30,0,62,30,A2F_2958,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_31,0,62,31,A2F_2959,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_32,0,62,32,A2F_2960,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_33,0,62,33,A2F_2961,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_34,0,62,34,A2F_2962,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_35,0,62,35,A2F_2963,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_31,Bank_VL_3_31,FAKE,590,40,1000,5000,FPGA_0_62_36,0,62,36,A2F_2964,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,980,40,2000,1000,FPGA_0_62_37,0,62,37,A2F_2965,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,980,40,2000,1000,FPGA_0_62_38,0,62,38,A2F_2966,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_32,Bank_VL_3_32,FAKE,980,40,2000,1000,FPGA_0_62_39,0,62,39,A2F_2967,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,70,40,1000,1000,FPGA_0_63_0,0,63,0,F2A_2976,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_1,0,63,1,F2A_2977,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_2,0,63,2,F2A_2978,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_3,0,63,3,F2A_2979,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_4,0,63,4,F2A_2980,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_5,0,63,5,F2A_2981,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_6,0,63,6,F2A_2982,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_7,0,63,7,F2A_2983,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_8,0,63,8,F2A_2984,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_9,0,63,9,F2A_2985,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,200,40,1000,2000,FPGA_0_63_10,0,63,10,F2A_2986,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,330,40,1000,3000,FPGA_0_63_11,0,63,11,F2A_2987,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,330,40,1000,3000,FPGA_0_63_12,0,63,12,F2A_2988,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,330,40,1000,3000,FPGA_0_63_13,0,63,13,F2A_2989,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,330,40,1000,3000,FPGA_0_63_14,0,63,14,F2A_2990,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_15,0,63,15,F2A_2991,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_16,0,63,16,F2A_2992,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,720,40,1000,6000,FPGA_0_63_17,0,63,17,F2A_2993,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,720,40,1000,6000,FPGA_0_63_18,0,63,18,F2A_2994,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,720,40,1000,6000,FPGA_0_63_19,0,63,19,F2A_2995,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,720,40,1000,6000,FPGA_0_63_20,0,63,20,F2A_2996,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,720,40,1000,6000,FPGA_0_63_21,0,63,21,F2A_2997,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,720,40,1000,6000,FPGA_0_63_22,0,63,22,F2A_2998,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,720,40,1000,6000,FPGA_0_63_23,0,63,23,F2A_2999,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,460,40,1000,4000,FPGA_0_63_24,0,63,24,A2F_3000,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,460,40,1000,4000,FPGA_0_63_25,0,63,25,A2F_3001,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,460,40,1000,4000,FPGA_0_63_26,0,63,26,A2F_3002,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,460,40,1000,4000,FPGA_0_63_27,0,63,27,A2F_3003,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,460,40,1000,4000,FPGA_0_63_28,0,63,28,A2F_3004,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_29,0,63,29,A2F_3005,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_30,0,63,30,A2F_3006,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_31,0,63,31,A2F_3007,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_32,0,63,32,A2F_3008,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_33,0,63,33,A2F_3009,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_34,0,63,34,A2F_3010,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_35,0,63,35,A2F_3011,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_33,Bank_VL_3_33,FAKE,590,40,1000,5000,FPGA_0_63_36,0,63,36,A2F_3012,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,980,40,2000,1000,FPGA_0_63_37,0,63,37,A2F_3013,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,980,40,2000,1000,FPGA_0_63_38,0,63,38,A2F_3014,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_34,Bank_VL_3_34,FAKE,980,40,2000,1000,FPGA_0_63_39,0,63,39,A2F_3015,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,70,40,1000,1000,FPGA_0_64_0,0,64,0,F2A_3024,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_1,0,64,1,F2A_3025,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_2,0,64,2,F2A_3026,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_3,0,64,3,F2A_3027,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_4,0,64,4,F2A_3028,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_5,0,64,5,F2A_3029,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_6,0,64,6,F2A_3030,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_7,0,64,7,F2A_3031,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_8,0,64,8,F2A_3032,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_9,0,64,9,F2A_3033,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,200,40,1000,2000,FPGA_0_64_10,0,64,10,F2A_3034,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,330,40,1000,3000,FPGA_0_64_11,0,64,11,F2A_3035,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,330,40,1000,3000,FPGA_0_64_12,0,64,12,F2A_3036,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,330,40,1000,3000,FPGA_0_64_13,0,64,13,F2A_3037,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,330,40,1000,3000,FPGA_0_64_14,0,64,14,F2A_3038,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_15,0,64,15,F2A_3039,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_16,0,64,16,F2A_3040,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,720,40,1000,6000,FPGA_0_64_17,0,64,17,F2A_3041,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,720,40,1000,6000,FPGA_0_64_18,0,64,18,F2A_3042,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,720,40,1000,6000,FPGA_0_64_19,0,64,19,F2A_3043,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,720,40,1000,6000,FPGA_0_64_20,0,64,20,F2A_3044,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,720,40,1000,6000,FPGA_0_64_21,0,64,21,F2A_3045,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,720,40,1000,6000,FPGA_0_64_22,0,64,22,F2A_3046,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,720,40,1000,6000,FPGA_0_64_23,0,64,23,F2A_3047,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,460,40,1000,4000,FPGA_0_64_24,0,64,24,A2F_3048,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,460,40,1000,4000,FPGA_0_64_25,0,64,25,A2F_3049,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,460,40,1000,4000,FPGA_0_64_26,0,64,26,A2F_3050,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,460,40,1000,4000,FPGA_0_64_27,0,64,27,A2F_3051,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,460,40,1000,4000,FPGA_0_64_28,0,64,28,A2F_3052,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_29,0,64,29,A2F_3053,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_30,0,64,30,A2F_3054,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_31,0,64,31,A2F_3055,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_32,0,64,32,A2F_3056,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_33,0,64,33,A2F_3057,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_34,0,64,34,A2F_3058,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_35,0,64,35,A2F_3059,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_35,Bank_VL_3_35,FAKE,590,40,1000,5000,FPGA_0_64_36,0,64,36,A2F_3060,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,980,40,2000,1000,FPGA_0_64_37,0,64,37,A2F_3061,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,980,40,2000,1000,FPGA_0_64_38,0,64,38,A2F_3062,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_36,Bank_VL_3_36,FAKE,980,40,2000,1000,FPGA_0_64_39,0,64,39,A2F_3063,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,70,40,1000,1000,FPGA_0_65_0,0,65,0,F2A_3072,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_1,0,65,1,F2A_3073,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_2,0,65,2,F2A_3074,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_3,0,65,3,F2A_3075,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_4,0,65,4,F2A_3076,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_5,0,65,5,F2A_3077,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_6,0,65,6,F2A_3078,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_7,0,65,7,F2A_3079,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_8,0,65,8,F2A_3080,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_9,0,65,9,F2A_3081,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,200,40,1000,2000,FPGA_0_65_10,0,65,10,F2A_3082,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,330,40,1000,3000,FPGA_0_65_11,0,65,11,F2A_3083,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,330,40,1000,3000,FPGA_0_65_12,0,65,12,F2A_3084,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,330,40,1000,3000,FPGA_0_65_13,0,65,13,F2A_3085,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,330,40,1000,3000,FPGA_0_65_14,0,65,14,F2A_3086,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_15,0,65,15,F2A_3087,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_16,0,65,16,F2A_3088,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,720,40,1000,6000,FPGA_0_65_17,0,65,17,F2A_3089,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,720,40,1000,6000,FPGA_0_65_18,0,65,18,F2A_3090,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,720,40,1000,6000,FPGA_0_65_19,0,65,19,F2A_3091,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,720,40,1000,6000,FPGA_0_65_20,0,65,20,F2A_3092,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,720,40,1000,6000,FPGA_0_65_21,0,65,21,F2A_3093,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,720,40,1000,6000,FPGA_0_65_22,0,65,22,F2A_3094,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,720,40,1000,6000,FPGA_0_65_23,0,65,23,F2A_3095,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,460,40,1000,4000,FPGA_0_65_24,0,65,24,A2F_3096,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,460,40,1000,4000,FPGA_0_65_25,0,65,25,A2F_3097,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,460,40,1000,4000,FPGA_0_65_26,0,65,26,A2F_3098,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,460,40,1000,4000,FPGA_0_65_27,0,65,27,A2F_3099,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,460,40,1000,4000,FPGA_0_65_28,0,65,28,A2F_3100,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_29,0,65,29,A2F_3101,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_30,0,65,30,A2F_3102,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_31,0,65,31,A2F_3103,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_32,0,65,32,A2F_3104,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_33,0,65,33,A2F_3105,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_34,0,65,34,A2F_3106,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_35,0,65,35,A2F_3107,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_37,Bank_VL_3_37,FAKE,590,40,1000,5000,FPGA_0_65_36,0,65,36,A2F_3108,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,980,40,2000,1000,FPGA_0_65_37,0,65,37,A2F_3109,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,980,40,2000,1000,FPGA_0_65_38,0,65,38,A2F_3110,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_38,Bank_VL_3_38,FAKE,980,40,2000,1000,FPGA_0_65_39,0,65,39,A2F_3111,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,70,40,1000,1000,FPGA_0_66_0,0,66,0,F2A_3120,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_1,0,66,1,F2A_3121,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_2,0,66,2,F2A_3122,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_3,0,66,3,F2A_3123,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_4,0,66,4,F2A_3124,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_5,0,66,5,F2A_3125,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_6,0,66,6,F2A_3126,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_7,0,66,7,F2A_3127,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_8,0,66,8,F2A_3128,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_9,0,66,9,F2A_3129,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,200,40,1000,2000,FPGA_0_66_10,0,66,10,F2A_3130,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,330,40,1000,3000,FPGA_0_66_11,0,66,11,F2A_3131,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,330,40,1000,3000,FPGA_0_66_12,0,66,12,F2A_3132,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,330,40,1000,3000,FPGA_0_66_13,0,66,13,F2A_3133,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,330,40,1000,3000,FPGA_0_66_14,0,66,14,F2A_3134,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_15,0,66,15,F2A_3135,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_16,0,66,16,F2A_3136,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,720,40,1000,6000,FPGA_0_66_17,0,66,17,F2A_3137,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,720,40,1000,6000,FPGA_0_66_18,0,66,18,F2A_3138,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,720,40,1000,6000,FPGA_0_66_19,0,66,19,F2A_3139,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,720,40,1000,6000,FPGA_0_66_20,0,66,20,F2A_3140,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,720,40,1000,6000,FPGA_0_66_21,0,66,21,F2A_3141,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,720,40,1000,6000,FPGA_0_66_22,0,66,22,F2A_3142,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,720,40,1000,6000,FPGA_0_66_23,0,66,23,F2A_3143,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,460,40,1000,4000,FPGA_0_66_24,0,66,24,A2F_3144,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,460,40,1000,4000,FPGA_0_66_25,0,66,25,A2F_3145,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,460,40,1000,4000,FPGA_0_66_26,0,66,26,A2F_3146,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,460,40,1000,4000,FPGA_0_66_27,0,66,27,A2F_3147,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,460,40,1000,4000,FPGA_0_66_28,0,66,28,A2F_3148,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_29,0,66,29,A2F_3149,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_30,0,66,30,A2F_3150,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_31,0,66,31,A2F_3151,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_32,0,66,32,A2F_3152,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_33,0,66,33,A2F_3153,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_34,0,66,34,A2F_3154,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_35,0,66,35,A2F_3155,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_39,Bank_VL_3_39,FAKE,590,40,1000,5000,FPGA_0_66_36,0,66,36,A2F_3156,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,980,40,2000,1000,FPGA_0_66_37,0,66,37,A2F_3157,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,980,40,2000,1000,FPGA_0_66_38,0,66,38,A2F_3158,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VL_3_40,Bank_VL_3_40,FAKE,980,40,2000,1000,FPGA_0_66_39,0,66,39,A2F_3159,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_0,105,1,0,F2A_0,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_1,105,1,1,F2A_1,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_2,105,1,2,F2A_2,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_3,105,1,3,F2A_3,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_4,105,1,4,F2A_4,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_5,105,1,5,F2A_5,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_6,105,1,6,F2A_6,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_7,105,1,7,F2A_7,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_1_8,105,1,8,F2A_8,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_1_24,105,1,24,A2F_24,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_1_25,105,1,25,A2F_25,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_1_26,105,1,26,A2F_26,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_1_27,105,1,27,A2F_27,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_1_28,105,1,28,A2F_28,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_1_29,105,1,29,A2F_29,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_1_30,105,1,30,A2F_30,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_1_31,105,1,31,A2F_31,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_1_32,105,1,32,A2F_32,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_1_33,105,1,33,A2F_33,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_1_34,105,1,34,A2F_34,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,70,40,1000,1000,FPGA_105_2_0,105,2,0,F2A_48,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_1,105,2,1,F2A_49,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_2,105,2,2,F2A_50,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_3,105,2,3,F2A_51,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_4,105,2,4,F2A_52,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_5,105,2,5,F2A_53,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_6,105,2,6,F2A_54,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_7,105,2,7,F2A_55,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_8,105,2,8,F2A_56,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_9,105,2,9,F2A_57,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,200,40,1000,2000,FPGA_105_2_10,105,2,10,F2A_58,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_2_11,105,2,11,F2A_59,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_2_12,105,2,12,F2A_60,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_2_13,105,2,13,F2A_61,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,330,40,1000,3000,FPGA_105_2_14,105,2,14,F2A_62,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_15,105,2,15,F2A_63,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_16,105,2,16,F2A_64,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,720,40,1000,6000,FPGA_105_2_17,105,2,17,F2A_65,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,720,40,1000,6000,FPGA_105_2_18,105,2,18,F2A_66,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,720,40,1000,6000,FPGA_105_2_19,105,2,19,F2A_67,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,720,40,1000,6000,FPGA_105_2_20,105,2,20,F2A_68,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,720,40,1000,6000,FPGA_105_2_21,105,2,21,F2A_69,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,720,40,1000,6000,FPGA_105_2_22,105,2,22,F2A_70,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,720,40,1000,6000,FPGA_105_2_23,105,2,23,F2A_71,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_2_24,105,2,24,A2F_72,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_2_25,105,2,25,A2F_73,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_2_26,105,2,26,A2F_74,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_2_27,105,2,27,A2F_75,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,460,40,1000,4000,FPGA_105_2_28,105,2,28,A2F_76,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_29,105,2,29,A2F_77,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_30,105,2,30,A2F_78,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_31,105,2,31,A2F_79,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_32,105,2,32,A2F_80,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_33,105,2,33,A2F_81,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_34,105,2,34,A2F_82,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_35,105,2,35,A2F_83,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_1,Bank_VR_1_1,FAKE,590,40,1000,5000,FPGA_105_2_36,105,2,36,A2F_84,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,980,40,2000,1000,FPGA_105_2_37,105,2,37,A2F_85,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,980,40,2000,1000,FPGA_105_2_38,105,2,38,A2F_86,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_2,Bank_VR_1_2,FAKE,980,40,2000,1000,FPGA_105_2_39,105,2,39,A2F_87,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,70,40,1000,1000,FPGA_105_3_0,105,3,0,F2A_96,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_1,105,3,1,F2A_97,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_2,105,3,2,F2A_98,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_3,105,3,3,F2A_99,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_4,105,3,4,F2A_100,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_5,105,3,5,F2A_101,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_6,105,3,6,F2A_102,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_7,105,3,7,F2A_103,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_8,105,3,8,F2A_104,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_9,105,3,9,F2A_105,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,200,40,1000,2000,FPGA_105_3_10,105,3,10,F2A_106,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,330,40,1000,3000,FPGA_105_3_11,105,3,11,F2A_107,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,330,40,1000,3000,FPGA_105_3_12,105,3,12,F2A_108,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,330,40,1000,3000,FPGA_105_3_13,105,3,13,F2A_109,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,330,40,1000,3000,FPGA_105_3_14,105,3,14,F2A_110,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_15,105,3,15,F2A_111,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_16,105,3,16,F2A_112,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,720,40,1000,6000,FPGA_105_3_17,105,3,17,F2A_113,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,720,40,1000,6000,FPGA_105_3_18,105,3,18,F2A_114,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,720,40,1000,6000,FPGA_105_3_19,105,3,19,F2A_115,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,720,40,1000,6000,FPGA_105_3_20,105,3,20,F2A_116,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,720,40,1000,6000,FPGA_105_3_21,105,3,21,F2A_117,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,720,40,1000,6000,FPGA_105_3_22,105,3,22,F2A_118,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,720,40,1000,6000,FPGA_105_3_23,105,3,23,F2A_119,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,460,40,1000,4000,FPGA_105_3_24,105,3,24,A2F_120,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,460,40,1000,4000,FPGA_105_3_25,105,3,25,A2F_121,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,460,40,1000,4000,FPGA_105_3_26,105,3,26,A2F_122,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,460,40,1000,4000,FPGA_105_3_27,105,3,27,A2F_123,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,460,40,1000,4000,FPGA_105_3_28,105,3,28,A2F_124,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_29,105,3,29,A2F_125,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_30,105,3,30,A2F_126,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_31,105,3,31,A2F_127,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_32,105,3,32,A2F_128,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_33,105,3,33,A2F_129,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_34,105,3,34,A2F_130,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_35,105,3,35,A2F_131,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_3,Bank_VR_1_3,FAKE,590,40,1000,5000,FPGA_105_3_36,105,3,36,A2F_132,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,980,40,2000,1000,FPGA_105_3_37,105,3,37,A2F_133,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,980,40,2000,1000,FPGA_105_3_38,105,3,38,A2F_134,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_4,Bank_VR_1_4,FAKE,980,40,2000,1000,FPGA_105_3_39,105,3,39,A2F_135,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,70,40,1000,1000,FPGA_105_4_0,105,4,0,F2A_144,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_1,105,4,1,F2A_145,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_2,105,4,2,F2A_146,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_3,105,4,3,F2A_147,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_4,105,4,4,F2A_148,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_5,105,4,5,F2A_149,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_6,105,4,6,F2A_150,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_7,105,4,7,F2A_151,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_8,105,4,8,F2A_152,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_9,105,4,9,F2A_153,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,200,40,1000,2000,FPGA_105_4_10,105,4,10,F2A_154,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,330,40,1000,3000,FPGA_105_4_11,105,4,11,F2A_155,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,330,40,1000,3000,FPGA_105_4_12,105,4,12,F2A_156,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,330,40,1000,3000,FPGA_105_4_13,105,4,13,F2A_157,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,330,40,1000,3000,FPGA_105_4_14,105,4,14,F2A_158,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_15,105,4,15,F2A_159,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_16,105,4,16,F2A_160,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,720,40,1000,6000,FPGA_105_4_17,105,4,17,F2A_161,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,720,40,1000,6000,FPGA_105_4_18,105,4,18,F2A_162,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,720,40,1000,6000,FPGA_105_4_19,105,4,19,F2A_163,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,720,40,1000,6000,FPGA_105_4_20,105,4,20,F2A_164,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,720,40,1000,6000,FPGA_105_4_21,105,4,21,F2A_165,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,720,40,1000,6000,FPGA_105_4_22,105,4,22,F2A_166,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,720,40,1000,6000,FPGA_105_4_23,105,4,23,F2A_167,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,460,40,1000,4000,FPGA_105_4_24,105,4,24,A2F_168,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,460,40,1000,4000,FPGA_105_4_25,105,4,25,A2F_169,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,460,40,1000,4000,FPGA_105_4_26,105,4,26,A2F_170,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,460,40,1000,4000,FPGA_105_4_27,105,4,27,A2F_171,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,460,40,1000,4000,FPGA_105_4_28,105,4,28,A2F_172,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_29,105,4,29,A2F_173,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_30,105,4,30,A2F_174,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_31,105,4,31,A2F_175,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_32,105,4,32,A2F_176,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_33,105,4,33,A2F_177,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_34,105,4,34,A2F_178,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_35,105,4,35,A2F_179,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_5,Bank_VR_1_5,FAKE,590,40,1000,5000,FPGA_105_4_36,105,4,36,A2F_180,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,980,40,2000,1000,FPGA_105_4_37,105,4,37,A2F_181,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,980,40,2000,1000,FPGA_105_4_38,105,4,38,A2F_182,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_6,Bank_VR_1_6,FAKE,980,40,2000,1000,FPGA_105_4_39,105,4,39,A2F_183,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,70,40,1000,1000,FPGA_105_5_0,105,5,0,F2A_192,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_1,105,5,1,F2A_193,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_2,105,5,2,F2A_194,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_3,105,5,3,F2A_195,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_4,105,5,4,F2A_196,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_5,105,5,5,F2A_197,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_6,105,5,6,F2A_198,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_7,105,5,7,F2A_199,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_8,105,5,8,F2A_200,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_9,105,5,9,F2A_201,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,200,40,1000,2000,FPGA_105_5_10,105,5,10,F2A_202,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,330,40,1000,3000,FPGA_105_5_11,105,5,11,F2A_203,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,330,40,1000,3000,FPGA_105_5_12,105,5,12,F2A_204,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,330,40,1000,3000,FPGA_105_5_13,105,5,13,F2A_205,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,330,40,1000,3000,FPGA_105_5_14,105,5,14,F2A_206,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_15,105,5,15,F2A_207,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_16,105,5,16,F2A_208,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,720,40,1000,6000,FPGA_105_5_17,105,5,17,F2A_209,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,720,40,1000,6000,FPGA_105_5_18,105,5,18,F2A_210,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,720,40,1000,6000,FPGA_105_5_19,105,5,19,F2A_211,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,720,40,1000,6000,FPGA_105_5_20,105,5,20,F2A_212,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,720,40,1000,6000,FPGA_105_5_21,105,5,21,F2A_213,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,720,40,1000,6000,FPGA_105_5_22,105,5,22,F2A_214,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,720,40,1000,6000,FPGA_105_5_23,105,5,23,F2A_215,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,460,40,1000,4000,FPGA_105_5_24,105,5,24,A2F_216,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,460,40,1000,4000,FPGA_105_5_25,105,5,25,A2F_217,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,460,40,1000,4000,FPGA_105_5_26,105,5,26,A2F_218,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,460,40,1000,4000,FPGA_105_5_27,105,5,27,A2F_219,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,460,40,1000,4000,FPGA_105_5_28,105,5,28,A2F_220,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_29,105,5,29,A2F_221,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_30,105,5,30,A2F_222,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_31,105,5,31,A2F_223,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_32,105,5,32,A2F_224,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_33,105,5,33,A2F_225,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_34,105,5,34,A2F_226,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_35,105,5,35,A2F_227,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_7,Bank_VR_1_7,FAKE,590,40,1000,5000,FPGA_105_5_36,105,5,36,A2F_228,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,980,40,2000,1000,FPGA_105_5_37,105,5,37,A2F_229,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,980,40,2000,1000,FPGA_105_5_38,105,5,38,A2F_230,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_8,Bank_VR_1_8,FAKE,980,40,2000,1000,FPGA_105_5_39,105,5,39,A2F_231,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,70,40,1000,1000,FPGA_105_6_0,105,6,0,F2A_240,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_1,105,6,1,F2A_241,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_2,105,6,2,F2A_242,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_3,105,6,3,F2A_243,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_4,105,6,4,F2A_244,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_5,105,6,5,F2A_245,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_6,105,6,6,F2A_246,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_7,105,6,7,F2A_247,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_8,105,6,8,F2A_248,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_9,105,6,9,F2A_249,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,200,40,1000,2000,FPGA_105_6_10,105,6,10,F2A_250,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,330,40,1000,3000,FPGA_105_6_11,105,6,11,F2A_251,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,330,40,1000,3000,FPGA_105_6_12,105,6,12,F2A_252,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,330,40,1000,3000,FPGA_105_6_13,105,6,13,F2A_253,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,330,40,1000,3000,FPGA_105_6_14,105,6,14,F2A_254,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_15,105,6,15,F2A_255,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_16,105,6,16,F2A_256,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,720,40,1000,6000,FPGA_105_6_17,105,6,17,F2A_257,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,720,40,1000,6000,FPGA_105_6_18,105,6,18,F2A_258,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,720,40,1000,6000,FPGA_105_6_19,105,6,19,F2A_259,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,720,40,1000,6000,FPGA_105_6_20,105,6,20,F2A_260,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,720,40,1000,6000,FPGA_105_6_21,105,6,21,F2A_261,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,720,40,1000,6000,FPGA_105_6_22,105,6,22,F2A_262,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,720,40,1000,6000,FPGA_105_6_23,105,6,23,F2A_263,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,460,40,1000,4000,FPGA_105_6_24,105,6,24,A2F_264,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,460,40,1000,4000,FPGA_105_6_25,105,6,25,A2F_265,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,460,40,1000,4000,FPGA_105_6_26,105,6,26,A2F_266,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,460,40,1000,4000,FPGA_105_6_27,105,6,27,A2F_267,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,460,40,1000,4000,FPGA_105_6_28,105,6,28,A2F_268,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_29,105,6,29,A2F_269,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_30,105,6,30,A2F_270,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_31,105,6,31,A2F_271,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_32,105,6,32,A2F_272,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_33,105,6,33,A2F_273,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_34,105,6,34,A2F_274,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_35,105,6,35,A2F_275,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_9,Bank_VR_1_9,FAKE,590,40,1000,5000,FPGA_105_6_36,105,6,36,A2F_276,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,980,40,2000,1000,FPGA_105_6_37,105,6,37,A2F_277,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,980,40,2000,1000,FPGA_105_6_38,105,6,38,A2F_278,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_10,Bank_VR_1_10,FAKE,980,40,2000,1000,FPGA_105_6_39,105,6,39,A2F_279,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,70,40,1000,1000,FPGA_105_7_0,105,7,0,F2A_288,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_1,105,7,1,F2A_289,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_2,105,7,2,F2A_290,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_3,105,7,3,F2A_291,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_4,105,7,4,F2A_292,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_5,105,7,5,F2A_293,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_6,105,7,6,F2A_294,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_7,105,7,7,F2A_295,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_8,105,7,8,F2A_296,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_9,105,7,9,F2A_297,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,200,40,1000,2000,FPGA_105_7_10,105,7,10,F2A_298,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,330,40,1000,3000,FPGA_105_7_11,105,7,11,F2A_299,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,330,40,1000,3000,FPGA_105_7_12,105,7,12,F2A_300,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,330,40,1000,3000,FPGA_105_7_13,105,7,13,F2A_301,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,330,40,1000,3000,FPGA_105_7_14,105,7,14,F2A_302,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_15,105,7,15,F2A_303,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_16,105,7,16,F2A_304,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,720,40,1000,6000,FPGA_105_7_17,105,7,17,F2A_305,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,720,40,1000,6000,FPGA_105_7_18,105,7,18,F2A_306,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,720,40,1000,6000,FPGA_105_7_19,105,7,19,F2A_307,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,720,40,1000,6000,FPGA_105_7_20,105,7,20,F2A_308,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,720,40,1000,6000,FPGA_105_7_21,105,7,21,F2A_309,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,720,40,1000,6000,FPGA_105_7_22,105,7,22,F2A_310,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,720,40,1000,6000,FPGA_105_7_23,105,7,23,F2A_311,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,460,40,1000,4000,FPGA_105_7_24,105,7,24,A2F_312,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,460,40,1000,4000,FPGA_105_7_25,105,7,25,A2F_313,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,460,40,1000,4000,FPGA_105_7_26,105,7,26,A2F_314,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,460,40,1000,4000,FPGA_105_7_27,105,7,27,A2F_315,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,460,40,1000,4000,FPGA_105_7_28,105,7,28,A2F_316,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_29,105,7,29,A2F_317,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_30,105,7,30,A2F_318,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_31,105,7,31,A2F_319,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_32,105,7,32,A2F_320,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_33,105,7,33,A2F_321,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_34,105,7,34,A2F_322,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_35,105,7,35,A2F_323,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_11,Bank_VR_1_11,FAKE,590,40,1000,5000,FPGA_105_7_36,105,7,36,A2F_324,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,980,40,2000,1000,FPGA_105_7_37,105,7,37,A2F_325,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,980,40,2000,1000,FPGA_105_7_38,105,7,38,A2F_326,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_12,Bank_VR_1_12,FAKE,980,40,2000,1000,FPGA_105_7_39,105,7,39,A2F_327,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,70,40,1000,1000,FPGA_105_8_0,105,8,0,F2A_336,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_1,105,8,1,F2A_337,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_2,105,8,2,F2A_338,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_3,105,8,3,F2A_339,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_4,105,8,4,F2A_340,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_5,105,8,5,F2A_341,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_6,105,8,6,F2A_342,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_7,105,8,7,F2A_343,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_8,105,8,8,F2A_344,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_9,105,8,9,F2A_345,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,200,40,1000,2000,FPGA_105_8_10,105,8,10,F2A_346,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,330,40,1000,3000,FPGA_105_8_11,105,8,11,F2A_347,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,330,40,1000,3000,FPGA_105_8_12,105,8,12,F2A_348,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,330,40,1000,3000,FPGA_105_8_13,105,8,13,F2A_349,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,330,40,1000,3000,FPGA_105_8_14,105,8,14,F2A_350,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_15,105,8,15,F2A_351,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_16,105,8,16,F2A_352,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,720,40,1000,6000,FPGA_105_8_17,105,8,17,F2A_353,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,720,40,1000,6000,FPGA_105_8_18,105,8,18,F2A_354,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,720,40,1000,6000,FPGA_105_8_19,105,8,19,F2A_355,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,720,40,1000,6000,FPGA_105_8_20,105,8,20,F2A_356,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,720,40,1000,6000,FPGA_105_8_21,105,8,21,F2A_357,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,720,40,1000,6000,FPGA_105_8_22,105,8,22,F2A_358,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,720,40,1000,6000,FPGA_105_8_23,105,8,23,F2A_359,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,460,40,1000,4000,FPGA_105_8_24,105,8,24,A2F_360,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,460,40,1000,4000,FPGA_105_8_25,105,8,25,A2F_361,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,460,40,1000,4000,FPGA_105_8_26,105,8,26,A2F_362,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,460,40,1000,4000,FPGA_105_8_27,105,8,27,A2F_363,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,460,40,1000,4000,FPGA_105_8_28,105,8,28,A2F_364,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_29,105,8,29,A2F_365,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_30,105,8,30,A2F_366,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_31,105,8,31,A2F_367,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_32,105,8,32,A2F_368,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_33,105,8,33,A2F_369,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_34,105,8,34,A2F_370,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_35,105,8,35,A2F_371,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_13,Bank_VR_1_13,FAKE,590,40,1000,5000,FPGA_105_8_36,105,8,36,A2F_372,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,980,40,2000,1000,FPGA_105_8_37,105,8,37,A2F_373,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,980,40,2000,1000,FPGA_105_8_38,105,8,38,A2F_374,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_14,Bank_VR_1_14,FAKE,980,40,2000,1000,FPGA_105_8_39,105,8,39,A2F_375,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,70,40,1000,1000,FPGA_105_9_0,105,9,0,F2A_384,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_1,105,9,1,F2A_385,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_2,105,9,2,F2A_386,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_3,105,9,3,F2A_387,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_4,105,9,4,F2A_388,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_5,105,9,5,F2A_389,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_6,105,9,6,F2A_390,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_7,105,9,7,F2A_391,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_8,105,9,8,F2A_392,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_9,105,9,9,F2A_393,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,200,40,1000,2000,FPGA_105_9_10,105,9,10,F2A_394,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,330,40,1000,3000,FPGA_105_9_11,105,9,11,F2A_395,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,330,40,1000,3000,FPGA_105_9_12,105,9,12,F2A_396,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,330,40,1000,3000,FPGA_105_9_13,105,9,13,F2A_397,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,330,40,1000,3000,FPGA_105_9_14,105,9,14,F2A_398,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_15,105,9,15,F2A_399,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_16,105,9,16,F2A_400,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,720,40,1000,6000,FPGA_105_9_17,105,9,17,F2A_401,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,720,40,1000,6000,FPGA_105_9_18,105,9,18,F2A_402,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,720,40,1000,6000,FPGA_105_9_19,105,9,19,F2A_403,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,720,40,1000,6000,FPGA_105_9_20,105,9,20,F2A_404,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,720,40,1000,6000,FPGA_105_9_21,105,9,21,F2A_405,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,720,40,1000,6000,FPGA_105_9_22,105,9,22,F2A_406,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,720,40,1000,6000,FPGA_105_9_23,105,9,23,F2A_407,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,460,40,1000,4000,FPGA_105_9_24,105,9,24,A2F_408,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,460,40,1000,4000,FPGA_105_9_25,105,9,25,A2F_409,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,460,40,1000,4000,FPGA_105_9_26,105,9,26,A2F_410,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,460,40,1000,4000,FPGA_105_9_27,105,9,27,A2F_411,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,460,40,1000,4000,FPGA_105_9_28,105,9,28,A2F_412,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_29,105,9,29,A2F_413,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_30,105,9,30,A2F_414,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_31,105,9,31,A2F_415,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_32,105,9,32,A2F_416,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_33,105,9,33,A2F_417,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_34,105,9,34,A2F_418,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_35,105,9,35,A2F_419,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_15,Bank_VR_1_15,FAKE,590,40,1000,5000,FPGA_105_9_36,105,9,36,A2F_420,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,980,40,2000,1000,FPGA_105_9_37,105,9,37,A2F_421,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,980,40,2000,1000,FPGA_105_9_38,105,9,38,A2F_422,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_16,Bank_VR_1_16,FAKE,980,40,2000,1000,FPGA_105_9_39,105,9,39,A2F_423,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,70,40,1000,1000,FPGA_105_10_0,105,10,0,F2A_432,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_1,105,10,1,F2A_433,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_2,105,10,2,F2A_434,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_3,105,10,3,F2A_435,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_4,105,10,4,F2A_436,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_5,105,10,5,F2A_437,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_6,105,10,6,F2A_438,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_7,105,10,7,F2A_439,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_8,105,10,8,F2A_440,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_9,105,10,9,F2A_441,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,200,40,1000,2000,FPGA_105_10_10,105,10,10,F2A_442,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,330,40,1000,3000,FPGA_105_10_11,105,10,11,F2A_443,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,330,40,1000,3000,FPGA_105_10_12,105,10,12,F2A_444,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,330,40,1000,3000,FPGA_105_10_13,105,10,13,F2A_445,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,330,40,1000,3000,FPGA_105_10_14,105,10,14,F2A_446,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_15,105,10,15,F2A_447,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_16,105,10,16,F2A_448,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,720,40,1000,6000,FPGA_105_10_17,105,10,17,F2A_449,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,720,40,1000,6000,FPGA_105_10_18,105,10,18,F2A_450,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,720,40,1000,6000,FPGA_105_10_19,105,10,19,F2A_451,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,720,40,1000,6000,FPGA_105_10_20,105,10,20,F2A_452,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,720,40,1000,6000,FPGA_105_10_21,105,10,21,F2A_453,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,720,40,1000,6000,FPGA_105_10_22,105,10,22,F2A_454,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,720,40,1000,6000,FPGA_105_10_23,105,10,23,F2A_455,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,460,40,1000,4000,FPGA_105_10_24,105,10,24,A2F_456,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,460,40,1000,4000,FPGA_105_10_25,105,10,25,A2F_457,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,460,40,1000,4000,FPGA_105_10_26,105,10,26,A2F_458,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,460,40,1000,4000,FPGA_105_10_27,105,10,27,A2F_459,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,460,40,1000,4000,FPGA_105_10_28,105,10,28,A2F_460,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_29,105,10,29,A2F_461,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_30,105,10,30,A2F_462,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_31,105,10,31,A2F_463,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_32,105,10,32,A2F_464,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_33,105,10,33,A2F_465,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_34,105,10,34,A2F_466,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_35,105,10,35,A2F_467,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_17,Bank_VR_1_17,FAKE,590,40,1000,5000,FPGA_105_10_36,105,10,36,A2F_468,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,980,40,2000,1000,FPGA_105_10_37,105,10,37,A2F_469,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,980,40,2000,1000,FPGA_105_10_38,105,10,38,A2F_470,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_18,Bank_VR_1_18,FAKE,980,40,2000,1000,FPGA_105_10_39,105,10,39,A2F_471,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,70,40,1000,1000,FPGA_105_11_0,105,11,0,F2A_480,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_1,105,11,1,F2A_481,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_2,105,11,2,F2A_482,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_3,105,11,3,F2A_483,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_4,105,11,4,F2A_484,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_5,105,11,5,F2A_485,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_6,105,11,6,F2A_486,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_7,105,11,7,F2A_487,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_8,105,11,8,F2A_488,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_9,105,11,9,F2A_489,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,200,40,1000,2000,FPGA_105_11_10,105,11,10,F2A_490,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,330,40,1000,3000,FPGA_105_11_11,105,11,11,F2A_491,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,330,40,1000,3000,FPGA_105_11_12,105,11,12,F2A_492,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,330,40,1000,3000,FPGA_105_11_13,105,11,13,F2A_493,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,330,40,1000,3000,FPGA_105_11_14,105,11,14,F2A_494,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_15,105,11,15,F2A_495,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_16,105,11,16,F2A_496,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,720,40,1000,6000,FPGA_105_11_17,105,11,17,F2A_497,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,720,40,1000,6000,FPGA_105_11_18,105,11,18,F2A_498,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,720,40,1000,6000,FPGA_105_11_19,105,11,19,F2A_499,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,720,40,1000,6000,FPGA_105_11_20,105,11,20,F2A_500,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,720,40,1000,6000,FPGA_105_11_21,105,11,21,F2A_501,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,720,40,1000,6000,FPGA_105_11_22,105,11,22,F2A_502,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,720,40,1000,6000,FPGA_105_11_23,105,11,23,F2A_503,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,460,40,1000,4000,FPGA_105_11_24,105,11,24,A2F_504,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,460,40,1000,4000,FPGA_105_11_25,105,11,25,A2F_505,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,460,40,1000,4000,FPGA_105_11_26,105,11,26,A2F_506,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,460,40,1000,4000,FPGA_105_11_27,105,11,27,A2F_507,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,460,40,1000,4000,FPGA_105_11_28,105,11,28,A2F_508,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_29,105,11,29,A2F_509,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_30,105,11,30,A2F_510,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_31,105,11,31,A2F_511,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_32,105,11,32,A2F_512,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_33,105,11,33,A2F_513,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_34,105,11,34,A2F_514,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_35,105,11,35,A2F_515,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_19,Bank_VR_1_19,FAKE,590,40,1000,5000,FPGA_105_11_36,105,11,36,A2F_516,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,980,40,2000,1000,FPGA_105_11_37,105,11,37,A2F_517,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,980,40,2000,1000,FPGA_105_11_38,105,11,38,A2F_518,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_20,Bank_VR_1_20,FAKE,980,40,2000,1000,FPGA_105_11_39,105,11,39,A2F_519,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_0,105,12,0,F2A_528,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_1,105,12,1,F2A_529,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_2,105,12,2,F2A_530,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_3,105,12,3,F2A_531,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_4,105,12,4,F2A_532,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_5,105,12,5,F2A_533,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_6,105,12,6,F2A_534,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_7,105,12,7,F2A_535,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_12_8,105,12,8,F2A_536,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_12_24,105,12,24,A2F_552,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_12_25,105,12,25,A2F_553,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_12_26,105,12,26,A2F_554,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_12_27,105,12,27,A2F_555,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_12_28,105,12,28,A2F_556,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_12_29,105,12,29,A2F_557,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_12_30,105,12,30,A2F_558,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_12_31,105,12,31,A2F_559,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_12_32,105,12,32,A2F_560,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_12_33,105,12,33,A2F_561,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_12_34,105,12,34,A2F_562,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,70,40,1000,1000,FPGA_105_13_0,105,13,0,F2A_576,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_1,105,13,1,F2A_577,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_2,105,13,2,F2A_578,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_3,105,13,3,F2A_579,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_4,105,13,4,F2A_580,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_5,105,13,5,F2A_581,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_6,105,13,6,F2A_582,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_7,105,13,7,F2A_583,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_8,105,13,8,F2A_584,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_9,105,13,9,F2A_585,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,200,40,1000,2000,FPGA_105_13_10,105,13,10,F2A_586,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_13_11,105,13,11,F2A_587,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_13_12,105,13,12,F2A_588,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_13_13,105,13,13,F2A_589,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,330,40,1000,3000,FPGA_105_13_14,105,13,14,F2A_590,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_15,105,13,15,F2A_591,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_16,105,13,16,F2A_592,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,720,40,1000,6000,FPGA_105_13_17,105,13,17,F2A_593,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,720,40,1000,6000,FPGA_105_13_18,105,13,18,F2A_594,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,720,40,1000,6000,FPGA_105_13_19,105,13,19,F2A_595,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,720,40,1000,6000,FPGA_105_13_20,105,13,20,F2A_596,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,720,40,1000,6000,FPGA_105_13_21,105,13,21,F2A_597,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,720,40,1000,6000,FPGA_105_13_22,105,13,22,F2A_598,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,720,40,1000,6000,FPGA_105_13_23,105,13,23,F2A_599,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_13_24,105,13,24,A2F_600,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_13_25,105,13,25,A2F_601,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_13_26,105,13,26,A2F_602,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_13_27,105,13,27,A2F_603,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,460,40,1000,4000,FPGA_105_13_28,105,13,28,A2F_604,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_29,105,13,29,A2F_605,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_30,105,13,30,A2F_606,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_31,105,13,31,A2F_607,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_32,105,13,32,A2F_608,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_33,105,13,33,A2F_609,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_34,105,13,34,A2F_610,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_35,105,13,35,A2F_611,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_21,Bank_VR_1_21,FAKE,590,40,1000,5000,FPGA_105_13_36,105,13,36,A2F_612,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,980,40,2000,1000,FPGA_105_13_37,105,13,37,A2F_613,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,980,40,2000,1000,FPGA_105_13_38,105,13,38,A2F_614,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_22,Bank_VR_1_22,FAKE,980,40,2000,1000,FPGA_105_13_39,105,13,39,A2F_615,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,70,40,1000,1000,FPGA_105_14_0,105,14,0,F2A_624,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_1,105,14,1,F2A_625,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_2,105,14,2,F2A_626,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_3,105,14,3,F2A_627,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_4,105,14,4,F2A_628,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_5,105,14,5,F2A_629,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_6,105,14,6,F2A_630,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_7,105,14,7,F2A_631,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_8,105,14,8,F2A_632,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_9,105,14,9,F2A_633,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,200,40,1000,2000,FPGA_105_14_10,105,14,10,F2A_634,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,330,40,1000,3000,FPGA_105_14_11,105,14,11,F2A_635,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,330,40,1000,3000,FPGA_105_14_12,105,14,12,F2A_636,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,330,40,1000,3000,FPGA_105_14_13,105,14,13,F2A_637,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,330,40,1000,3000,FPGA_105_14_14,105,14,14,F2A_638,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_15,105,14,15,F2A_639,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_16,105,14,16,F2A_640,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,720,40,1000,6000,FPGA_105_14_17,105,14,17,F2A_641,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,720,40,1000,6000,FPGA_105_14_18,105,14,18,F2A_642,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,720,40,1000,6000,FPGA_105_14_19,105,14,19,F2A_643,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,720,40,1000,6000,FPGA_105_14_20,105,14,20,F2A_644,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,720,40,1000,6000,FPGA_105_14_21,105,14,21,F2A_645,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,720,40,1000,6000,FPGA_105_14_22,105,14,22,F2A_646,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,720,40,1000,6000,FPGA_105_14_23,105,14,23,F2A_647,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,460,40,1000,4000,FPGA_105_14_24,105,14,24,A2F_648,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,460,40,1000,4000,FPGA_105_14_25,105,14,25,A2F_649,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,460,40,1000,4000,FPGA_105_14_26,105,14,26,A2F_650,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,460,40,1000,4000,FPGA_105_14_27,105,14,27,A2F_651,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,460,40,1000,4000,FPGA_105_14_28,105,14,28,A2F_652,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_29,105,14,29,A2F_653,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_30,105,14,30,A2F_654,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_31,105,14,31,A2F_655,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_32,105,14,32,A2F_656,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_33,105,14,33,A2F_657,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_34,105,14,34,A2F_658,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_35,105,14,35,A2F_659,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_23,Bank_VR_1_23,FAKE,590,40,1000,5000,FPGA_105_14_36,105,14,36,A2F_660,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,980,40,2000,1000,FPGA_105_14_37,105,14,37,A2F_661,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,980,40,2000,1000,FPGA_105_14_38,105,14,38,A2F_662,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_24,Bank_VR_1_24,FAKE,980,40,2000,1000,FPGA_105_14_39,105,14,39,A2F_663,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,70,40,1000,1000,FPGA_105_15_0,105,15,0,F2A_672,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_1,105,15,1,F2A_673,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_2,105,15,2,F2A_674,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_3,105,15,3,F2A_675,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_4,105,15,4,F2A_676,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_5,105,15,5,F2A_677,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_6,105,15,6,F2A_678,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_7,105,15,7,F2A_679,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_8,105,15,8,F2A_680,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_9,105,15,9,F2A_681,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,200,40,1000,2000,FPGA_105_15_10,105,15,10,F2A_682,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,330,40,1000,3000,FPGA_105_15_11,105,15,11,F2A_683,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,330,40,1000,3000,FPGA_105_15_12,105,15,12,F2A_684,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,330,40,1000,3000,FPGA_105_15_13,105,15,13,F2A_685,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,330,40,1000,3000,FPGA_105_15_14,105,15,14,F2A_686,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_15,105,15,15,F2A_687,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_16,105,15,16,F2A_688,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,720,40,1000,6000,FPGA_105_15_17,105,15,17,F2A_689,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,720,40,1000,6000,FPGA_105_15_18,105,15,18,F2A_690,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,720,40,1000,6000,FPGA_105_15_19,105,15,19,F2A_691,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,720,40,1000,6000,FPGA_105_15_20,105,15,20,F2A_692,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,720,40,1000,6000,FPGA_105_15_21,105,15,21,F2A_693,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,720,40,1000,6000,FPGA_105_15_22,105,15,22,F2A_694,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,720,40,1000,6000,FPGA_105_15_23,105,15,23,F2A_695,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,460,40,1000,4000,FPGA_105_15_24,105,15,24,A2F_696,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,460,40,1000,4000,FPGA_105_15_25,105,15,25,A2F_697,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,460,40,1000,4000,FPGA_105_15_26,105,15,26,A2F_698,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,460,40,1000,4000,FPGA_105_15_27,105,15,27,A2F_699,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,460,40,1000,4000,FPGA_105_15_28,105,15,28,A2F_700,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_29,105,15,29,A2F_701,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_30,105,15,30,A2F_702,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_31,105,15,31,A2F_703,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_32,105,15,32,A2F_704,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_33,105,15,33,A2F_705,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_34,105,15,34,A2F_706,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_35,105,15,35,A2F_707,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_25,Bank_VR_1_25,FAKE,590,40,1000,5000,FPGA_105_15_36,105,15,36,A2F_708,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,980,40,2000,1000,FPGA_105_15_37,105,15,37,A2F_709,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,980,40,2000,1000,FPGA_105_15_38,105,15,38,A2F_710,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_26,Bank_VR_1_26,FAKE,980,40,2000,1000,FPGA_105_15_39,105,15,39,A2F_711,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,70,40,1000,1000,FPGA_105_16_0,105,16,0,F2A_720,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_1,105,16,1,F2A_721,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_2,105,16,2,F2A_722,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_3,105,16,3,F2A_723,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_4,105,16,4,F2A_724,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_5,105,16,5,F2A_725,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_6,105,16,6,F2A_726,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_7,105,16,7,F2A_727,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_8,105,16,8,F2A_728,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_9,105,16,9,F2A_729,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,200,40,1000,2000,FPGA_105_16_10,105,16,10,F2A_730,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,330,40,1000,3000,FPGA_105_16_11,105,16,11,F2A_731,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,330,40,1000,3000,FPGA_105_16_12,105,16,12,F2A_732,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,330,40,1000,3000,FPGA_105_16_13,105,16,13,F2A_733,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,330,40,1000,3000,FPGA_105_16_14,105,16,14,F2A_734,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_15,105,16,15,F2A_735,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_16,105,16,16,F2A_736,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,720,40,1000,6000,FPGA_105_16_17,105,16,17,F2A_737,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,720,40,1000,6000,FPGA_105_16_18,105,16,18,F2A_738,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,720,40,1000,6000,FPGA_105_16_19,105,16,19,F2A_739,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,720,40,1000,6000,FPGA_105_16_20,105,16,20,F2A_740,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,720,40,1000,6000,FPGA_105_16_21,105,16,21,F2A_741,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,720,40,1000,6000,FPGA_105_16_22,105,16,22,F2A_742,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,720,40,1000,6000,FPGA_105_16_23,105,16,23,F2A_743,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,460,40,1000,4000,FPGA_105_16_24,105,16,24,A2F_744,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,460,40,1000,4000,FPGA_105_16_25,105,16,25,A2F_745,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,460,40,1000,4000,FPGA_105_16_26,105,16,26,A2F_746,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,460,40,1000,4000,FPGA_105_16_27,105,16,27,A2F_747,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,460,40,1000,4000,FPGA_105_16_28,105,16,28,A2F_748,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_29,105,16,29,A2F_749,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_30,105,16,30,A2F_750,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_31,105,16,31,A2F_751,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_32,105,16,32,A2F_752,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_33,105,16,33,A2F_753,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_34,105,16,34,A2F_754,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_35,105,16,35,A2F_755,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_27,Bank_VR_1_27,FAKE,590,40,1000,5000,FPGA_105_16_36,105,16,36,A2F_756,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,980,40,2000,1000,FPGA_105_16_37,105,16,37,A2F_757,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,980,40,2000,1000,FPGA_105_16_38,105,16,38,A2F_758,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_28,Bank_VR_1_28,FAKE,980,40,2000,1000,FPGA_105_16_39,105,16,39,A2F_759,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,70,40,1000,1000,FPGA_105_17_0,105,17,0,F2A_768,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_1,105,17,1,F2A_769,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_2,105,17,2,F2A_770,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_3,105,17,3,F2A_771,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_4,105,17,4,F2A_772,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_5,105,17,5,F2A_773,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_6,105,17,6,F2A_774,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_7,105,17,7,F2A_775,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_8,105,17,8,F2A_776,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_9,105,17,9,F2A_777,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,200,40,1000,2000,FPGA_105_17_10,105,17,10,F2A_778,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,330,40,1000,3000,FPGA_105_17_11,105,17,11,F2A_779,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,330,40,1000,3000,FPGA_105_17_12,105,17,12,F2A_780,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,330,40,1000,3000,FPGA_105_17_13,105,17,13,F2A_781,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,330,40,1000,3000,FPGA_105_17_14,105,17,14,F2A_782,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_15,105,17,15,F2A_783,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_16,105,17,16,F2A_784,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,720,40,1000,6000,FPGA_105_17_17,105,17,17,F2A_785,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,720,40,1000,6000,FPGA_105_17_18,105,17,18,F2A_786,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,720,40,1000,6000,FPGA_105_17_19,105,17,19,F2A_787,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,720,40,1000,6000,FPGA_105_17_20,105,17,20,F2A_788,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,720,40,1000,6000,FPGA_105_17_21,105,17,21,F2A_789,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,720,40,1000,6000,FPGA_105_17_22,105,17,22,F2A_790,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,720,40,1000,6000,FPGA_105_17_23,105,17,23,F2A_791,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,460,40,1000,4000,FPGA_105_17_24,105,17,24,A2F_792,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,460,40,1000,4000,FPGA_105_17_25,105,17,25,A2F_793,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,460,40,1000,4000,FPGA_105_17_26,105,17,26,A2F_794,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,460,40,1000,4000,FPGA_105_17_27,105,17,27,A2F_795,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,460,40,1000,4000,FPGA_105_17_28,105,17,28,A2F_796,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_29,105,17,29,A2F_797,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_30,105,17,30,A2F_798,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_31,105,17,31,A2F_799,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_32,105,17,32,A2F_800,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_33,105,17,33,A2F_801,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_34,105,17,34,A2F_802,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_35,105,17,35,A2F_803,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_29,Bank_VR_1_29,FAKE,590,40,1000,5000,FPGA_105_17_36,105,17,36,A2F_804,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,980,40,2000,1000,FPGA_105_17_37,105,17,37,A2F_805,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,980,40,2000,1000,FPGA_105_17_38,105,17,38,A2F_806,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_30,Bank_VR_1_30,FAKE,980,40,2000,1000,FPGA_105_17_39,105,17,39,A2F_807,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,70,40,1000,1000,FPGA_105_18_0,105,18,0,F2A_816,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_1,105,18,1,F2A_817,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_2,105,18,2,F2A_818,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_3,105,18,3,F2A_819,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_4,105,18,4,F2A_820,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_5,105,18,5,F2A_821,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_6,105,18,6,F2A_822,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_7,105,18,7,F2A_823,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_8,105,18,8,F2A_824,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_9,105,18,9,F2A_825,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,200,40,1000,2000,FPGA_105_18_10,105,18,10,F2A_826,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,330,40,1000,3000,FPGA_105_18_11,105,18,11,F2A_827,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,330,40,1000,3000,FPGA_105_18_12,105,18,12,F2A_828,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,330,40,1000,3000,FPGA_105_18_13,105,18,13,F2A_829,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,330,40,1000,3000,FPGA_105_18_14,105,18,14,F2A_830,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_15,105,18,15,F2A_831,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_16,105,18,16,F2A_832,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,720,40,1000,6000,FPGA_105_18_17,105,18,17,F2A_833,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,720,40,1000,6000,FPGA_105_18_18,105,18,18,F2A_834,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,720,40,1000,6000,FPGA_105_18_19,105,18,19,F2A_835,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,720,40,1000,6000,FPGA_105_18_20,105,18,20,F2A_836,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,720,40,1000,6000,FPGA_105_18_21,105,18,21,F2A_837,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,720,40,1000,6000,FPGA_105_18_22,105,18,22,F2A_838,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,720,40,1000,6000,FPGA_105_18_23,105,18,23,F2A_839,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,460,40,1000,4000,FPGA_105_18_24,105,18,24,A2F_840,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,460,40,1000,4000,FPGA_105_18_25,105,18,25,A2F_841,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,460,40,1000,4000,FPGA_105_18_26,105,18,26,A2F_842,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,460,40,1000,4000,FPGA_105_18_27,105,18,27,A2F_843,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,460,40,1000,4000,FPGA_105_18_28,105,18,28,A2F_844,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_29,105,18,29,A2F_845,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_30,105,18,30,A2F_846,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_31,105,18,31,A2F_847,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_32,105,18,32,A2F_848,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_33,105,18,33,A2F_849,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_34,105,18,34,A2F_850,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_35,105,18,35,A2F_851,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_31,Bank_VR_1_31,FAKE,590,40,1000,5000,FPGA_105_18_36,105,18,36,A2F_852,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,980,40,2000,1000,FPGA_105_18_37,105,18,37,A2F_853,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,980,40,2000,1000,FPGA_105_18_38,105,18,38,A2F_854,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_32,Bank_VR_1_32,FAKE,980,40,2000,1000,FPGA_105_18_39,105,18,39,A2F_855,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,70,40,1000,1000,FPGA_105_19_0,105,19,0,F2A_864,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_1,105,19,1,F2A_865,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_2,105,19,2,F2A_866,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_3,105,19,3,F2A_867,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_4,105,19,4,F2A_868,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_5,105,19,5,F2A_869,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_6,105,19,6,F2A_870,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_7,105,19,7,F2A_871,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_8,105,19,8,F2A_872,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_9,105,19,9,F2A_873,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,200,40,1000,2000,FPGA_105_19_10,105,19,10,F2A_874,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,330,40,1000,3000,FPGA_105_19_11,105,19,11,F2A_875,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,330,40,1000,3000,FPGA_105_19_12,105,19,12,F2A_876,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,330,40,1000,3000,FPGA_105_19_13,105,19,13,F2A_877,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,330,40,1000,3000,FPGA_105_19_14,105,19,14,F2A_878,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_15,105,19,15,F2A_879,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_16,105,19,16,F2A_880,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,720,40,1000,6000,FPGA_105_19_17,105,19,17,F2A_881,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,720,40,1000,6000,FPGA_105_19_18,105,19,18,F2A_882,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,720,40,1000,6000,FPGA_105_19_19,105,19,19,F2A_883,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,720,40,1000,6000,FPGA_105_19_20,105,19,20,F2A_884,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,720,40,1000,6000,FPGA_105_19_21,105,19,21,F2A_885,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,720,40,1000,6000,FPGA_105_19_22,105,19,22,F2A_886,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,720,40,1000,6000,FPGA_105_19_23,105,19,23,F2A_887,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,460,40,1000,4000,FPGA_105_19_24,105,19,24,A2F_888,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,460,40,1000,4000,FPGA_105_19_25,105,19,25,A2F_889,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,460,40,1000,4000,FPGA_105_19_26,105,19,26,A2F_890,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,460,40,1000,4000,FPGA_105_19_27,105,19,27,A2F_891,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,460,40,1000,4000,FPGA_105_19_28,105,19,28,A2F_892,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_29,105,19,29,A2F_893,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_30,105,19,30,A2F_894,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_31,105,19,31,A2F_895,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_32,105,19,32,A2F_896,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_33,105,19,33,A2F_897,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_34,105,19,34,A2F_898,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_35,105,19,35,A2F_899,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_33,Bank_VR_1_33,FAKE,590,40,1000,5000,FPGA_105_19_36,105,19,36,A2F_900,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,980,40,2000,1000,FPGA_105_19_37,105,19,37,A2F_901,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,980,40,2000,1000,FPGA_105_19_38,105,19,38,A2F_902,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_34,Bank_VR_1_34,FAKE,980,40,2000,1000,FPGA_105_19_39,105,19,39,A2F_903,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,70,40,1000,1000,FPGA_105_20_0,105,20,0,F2A_912,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_1,105,20,1,F2A_913,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_2,105,20,2,F2A_914,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_3,105,20,3,F2A_915,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_4,105,20,4,F2A_916,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_5,105,20,5,F2A_917,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_6,105,20,6,F2A_918,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_7,105,20,7,F2A_919,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_8,105,20,8,F2A_920,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_9,105,20,9,F2A_921,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,200,40,1000,2000,FPGA_105_20_10,105,20,10,F2A_922,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,330,40,1000,3000,FPGA_105_20_11,105,20,11,F2A_923,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,330,40,1000,3000,FPGA_105_20_12,105,20,12,F2A_924,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,330,40,1000,3000,FPGA_105_20_13,105,20,13,F2A_925,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,330,40,1000,3000,FPGA_105_20_14,105,20,14,F2A_926,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_15,105,20,15,F2A_927,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_16,105,20,16,F2A_928,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,720,40,1000,6000,FPGA_105_20_17,105,20,17,F2A_929,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,720,40,1000,6000,FPGA_105_20_18,105,20,18,F2A_930,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,720,40,1000,6000,FPGA_105_20_19,105,20,19,F2A_931,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,720,40,1000,6000,FPGA_105_20_20,105,20,20,F2A_932,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,720,40,1000,6000,FPGA_105_20_21,105,20,21,F2A_933,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,720,40,1000,6000,FPGA_105_20_22,105,20,22,F2A_934,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,720,40,1000,6000,FPGA_105_20_23,105,20,23,F2A_935,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,460,40,1000,4000,FPGA_105_20_24,105,20,24,A2F_936,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,460,40,1000,4000,FPGA_105_20_25,105,20,25,A2F_937,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,460,40,1000,4000,FPGA_105_20_26,105,20,26,A2F_938,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,460,40,1000,4000,FPGA_105_20_27,105,20,27,A2F_939,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,460,40,1000,4000,FPGA_105_20_28,105,20,28,A2F_940,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_29,105,20,29,A2F_941,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_30,105,20,30,A2F_942,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_31,105,20,31,A2F_943,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_32,105,20,32,A2F_944,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_33,105,20,33,A2F_945,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_34,105,20,34,A2F_946,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_35,105,20,35,A2F_947,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_35,Bank_VR_1_35,FAKE,590,40,1000,5000,FPGA_105_20_36,105,20,36,A2F_948,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,980,40,2000,1000,FPGA_105_20_37,105,20,37,A2F_949,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,980,40,2000,1000,FPGA_105_20_38,105,20,38,A2F_950,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_36,Bank_VR_1_36,FAKE,980,40,2000,1000,FPGA_105_20_39,105,20,39,A2F_951,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,70,40,1000,1000,FPGA_105_21_0,105,21,0,F2A_960,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_1,105,21,1,F2A_961,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_2,105,21,2,F2A_962,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_3,105,21,3,F2A_963,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_4,105,21,4,F2A_964,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_5,105,21,5,F2A_965,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_6,105,21,6,F2A_966,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_7,105,21,7,F2A_967,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_8,105,21,8,F2A_968,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_9,105,21,9,F2A_969,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,200,40,1000,2000,FPGA_105_21_10,105,21,10,F2A_970,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,330,40,1000,3000,FPGA_105_21_11,105,21,11,F2A_971,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,330,40,1000,3000,FPGA_105_21_12,105,21,12,F2A_972,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,330,40,1000,3000,FPGA_105_21_13,105,21,13,F2A_973,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,330,40,1000,3000,FPGA_105_21_14,105,21,14,F2A_974,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_15,105,21,15,F2A_975,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_16,105,21,16,F2A_976,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,720,40,1000,6000,FPGA_105_21_17,105,21,17,F2A_977,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,720,40,1000,6000,FPGA_105_21_18,105,21,18,F2A_978,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,720,40,1000,6000,FPGA_105_21_19,105,21,19,F2A_979,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,720,40,1000,6000,FPGA_105_21_20,105,21,20,F2A_980,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,720,40,1000,6000,FPGA_105_21_21,105,21,21,F2A_981,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,720,40,1000,6000,FPGA_105_21_22,105,21,22,F2A_982,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,720,40,1000,6000,FPGA_105_21_23,105,21,23,F2A_983,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,460,40,1000,4000,FPGA_105_21_24,105,21,24,A2F_984,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,460,40,1000,4000,FPGA_105_21_25,105,21,25,A2F_985,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,460,40,1000,4000,FPGA_105_21_26,105,21,26,A2F_986,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,460,40,1000,4000,FPGA_105_21_27,105,21,27,A2F_987,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,460,40,1000,4000,FPGA_105_21_28,105,21,28,A2F_988,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_29,105,21,29,A2F_989,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_30,105,21,30,A2F_990,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_31,105,21,31,A2F_991,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_32,105,21,32,A2F_992,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_33,105,21,33,A2F_993,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_34,105,21,34,A2F_994,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_35,105,21,35,A2F_995,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_37,Bank_VR_1_37,FAKE,590,40,1000,5000,FPGA_105_21_36,105,21,36,A2F_996,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,980,40,2000,1000,FPGA_105_21_37,105,21,37,A2F_997,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,980,40,2000,1000,FPGA_105_21_38,105,21,38,A2F_998,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_38,Bank_VR_1_38,FAKE,980,40,2000,1000,FPGA_105_21_39,105,21,39,A2F_999,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,70,40,1000,1000,FPGA_105_22_0,105,22,0,F2A_1008,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_1,105,22,1,F2A_1009,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_2,105,22,2,F2A_1010,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_3,105,22,3,F2A_1011,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_4,105,22,4,F2A_1012,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_5,105,22,5,F2A_1013,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_6,105,22,6,F2A_1014,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_7,105,22,7,F2A_1015,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_8,105,22,8,F2A_1016,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_9,105,22,9,F2A_1017,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,200,40,1000,2000,FPGA_105_22_10,105,22,10,F2A_1018,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,330,40,1000,3000,FPGA_105_22_11,105,22,11,F2A_1019,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,330,40,1000,3000,FPGA_105_22_12,105,22,12,F2A_1020,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,330,40,1000,3000,FPGA_105_22_13,105,22,13,F2A_1021,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,330,40,1000,3000,FPGA_105_22_14,105,22,14,F2A_1022,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_15,105,22,15,F2A_1023,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_16,105,22,16,F2A_1024,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,720,40,1000,6000,FPGA_105_22_17,105,22,17,F2A_1025,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,720,40,1000,6000,FPGA_105_22_18,105,22,18,F2A_1026,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,720,40,1000,6000,FPGA_105_22_19,105,22,19,F2A_1027,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,720,40,1000,6000,FPGA_105_22_20,105,22,20,F2A_1028,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,720,40,1000,6000,FPGA_105_22_21,105,22,21,F2A_1029,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,720,40,1000,6000,FPGA_105_22_22,105,22,22,F2A_1030,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,720,40,1000,6000,FPGA_105_22_23,105,22,23,F2A_1031,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,460,40,1000,4000,FPGA_105_22_24,105,22,24,A2F_1032,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,460,40,1000,4000,FPGA_105_22_25,105,22,25,A2F_1033,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,460,40,1000,4000,FPGA_105_22_26,105,22,26,A2F_1034,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,460,40,1000,4000,FPGA_105_22_27,105,22,27,A2F_1035,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,460,40,1000,4000,FPGA_105_22_28,105,22,28,A2F_1036,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_29,105,22,29,A2F_1037,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_30,105,22,30,A2F_1038,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_31,105,22,31,A2F_1039,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_32,105,22,32,A2F_1040,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_33,105,22,33,A2F_1041,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_34,105,22,34,A2F_1042,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_35,105,22,35,A2F_1043,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_39,Bank_VR_1_39,FAKE,590,40,1000,5000,FPGA_105_22_36,105,22,36,A2F_1044,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,980,40,2000,1000,FPGA_105_22_37,105,22,37,A2F_1045,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,980,40,2000,1000,FPGA_105_22_38,105,22,38,A2F_1046,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_1_40,Bank_VR_1_40,FAKE,980,40,2000,1000,FPGA_105_22_39,105,22,39,A2F_1047,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_0,105,23,0,F2A_1056,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_1,105,23,1,F2A_1057,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_2,105,23,2,F2A_1058,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_3,105,23,3,F2A_1059,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_4,105,23,4,F2A_1060,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_5,105,23,5,F2A_1061,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_6,105,23,6,F2A_1062,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_7,105,23,7,F2A_1063,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_23_8,105,23,8,F2A_1064,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_23_24,105,23,24,A2F_1080,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_23_25,105,23,25,A2F_1081,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_23_26,105,23,26,A2F_1082,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_23_27,105,23,27,A2F_1083,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_23_28,105,23,28,A2F_1084,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_23_29,105,23,29,A2F_1085,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_23_30,105,23,30,A2F_1086,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_23_31,105,23,31,A2F_1087,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_23_32,105,23,32,A2F_1088,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_23_33,105,23,33,A2F_1089,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_23_34,105,23,34,A2F_1090,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,70,40,1000,1000,FPGA_105_24_0,105,24,0,F2A_1104,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_1,105,24,1,F2A_1105,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_2,105,24,2,F2A_1106,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_3,105,24,3,F2A_1107,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_4,105,24,4,F2A_1108,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_5,105,24,5,F2A_1109,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_6,105,24,6,F2A_1110,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_7,105,24,7,F2A_1111,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_8,105,24,8,F2A_1112,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_9,105,24,9,F2A_1113,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,200,40,1000,2000,FPGA_105_24_10,105,24,10,F2A_1114,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_24_11,105,24,11,F2A_1115,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_24_12,105,24,12,F2A_1116,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_24_13,105,24,13,F2A_1117,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,330,40,1000,3000,FPGA_105_24_14,105,24,14,F2A_1118,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_15,105,24,15,F2A_1119,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_16,105,24,16,F2A_1120,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,720,40,1000,6000,FPGA_105_24_17,105,24,17,F2A_1121,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,720,40,1000,6000,FPGA_105_24_18,105,24,18,F2A_1122,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,720,40,1000,6000,FPGA_105_24_19,105,24,19,F2A_1123,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,720,40,1000,6000,FPGA_105_24_20,105,24,20,F2A_1124,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,720,40,1000,6000,FPGA_105_24_21,105,24,21,F2A_1125,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,720,40,1000,6000,FPGA_105_24_22,105,24,22,F2A_1126,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,720,40,1000,6000,FPGA_105_24_23,105,24,23,F2A_1127,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_24_24,105,24,24,A2F_1128,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_24_25,105,24,25,A2F_1129,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_24_26,105,24,26,A2F_1130,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_24_27,105,24,27,A2F_1131,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,460,40,1000,4000,FPGA_105_24_28,105,24,28,A2F_1132,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_29,105,24,29,A2F_1133,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_30,105,24,30,A2F_1134,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_31,105,24,31,A2F_1135,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_32,105,24,32,A2F_1136,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_33,105,24,33,A2F_1137,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_34,105,24,34,A2F_1138,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_35,105,24,35,A2F_1139,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_1,Bank_VR_2_1,FAKE,590,40,1000,5000,FPGA_105_24_36,105,24,36,A2F_1140,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,980,40,2000,1000,FPGA_105_24_37,105,24,37,A2F_1141,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,980,40,2000,1000,FPGA_105_24_38,105,24,38,A2F_1142,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_2,Bank_VR_2_2,FAKE,980,40,2000,1000,FPGA_105_24_39,105,24,39,A2F_1143,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,70,40,1000,1000,FPGA_105_25_0,105,25,0,F2A_1152,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_1,105,25,1,F2A_1153,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_2,105,25,2,F2A_1154,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_3,105,25,3,F2A_1155,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_4,105,25,4,F2A_1156,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_5,105,25,5,F2A_1157,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_6,105,25,6,F2A_1158,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_7,105,25,7,F2A_1159,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_8,105,25,8,F2A_1160,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_9,105,25,9,F2A_1161,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,200,40,1000,2000,FPGA_105_25_10,105,25,10,F2A_1162,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,330,40,1000,3000,FPGA_105_25_11,105,25,11,F2A_1163,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,330,40,1000,3000,FPGA_105_25_12,105,25,12,F2A_1164,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,330,40,1000,3000,FPGA_105_25_13,105,25,13,F2A_1165,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,330,40,1000,3000,FPGA_105_25_14,105,25,14,F2A_1166,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_15,105,25,15,F2A_1167,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_16,105,25,16,F2A_1168,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,720,40,1000,6000,FPGA_105_25_17,105,25,17,F2A_1169,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,720,40,1000,6000,FPGA_105_25_18,105,25,18,F2A_1170,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,720,40,1000,6000,FPGA_105_25_19,105,25,19,F2A_1171,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,720,40,1000,6000,FPGA_105_25_20,105,25,20,F2A_1172,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,720,40,1000,6000,FPGA_105_25_21,105,25,21,F2A_1173,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,720,40,1000,6000,FPGA_105_25_22,105,25,22,F2A_1174,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,720,40,1000,6000,FPGA_105_25_23,105,25,23,F2A_1175,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,460,40,1000,4000,FPGA_105_25_24,105,25,24,A2F_1176,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,460,40,1000,4000,FPGA_105_25_25,105,25,25,A2F_1177,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,460,40,1000,4000,FPGA_105_25_26,105,25,26,A2F_1178,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,460,40,1000,4000,FPGA_105_25_27,105,25,27,A2F_1179,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,460,40,1000,4000,FPGA_105_25_28,105,25,28,A2F_1180,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_29,105,25,29,A2F_1181,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_30,105,25,30,A2F_1182,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_31,105,25,31,A2F_1183,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_32,105,25,32,A2F_1184,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_33,105,25,33,A2F_1185,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_34,105,25,34,A2F_1186,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_35,105,25,35,A2F_1187,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_3,Bank_VR_2_3,FAKE,590,40,1000,5000,FPGA_105_25_36,105,25,36,A2F_1188,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,980,40,2000,1000,FPGA_105_25_37,105,25,37,A2F_1189,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,980,40,2000,1000,FPGA_105_25_38,105,25,38,A2F_1190,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_4,Bank_VR_2_4,FAKE,980,40,2000,1000,FPGA_105_25_39,105,25,39,A2F_1191,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,70,40,1000,1000,FPGA_105_26_0,105,26,0,F2A_1200,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_1,105,26,1,F2A_1201,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_2,105,26,2,F2A_1202,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_3,105,26,3,F2A_1203,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_4,105,26,4,F2A_1204,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_5,105,26,5,F2A_1205,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_6,105,26,6,F2A_1206,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_7,105,26,7,F2A_1207,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_8,105,26,8,F2A_1208,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_9,105,26,9,F2A_1209,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,200,40,1000,2000,FPGA_105_26_10,105,26,10,F2A_1210,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,330,40,1000,3000,FPGA_105_26_11,105,26,11,F2A_1211,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,330,40,1000,3000,FPGA_105_26_12,105,26,12,F2A_1212,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,330,40,1000,3000,FPGA_105_26_13,105,26,13,F2A_1213,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,330,40,1000,3000,FPGA_105_26_14,105,26,14,F2A_1214,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_15,105,26,15,F2A_1215,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_16,105,26,16,F2A_1216,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,720,40,1000,6000,FPGA_105_26_17,105,26,17,F2A_1217,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,720,40,1000,6000,FPGA_105_26_18,105,26,18,F2A_1218,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,720,40,1000,6000,FPGA_105_26_19,105,26,19,F2A_1219,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,720,40,1000,6000,FPGA_105_26_20,105,26,20,F2A_1220,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,720,40,1000,6000,FPGA_105_26_21,105,26,21,F2A_1221,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,720,40,1000,6000,FPGA_105_26_22,105,26,22,F2A_1222,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,720,40,1000,6000,FPGA_105_26_23,105,26,23,F2A_1223,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,460,40,1000,4000,FPGA_105_26_24,105,26,24,A2F_1224,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,460,40,1000,4000,FPGA_105_26_25,105,26,25,A2F_1225,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,460,40,1000,4000,FPGA_105_26_26,105,26,26,A2F_1226,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,460,40,1000,4000,FPGA_105_26_27,105,26,27,A2F_1227,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,460,40,1000,4000,FPGA_105_26_28,105,26,28,A2F_1228,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_29,105,26,29,A2F_1229,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_30,105,26,30,A2F_1230,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_31,105,26,31,A2F_1231,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_32,105,26,32,A2F_1232,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_33,105,26,33,A2F_1233,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_34,105,26,34,A2F_1234,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_35,105,26,35,A2F_1235,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_5,Bank_VR_2_5,FAKE,590,40,1000,5000,FPGA_105_26_36,105,26,36,A2F_1236,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,980,40,2000,1000,FPGA_105_26_37,105,26,37,A2F_1237,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,980,40,2000,1000,FPGA_105_26_38,105,26,38,A2F_1238,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_6,Bank_VR_2_6,FAKE,980,40,2000,1000,FPGA_105_26_39,105,26,39,A2F_1239,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,70,40,1000,1000,FPGA_105_27_0,105,27,0,F2A_1248,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_1,105,27,1,F2A_1249,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_2,105,27,2,F2A_1250,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_3,105,27,3,F2A_1251,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_4,105,27,4,F2A_1252,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_5,105,27,5,F2A_1253,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_6,105,27,6,F2A_1254,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_7,105,27,7,F2A_1255,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_8,105,27,8,F2A_1256,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_9,105,27,9,F2A_1257,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,200,40,1000,2000,FPGA_105_27_10,105,27,10,F2A_1258,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,330,40,1000,3000,FPGA_105_27_11,105,27,11,F2A_1259,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,330,40,1000,3000,FPGA_105_27_12,105,27,12,F2A_1260,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,330,40,1000,3000,FPGA_105_27_13,105,27,13,F2A_1261,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,330,40,1000,3000,FPGA_105_27_14,105,27,14,F2A_1262,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_15,105,27,15,F2A_1263,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_16,105,27,16,F2A_1264,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,720,40,1000,6000,FPGA_105_27_17,105,27,17,F2A_1265,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,720,40,1000,6000,FPGA_105_27_18,105,27,18,F2A_1266,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,720,40,1000,6000,FPGA_105_27_19,105,27,19,F2A_1267,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,720,40,1000,6000,FPGA_105_27_20,105,27,20,F2A_1268,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,720,40,1000,6000,FPGA_105_27_21,105,27,21,F2A_1269,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,720,40,1000,6000,FPGA_105_27_22,105,27,22,F2A_1270,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,720,40,1000,6000,FPGA_105_27_23,105,27,23,F2A_1271,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,460,40,1000,4000,FPGA_105_27_24,105,27,24,A2F_1272,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,460,40,1000,4000,FPGA_105_27_25,105,27,25,A2F_1273,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,460,40,1000,4000,FPGA_105_27_26,105,27,26,A2F_1274,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,460,40,1000,4000,FPGA_105_27_27,105,27,27,A2F_1275,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,460,40,1000,4000,FPGA_105_27_28,105,27,28,A2F_1276,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_29,105,27,29,A2F_1277,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_30,105,27,30,A2F_1278,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_31,105,27,31,A2F_1279,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_32,105,27,32,A2F_1280,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_33,105,27,33,A2F_1281,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_34,105,27,34,A2F_1282,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_35,105,27,35,A2F_1283,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_7,Bank_VR_2_7,FAKE,590,40,1000,5000,FPGA_105_27_36,105,27,36,A2F_1284,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,980,40,2000,1000,FPGA_105_27_37,105,27,37,A2F_1285,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,980,40,2000,1000,FPGA_105_27_38,105,27,38,A2F_1286,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_8,Bank_VR_2_8,FAKE,980,40,2000,1000,FPGA_105_27_39,105,27,39,A2F_1287,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,70,40,1000,1000,FPGA_105_28_0,105,28,0,F2A_1296,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_1,105,28,1,F2A_1297,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_2,105,28,2,F2A_1298,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_3,105,28,3,F2A_1299,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_4,105,28,4,F2A_1300,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_5,105,28,5,F2A_1301,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_6,105,28,6,F2A_1302,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_7,105,28,7,F2A_1303,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_8,105,28,8,F2A_1304,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_9,105,28,9,F2A_1305,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,200,40,1000,2000,FPGA_105_28_10,105,28,10,F2A_1306,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,330,40,1000,3000,FPGA_105_28_11,105,28,11,F2A_1307,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,330,40,1000,3000,FPGA_105_28_12,105,28,12,F2A_1308,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,330,40,1000,3000,FPGA_105_28_13,105,28,13,F2A_1309,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,330,40,1000,3000,FPGA_105_28_14,105,28,14,F2A_1310,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_15,105,28,15,F2A_1311,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_16,105,28,16,F2A_1312,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,720,40,1000,6000,FPGA_105_28_17,105,28,17,F2A_1313,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,720,40,1000,6000,FPGA_105_28_18,105,28,18,F2A_1314,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,720,40,1000,6000,FPGA_105_28_19,105,28,19,F2A_1315,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,720,40,1000,6000,FPGA_105_28_20,105,28,20,F2A_1316,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,720,40,1000,6000,FPGA_105_28_21,105,28,21,F2A_1317,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,720,40,1000,6000,FPGA_105_28_22,105,28,22,F2A_1318,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,720,40,1000,6000,FPGA_105_28_23,105,28,23,F2A_1319,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,460,40,1000,4000,FPGA_105_28_24,105,28,24,A2F_1320,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,460,40,1000,4000,FPGA_105_28_25,105,28,25,A2F_1321,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,460,40,1000,4000,FPGA_105_28_26,105,28,26,A2F_1322,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,460,40,1000,4000,FPGA_105_28_27,105,28,27,A2F_1323,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,460,40,1000,4000,FPGA_105_28_28,105,28,28,A2F_1324,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_29,105,28,29,A2F_1325,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_30,105,28,30,A2F_1326,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_31,105,28,31,A2F_1327,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_32,105,28,32,A2F_1328,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_33,105,28,33,A2F_1329,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_34,105,28,34,A2F_1330,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_35,105,28,35,A2F_1331,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_9,Bank_VR_2_9,FAKE,590,40,1000,5000,FPGA_105_28_36,105,28,36,A2F_1332,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,980,40,2000,1000,FPGA_105_28_37,105,28,37,A2F_1333,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,980,40,2000,1000,FPGA_105_28_38,105,28,38,A2F_1334,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_10,Bank_VR_2_10,FAKE,980,40,2000,1000,FPGA_105_28_39,105,28,39,A2F_1335,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,70,40,1000,1000,FPGA_105_29_0,105,29,0,F2A_1344,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_1,105,29,1,F2A_1345,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_2,105,29,2,F2A_1346,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_3,105,29,3,F2A_1347,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_4,105,29,4,F2A_1348,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_5,105,29,5,F2A_1349,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_6,105,29,6,F2A_1350,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_7,105,29,7,F2A_1351,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_8,105,29,8,F2A_1352,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_9,105,29,9,F2A_1353,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,200,40,1000,2000,FPGA_105_29_10,105,29,10,F2A_1354,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,330,40,1000,3000,FPGA_105_29_11,105,29,11,F2A_1355,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,330,40,1000,3000,FPGA_105_29_12,105,29,12,F2A_1356,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,330,40,1000,3000,FPGA_105_29_13,105,29,13,F2A_1357,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,330,40,1000,3000,FPGA_105_29_14,105,29,14,F2A_1358,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_15,105,29,15,F2A_1359,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_16,105,29,16,F2A_1360,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,720,40,1000,6000,FPGA_105_29_17,105,29,17,F2A_1361,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,720,40,1000,6000,FPGA_105_29_18,105,29,18,F2A_1362,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,720,40,1000,6000,FPGA_105_29_19,105,29,19,F2A_1363,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,720,40,1000,6000,FPGA_105_29_20,105,29,20,F2A_1364,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,720,40,1000,6000,FPGA_105_29_21,105,29,21,F2A_1365,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,720,40,1000,6000,FPGA_105_29_22,105,29,22,F2A_1366,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,720,40,1000,6000,FPGA_105_29_23,105,29,23,F2A_1367,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,460,40,1000,4000,FPGA_105_29_24,105,29,24,A2F_1368,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,460,40,1000,4000,FPGA_105_29_25,105,29,25,A2F_1369,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,460,40,1000,4000,FPGA_105_29_26,105,29,26,A2F_1370,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,460,40,1000,4000,FPGA_105_29_27,105,29,27,A2F_1371,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,460,40,1000,4000,FPGA_105_29_28,105,29,28,A2F_1372,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_29,105,29,29,A2F_1373,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_30,105,29,30,A2F_1374,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_31,105,29,31,A2F_1375,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_32,105,29,32,A2F_1376,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_33,105,29,33,A2F_1377,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_34,105,29,34,A2F_1378,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_35,105,29,35,A2F_1379,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_11,Bank_VR_2_11,FAKE,590,40,1000,5000,FPGA_105_29_36,105,29,36,A2F_1380,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,980,40,2000,1000,FPGA_105_29_37,105,29,37,A2F_1381,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,980,40,2000,1000,FPGA_105_29_38,105,29,38,A2F_1382,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_12,Bank_VR_2_12,FAKE,980,40,2000,1000,FPGA_105_29_39,105,29,39,A2F_1383,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,70,40,1000,1000,FPGA_105_30_0,105,30,0,F2A_1392,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_1,105,30,1,F2A_1393,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_2,105,30,2,F2A_1394,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_3,105,30,3,F2A_1395,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_4,105,30,4,F2A_1396,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_5,105,30,5,F2A_1397,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_6,105,30,6,F2A_1398,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_7,105,30,7,F2A_1399,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_8,105,30,8,F2A_1400,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_9,105,30,9,F2A_1401,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,200,40,1000,2000,FPGA_105_30_10,105,30,10,F2A_1402,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,330,40,1000,3000,FPGA_105_30_11,105,30,11,F2A_1403,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,330,40,1000,3000,FPGA_105_30_12,105,30,12,F2A_1404,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,330,40,1000,3000,FPGA_105_30_13,105,30,13,F2A_1405,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,330,40,1000,3000,FPGA_105_30_14,105,30,14,F2A_1406,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_15,105,30,15,F2A_1407,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_16,105,30,16,F2A_1408,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,720,40,1000,6000,FPGA_105_30_17,105,30,17,F2A_1409,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,720,40,1000,6000,FPGA_105_30_18,105,30,18,F2A_1410,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,720,40,1000,6000,FPGA_105_30_19,105,30,19,F2A_1411,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,720,40,1000,6000,FPGA_105_30_20,105,30,20,F2A_1412,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,720,40,1000,6000,FPGA_105_30_21,105,30,21,F2A_1413,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,720,40,1000,6000,FPGA_105_30_22,105,30,22,F2A_1414,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,720,40,1000,6000,FPGA_105_30_23,105,30,23,F2A_1415,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,460,40,1000,4000,FPGA_105_30_24,105,30,24,A2F_1416,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,460,40,1000,4000,FPGA_105_30_25,105,30,25,A2F_1417,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,460,40,1000,4000,FPGA_105_30_26,105,30,26,A2F_1418,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,460,40,1000,4000,FPGA_105_30_27,105,30,27,A2F_1419,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,460,40,1000,4000,FPGA_105_30_28,105,30,28,A2F_1420,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_29,105,30,29,A2F_1421,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_30,105,30,30,A2F_1422,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_31,105,30,31,A2F_1423,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_32,105,30,32,A2F_1424,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_33,105,30,33,A2F_1425,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_34,105,30,34,A2F_1426,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_35,105,30,35,A2F_1427,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_13,Bank_VR_2_13,FAKE,590,40,1000,5000,FPGA_105_30_36,105,30,36,A2F_1428,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,980,40,2000,1000,FPGA_105_30_37,105,30,37,A2F_1429,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,980,40,2000,1000,FPGA_105_30_38,105,30,38,A2F_1430,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_14,Bank_VR_2_14,FAKE,980,40,2000,1000,FPGA_105_30_39,105,30,39,A2F_1431,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,70,40,1000,1000,FPGA_105_31_0,105,31,0,F2A_1440,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_1,105,31,1,F2A_1441,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_2,105,31,2,F2A_1442,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_3,105,31,3,F2A_1443,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_4,105,31,4,F2A_1444,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_5,105,31,5,F2A_1445,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_6,105,31,6,F2A_1446,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_7,105,31,7,F2A_1447,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_8,105,31,8,F2A_1448,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_9,105,31,9,F2A_1449,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,200,40,1000,2000,FPGA_105_31_10,105,31,10,F2A_1450,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,330,40,1000,3000,FPGA_105_31_11,105,31,11,F2A_1451,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,330,40,1000,3000,FPGA_105_31_12,105,31,12,F2A_1452,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,330,40,1000,3000,FPGA_105_31_13,105,31,13,F2A_1453,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,330,40,1000,3000,FPGA_105_31_14,105,31,14,F2A_1454,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_15,105,31,15,F2A_1455,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_16,105,31,16,F2A_1456,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,720,40,1000,6000,FPGA_105_31_17,105,31,17,F2A_1457,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,720,40,1000,6000,FPGA_105_31_18,105,31,18,F2A_1458,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,720,40,1000,6000,FPGA_105_31_19,105,31,19,F2A_1459,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,720,40,1000,6000,FPGA_105_31_20,105,31,20,F2A_1460,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,720,40,1000,6000,FPGA_105_31_21,105,31,21,F2A_1461,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,720,40,1000,6000,FPGA_105_31_22,105,31,22,F2A_1462,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,720,40,1000,6000,FPGA_105_31_23,105,31,23,F2A_1463,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,460,40,1000,4000,FPGA_105_31_24,105,31,24,A2F_1464,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,460,40,1000,4000,FPGA_105_31_25,105,31,25,A2F_1465,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,460,40,1000,4000,FPGA_105_31_26,105,31,26,A2F_1466,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,460,40,1000,4000,FPGA_105_31_27,105,31,27,A2F_1467,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,460,40,1000,4000,FPGA_105_31_28,105,31,28,A2F_1468,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_29,105,31,29,A2F_1469,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_30,105,31,30,A2F_1470,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_31,105,31,31,A2F_1471,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_32,105,31,32,A2F_1472,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_33,105,31,33,A2F_1473,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_34,105,31,34,A2F_1474,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_35,105,31,35,A2F_1475,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_15,Bank_VR_2_15,FAKE,590,40,1000,5000,FPGA_105_31_36,105,31,36,A2F_1476,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,980,40,2000,1000,FPGA_105_31_37,105,31,37,A2F_1477,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,980,40,2000,1000,FPGA_105_31_38,105,31,38,A2F_1478,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_16,Bank_VR_2_16,FAKE,980,40,2000,1000,FPGA_105_31_39,105,31,39,A2F_1479,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,70,40,1000,1000,FPGA_105_32_0,105,32,0,F2A_1488,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_1,105,32,1,F2A_1489,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_2,105,32,2,F2A_1490,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_3,105,32,3,F2A_1491,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_4,105,32,4,F2A_1492,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_5,105,32,5,F2A_1493,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_6,105,32,6,F2A_1494,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_7,105,32,7,F2A_1495,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_8,105,32,8,F2A_1496,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_9,105,32,9,F2A_1497,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,200,40,1000,2000,FPGA_105_32_10,105,32,10,F2A_1498,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,330,40,1000,3000,FPGA_105_32_11,105,32,11,F2A_1499,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,330,40,1000,3000,FPGA_105_32_12,105,32,12,F2A_1500,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,330,40,1000,3000,FPGA_105_32_13,105,32,13,F2A_1501,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,330,40,1000,3000,FPGA_105_32_14,105,32,14,F2A_1502,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_15,105,32,15,F2A_1503,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_16,105,32,16,F2A_1504,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,720,40,1000,6000,FPGA_105_32_17,105,32,17,F2A_1505,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,720,40,1000,6000,FPGA_105_32_18,105,32,18,F2A_1506,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,720,40,1000,6000,FPGA_105_32_19,105,32,19,F2A_1507,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,720,40,1000,6000,FPGA_105_32_20,105,32,20,F2A_1508,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,720,40,1000,6000,FPGA_105_32_21,105,32,21,F2A_1509,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,720,40,1000,6000,FPGA_105_32_22,105,32,22,F2A_1510,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,720,40,1000,6000,FPGA_105_32_23,105,32,23,F2A_1511,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,460,40,1000,4000,FPGA_105_32_24,105,32,24,A2F_1512,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,460,40,1000,4000,FPGA_105_32_25,105,32,25,A2F_1513,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,460,40,1000,4000,FPGA_105_32_26,105,32,26,A2F_1514,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,460,40,1000,4000,FPGA_105_32_27,105,32,27,A2F_1515,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,460,40,1000,4000,FPGA_105_32_28,105,32,28,A2F_1516,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_29,105,32,29,A2F_1517,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_30,105,32,30,A2F_1518,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_31,105,32,31,A2F_1519,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_32,105,32,32,A2F_1520,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_33,105,32,33,A2F_1521,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_34,105,32,34,A2F_1522,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_35,105,32,35,A2F_1523,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_17,Bank_VR_2_17,FAKE,590,40,1000,5000,FPGA_105_32_36,105,32,36,A2F_1524,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,980,40,2000,1000,FPGA_105_32_37,105,32,37,A2F_1525,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,980,40,2000,1000,FPGA_105_32_38,105,32,38,A2F_1526,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_18,Bank_VR_2_18,FAKE,980,40,2000,1000,FPGA_105_32_39,105,32,39,A2F_1527,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,70,40,1000,1000,FPGA_105_33_0,105,33,0,F2A_1536,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_1,105,33,1,F2A_1537,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_2,105,33,2,F2A_1538,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_3,105,33,3,F2A_1539,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_4,105,33,4,F2A_1540,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_5,105,33,5,F2A_1541,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_6,105,33,6,F2A_1542,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_7,105,33,7,F2A_1543,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_8,105,33,8,F2A_1544,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_9,105,33,9,F2A_1545,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,200,40,1000,2000,FPGA_105_33_10,105,33,10,F2A_1546,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,330,40,1000,3000,FPGA_105_33_11,105,33,11,F2A_1547,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,330,40,1000,3000,FPGA_105_33_12,105,33,12,F2A_1548,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,330,40,1000,3000,FPGA_105_33_13,105,33,13,F2A_1549,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,330,40,1000,3000,FPGA_105_33_14,105,33,14,F2A_1550,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_15,105,33,15,F2A_1551,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_16,105,33,16,F2A_1552,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,720,40,1000,6000,FPGA_105_33_17,105,33,17,F2A_1553,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,720,40,1000,6000,FPGA_105_33_18,105,33,18,F2A_1554,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,720,40,1000,6000,FPGA_105_33_19,105,33,19,F2A_1555,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,720,40,1000,6000,FPGA_105_33_20,105,33,20,F2A_1556,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,720,40,1000,6000,FPGA_105_33_21,105,33,21,F2A_1557,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,720,40,1000,6000,FPGA_105_33_22,105,33,22,F2A_1558,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,720,40,1000,6000,FPGA_105_33_23,105,33,23,F2A_1559,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,460,40,1000,4000,FPGA_105_33_24,105,33,24,A2F_1560,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,460,40,1000,4000,FPGA_105_33_25,105,33,25,A2F_1561,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,460,40,1000,4000,FPGA_105_33_26,105,33,26,A2F_1562,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,460,40,1000,4000,FPGA_105_33_27,105,33,27,A2F_1563,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,460,40,1000,4000,FPGA_105_33_28,105,33,28,A2F_1564,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_29,105,33,29,A2F_1565,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_30,105,33,30,A2F_1566,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_31,105,33,31,A2F_1567,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_32,105,33,32,A2F_1568,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_33,105,33,33,A2F_1569,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_34,105,33,34,A2F_1570,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_35,105,33,35,A2F_1571,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_19,Bank_VR_2_19,FAKE,590,40,1000,5000,FPGA_105_33_36,105,33,36,A2F_1572,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,980,40,2000,1000,FPGA_105_33_37,105,33,37,A2F_1573,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,980,40,2000,1000,FPGA_105_33_38,105,33,38,A2F_1574,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_20,Bank_VR_2_20,FAKE,980,40,2000,1000,FPGA_105_33_39,105,33,39,A2F_1575,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_0,105,34,0,F2A_1584,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_1,105,34,1,F2A_1585,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_2,105,34,2,F2A_1586,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_3,105,34,3,F2A_1587,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_4,105,34,4,F2A_1588,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_5,105,34,5,F2A_1589,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_6,105,34,6,F2A_1590,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_7,105,34,7,F2A_1591,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_34_8,105,34,8,F2A_1592,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_34_24,105,34,24,A2F_1608,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_34_25,105,34,25,A2F_1609,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_34_26,105,34,26,A2F_1610,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_34_27,105,34,27,A2F_1611,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_34_28,105,34,28,A2F_1612,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_34_29,105,34,29,A2F_1613,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_34_30,105,34,30,A2F_1614,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_34_31,105,34,31,A2F_1615,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_34_32,105,34,32,A2F_1616,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_34_33,105,34,33,A2F_1617,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_34_34,105,34,34,A2F_1618,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,70,40,1000,1000,FPGA_105_35_0,105,35,0,F2A_1632,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_1,105,35,1,F2A_1633,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_2,105,35,2,F2A_1634,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_3,105,35,3,F2A_1635,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_4,105,35,4,F2A_1636,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_5,105,35,5,F2A_1637,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_6,105,35,6,F2A_1638,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_7,105,35,7,F2A_1639,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_8,105,35,8,F2A_1640,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_9,105,35,9,F2A_1641,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,200,40,1000,2000,FPGA_105_35_10,105,35,10,F2A_1642,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_35_11,105,35,11,F2A_1643,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_35_12,105,35,12,F2A_1644,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_35_13,105,35,13,F2A_1645,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,330,40,1000,3000,FPGA_105_35_14,105,35,14,F2A_1646,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_15,105,35,15,F2A_1647,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_16,105,35,16,F2A_1648,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,720,40,1000,6000,FPGA_105_35_17,105,35,17,F2A_1649,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,720,40,1000,6000,FPGA_105_35_18,105,35,18,F2A_1650,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,720,40,1000,6000,FPGA_105_35_19,105,35,19,F2A_1651,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,720,40,1000,6000,FPGA_105_35_20,105,35,20,F2A_1652,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,720,40,1000,6000,FPGA_105_35_21,105,35,21,F2A_1653,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,720,40,1000,6000,FPGA_105_35_22,105,35,22,F2A_1654,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,720,40,1000,6000,FPGA_105_35_23,105,35,23,F2A_1655,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_35_24,105,35,24,A2F_1656,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_35_25,105,35,25,A2F_1657,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_35_26,105,35,26,A2F_1658,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_35_27,105,35,27,A2F_1659,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,460,40,1000,4000,FPGA_105_35_28,105,35,28,A2F_1660,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_29,105,35,29,A2F_1661,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_30,105,35,30,A2F_1662,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_31,105,35,31,A2F_1663,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_32,105,35,32,A2F_1664,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_33,105,35,33,A2F_1665,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_34,105,35,34,A2F_1666,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_35,105,35,35,A2F_1667,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_21,Bank_VR_2_21,FAKE,590,40,1000,5000,FPGA_105_35_36,105,35,36,A2F_1668,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,980,40,2000,1000,FPGA_105_35_37,105,35,37,A2F_1669,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,980,40,2000,1000,FPGA_105_35_38,105,35,38,A2F_1670,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_22,Bank_VR_2_22,FAKE,980,40,2000,1000,FPGA_105_35_39,105,35,39,A2F_1671,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,70,40,1000,1000,FPGA_105_36_0,105,36,0,F2A_1680,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_1,105,36,1,F2A_1681,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_2,105,36,2,F2A_1682,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_3,105,36,3,F2A_1683,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_4,105,36,4,F2A_1684,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_5,105,36,5,F2A_1685,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_6,105,36,6,F2A_1686,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_7,105,36,7,F2A_1687,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_8,105,36,8,F2A_1688,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_9,105,36,9,F2A_1689,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,200,40,1000,2000,FPGA_105_36_10,105,36,10,F2A_1690,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,330,40,1000,3000,FPGA_105_36_11,105,36,11,F2A_1691,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,330,40,1000,3000,FPGA_105_36_12,105,36,12,F2A_1692,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,330,40,1000,3000,FPGA_105_36_13,105,36,13,F2A_1693,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,330,40,1000,3000,FPGA_105_36_14,105,36,14,F2A_1694,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_15,105,36,15,F2A_1695,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_16,105,36,16,F2A_1696,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,720,40,1000,6000,FPGA_105_36_17,105,36,17,F2A_1697,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,720,40,1000,6000,FPGA_105_36_18,105,36,18,F2A_1698,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,720,40,1000,6000,FPGA_105_36_19,105,36,19,F2A_1699,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,720,40,1000,6000,FPGA_105_36_20,105,36,20,F2A_1700,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,720,40,1000,6000,FPGA_105_36_21,105,36,21,F2A_1701,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,720,40,1000,6000,FPGA_105_36_22,105,36,22,F2A_1702,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,720,40,1000,6000,FPGA_105_36_23,105,36,23,F2A_1703,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,460,40,1000,4000,FPGA_105_36_24,105,36,24,A2F_1704,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,460,40,1000,4000,FPGA_105_36_25,105,36,25,A2F_1705,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,460,40,1000,4000,FPGA_105_36_26,105,36,26,A2F_1706,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,460,40,1000,4000,FPGA_105_36_27,105,36,27,A2F_1707,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,460,40,1000,4000,FPGA_105_36_28,105,36,28,A2F_1708,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_29,105,36,29,A2F_1709,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_30,105,36,30,A2F_1710,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_31,105,36,31,A2F_1711,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_32,105,36,32,A2F_1712,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_33,105,36,33,A2F_1713,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_34,105,36,34,A2F_1714,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_35,105,36,35,A2F_1715,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_23,Bank_VR_2_23,FAKE,590,40,1000,5000,FPGA_105_36_36,105,36,36,A2F_1716,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,980,40,2000,1000,FPGA_105_36_37,105,36,37,A2F_1717,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,980,40,2000,1000,FPGA_105_36_38,105,36,38,A2F_1718,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_24,Bank_VR_2_24,FAKE,980,40,2000,1000,FPGA_105_36_39,105,36,39,A2F_1719,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,70,40,1000,1000,FPGA_105_37_0,105,37,0,F2A_1728,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_1,105,37,1,F2A_1729,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_2,105,37,2,F2A_1730,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_3,105,37,3,F2A_1731,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_4,105,37,4,F2A_1732,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_5,105,37,5,F2A_1733,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_6,105,37,6,F2A_1734,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_7,105,37,7,F2A_1735,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_8,105,37,8,F2A_1736,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_9,105,37,9,F2A_1737,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,200,40,1000,2000,FPGA_105_37_10,105,37,10,F2A_1738,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,330,40,1000,3000,FPGA_105_37_11,105,37,11,F2A_1739,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,330,40,1000,3000,FPGA_105_37_12,105,37,12,F2A_1740,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,330,40,1000,3000,FPGA_105_37_13,105,37,13,F2A_1741,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,330,40,1000,3000,FPGA_105_37_14,105,37,14,F2A_1742,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_15,105,37,15,F2A_1743,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_16,105,37,16,F2A_1744,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,720,40,1000,6000,FPGA_105_37_17,105,37,17,F2A_1745,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,720,40,1000,6000,FPGA_105_37_18,105,37,18,F2A_1746,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,720,40,1000,6000,FPGA_105_37_19,105,37,19,F2A_1747,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,720,40,1000,6000,FPGA_105_37_20,105,37,20,F2A_1748,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,720,40,1000,6000,FPGA_105_37_21,105,37,21,F2A_1749,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,720,40,1000,6000,FPGA_105_37_22,105,37,22,F2A_1750,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,720,40,1000,6000,FPGA_105_37_23,105,37,23,F2A_1751,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,460,40,1000,4000,FPGA_105_37_24,105,37,24,A2F_1752,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,460,40,1000,4000,FPGA_105_37_25,105,37,25,A2F_1753,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,460,40,1000,4000,FPGA_105_37_26,105,37,26,A2F_1754,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,460,40,1000,4000,FPGA_105_37_27,105,37,27,A2F_1755,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,460,40,1000,4000,FPGA_105_37_28,105,37,28,A2F_1756,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_29,105,37,29,A2F_1757,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_30,105,37,30,A2F_1758,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_31,105,37,31,A2F_1759,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_32,105,37,32,A2F_1760,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_33,105,37,33,A2F_1761,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_34,105,37,34,A2F_1762,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_35,105,37,35,A2F_1763,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_25,Bank_VR_2_25,FAKE,590,40,1000,5000,FPGA_105_37_36,105,37,36,A2F_1764,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,980,40,2000,1000,FPGA_105_37_37,105,37,37,A2F_1765,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,980,40,2000,1000,FPGA_105_37_38,105,37,38,A2F_1766,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_26,Bank_VR_2_26,FAKE,980,40,2000,1000,FPGA_105_37_39,105,37,39,A2F_1767,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,70,40,1000,1000,FPGA_105_38_0,105,38,0,F2A_1776,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_1,105,38,1,F2A_1777,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_2,105,38,2,F2A_1778,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_3,105,38,3,F2A_1779,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_4,105,38,4,F2A_1780,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_5,105,38,5,F2A_1781,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_6,105,38,6,F2A_1782,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_7,105,38,7,F2A_1783,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_8,105,38,8,F2A_1784,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_9,105,38,9,F2A_1785,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,200,40,1000,2000,FPGA_105_38_10,105,38,10,F2A_1786,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,330,40,1000,3000,FPGA_105_38_11,105,38,11,F2A_1787,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,330,40,1000,3000,FPGA_105_38_12,105,38,12,F2A_1788,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,330,40,1000,3000,FPGA_105_38_13,105,38,13,F2A_1789,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,330,40,1000,3000,FPGA_105_38_14,105,38,14,F2A_1790,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_15,105,38,15,F2A_1791,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_16,105,38,16,F2A_1792,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,720,40,1000,6000,FPGA_105_38_17,105,38,17,F2A_1793,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,720,40,1000,6000,FPGA_105_38_18,105,38,18,F2A_1794,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,720,40,1000,6000,FPGA_105_38_19,105,38,19,F2A_1795,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,720,40,1000,6000,FPGA_105_38_20,105,38,20,F2A_1796,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,720,40,1000,6000,FPGA_105_38_21,105,38,21,F2A_1797,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,720,40,1000,6000,FPGA_105_38_22,105,38,22,F2A_1798,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,720,40,1000,6000,FPGA_105_38_23,105,38,23,F2A_1799,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,460,40,1000,4000,FPGA_105_38_24,105,38,24,A2F_1800,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,460,40,1000,4000,FPGA_105_38_25,105,38,25,A2F_1801,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,460,40,1000,4000,FPGA_105_38_26,105,38,26,A2F_1802,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,460,40,1000,4000,FPGA_105_38_27,105,38,27,A2F_1803,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,460,40,1000,4000,FPGA_105_38_28,105,38,28,A2F_1804,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_29,105,38,29,A2F_1805,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_30,105,38,30,A2F_1806,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_31,105,38,31,A2F_1807,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_32,105,38,32,A2F_1808,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_33,105,38,33,A2F_1809,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_34,105,38,34,A2F_1810,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_35,105,38,35,A2F_1811,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_27,Bank_VR_2_27,FAKE,590,40,1000,5000,FPGA_105_38_36,105,38,36,A2F_1812,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,980,40,2000,1000,FPGA_105_38_37,105,38,37,A2F_1813,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,980,40,2000,1000,FPGA_105_38_38,105,38,38,A2F_1814,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_28,Bank_VR_2_28,FAKE,980,40,2000,1000,FPGA_105_38_39,105,38,39,A2F_1815,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,70,40,1000,1000,FPGA_105_39_0,105,39,0,F2A_1824,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_1,105,39,1,F2A_1825,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_2,105,39,2,F2A_1826,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_3,105,39,3,F2A_1827,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_4,105,39,4,F2A_1828,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_5,105,39,5,F2A_1829,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_6,105,39,6,F2A_1830,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_7,105,39,7,F2A_1831,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_8,105,39,8,F2A_1832,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_9,105,39,9,F2A_1833,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,200,40,1000,2000,FPGA_105_39_10,105,39,10,F2A_1834,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,330,40,1000,3000,FPGA_105_39_11,105,39,11,F2A_1835,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,330,40,1000,3000,FPGA_105_39_12,105,39,12,F2A_1836,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,330,40,1000,3000,FPGA_105_39_13,105,39,13,F2A_1837,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,330,40,1000,3000,FPGA_105_39_14,105,39,14,F2A_1838,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_15,105,39,15,F2A_1839,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_16,105,39,16,F2A_1840,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,720,40,1000,6000,FPGA_105_39_17,105,39,17,F2A_1841,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,720,40,1000,6000,FPGA_105_39_18,105,39,18,F2A_1842,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,720,40,1000,6000,FPGA_105_39_19,105,39,19,F2A_1843,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,720,40,1000,6000,FPGA_105_39_20,105,39,20,F2A_1844,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,720,40,1000,6000,FPGA_105_39_21,105,39,21,F2A_1845,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,720,40,1000,6000,FPGA_105_39_22,105,39,22,F2A_1846,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,720,40,1000,6000,FPGA_105_39_23,105,39,23,F2A_1847,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,460,40,1000,4000,FPGA_105_39_24,105,39,24,A2F_1848,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,460,40,1000,4000,FPGA_105_39_25,105,39,25,A2F_1849,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,460,40,1000,4000,FPGA_105_39_26,105,39,26,A2F_1850,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,460,40,1000,4000,FPGA_105_39_27,105,39,27,A2F_1851,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,460,40,1000,4000,FPGA_105_39_28,105,39,28,A2F_1852,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_29,105,39,29,A2F_1853,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_30,105,39,30,A2F_1854,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_31,105,39,31,A2F_1855,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_32,105,39,32,A2F_1856,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_33,105,39,33,A2F_1857,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_34,105,39,34,A2F_1858,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_35,105,39,35,A2F_1859,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_29,Bank_VR_2_29,FAKE,590,40,1000,5000,FPGA_105_39_36,105,39,36,A2F_1860,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,980,40,2000,1000,FPGA_105_39_37,105,39,37,A2F_1861,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,980,40,2000,1000,FPGA_105_39_38,105,39,38,A2F_1862,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_30,Bank_VR_2_30,FAKE,980,40,2000,1000,FPGA_105_39_39,105,39,39,A2F_1863,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,70,40,1000,1000,FPGA_105_40_0,105,40,0,F2A_1872,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_1,105,40,1,F2A_1873,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_2,105,40,2,F2A_1874,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_3,105,40,3,F2A_1875,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_4,105,40,4,F2A_1876,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_5,105,40,5,F2A_1877,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_6,105,40,6,F2A_1878,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_7,105,40,7,F2A_1879,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_8,105,40,8,F2A_1880,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_9,105,40,9,F2A_1881,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,200,40,1000,2000,FPGA_105_40_10,105,40,10,F2A_1882,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,330,40,1000,3000,FPGA_105_40_11,105,40,11,F2A_1883,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,330,40,1000,3000,FPGA_105_40_12,105,40,12,F2A_1884,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,330,40,1000,3000,FPGA_105_40_13,105,40,13,F2A_1885,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,330,40,1000,3000,FPGA_105_40_14,105,40,14,F2A_1886,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_15,105,40,15,F2A_1887,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_16,105,40,16,F2A_1888,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,720,40,1000,6000,FPGA_105_40_17,105,40,17,F2A_1889,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,720,40,1000,6000,FPGA_105_40_18,105,40,18,F2A_1890,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,720,40,1000,6000,FPGA_105_40_19,105,40,19,F2A_1891,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,720,40,1000,6000,FPGA_105_40_20,105,40,20,F2A_1892,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,720,40,1000,6000,FPGA_105_40_21,105,40,21,F2A_1893,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,720,40,1000,6000,FPGA_105_40_22,105,40,22,F2A_1894,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,720,40,1000,6000,FPGA_105_40_23,105,40,23,F2A_1895,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,460,40,1000,4000,FPGA_105_40_24,105,40,24,A2F_1896,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,460,40,1000,4000,FPGA_105_40_25,105,40,25,A2F_1897,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,460,40,1000,4000,FPGA_105_40_26,105,40,26,A2F_1898,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,460,40,1000,4000,FPGA_105_40_27,105,40,27,A2F_1899,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,460,40,1000,4000,FPGA_105_40_28,105,40,28,A2F_1900,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_29,105,40,29,A2F_1901,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_30,105,40,30,A2F_1902,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_31,105,40,31,A2F_1903,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_32,105,40,32,A2F_1904,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_33,105,40,33,A2F_1905,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_34,105,40,34,A2F_1906,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_35,105,40,35,A2F_1907,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_31,Bank_VR_2_31,FAKE,590,40,1000,5000,FPGA_105_40_36,105,40,36,A2F_1908,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,980,40,2000,1000,FPGA_105_40_37,105,40,37,A2F_1909,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,980,40,2000,1000,FPGA_105_40_38,105,40,38,A2F_1910,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_32,Bank_VR_2_32,FAKE,980,40,2000,1000,FPGA_105_40_39,105,40,39,A2F_1911,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,70,40,1000,1000,FPGA_105_41_0,105,41,0,F2A_1920,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_1,105,41,1,F2A_1921,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_2,105,41,2,F2A_1922,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_3,105,41,3,F2A_1923,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_4,105,41,4,F2A_1924,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_5,105,41,5,F2A_1925,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_6,105,41,6,F2A_1926,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_7,105,41,7,F2A_1927,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_8,105,41,8,F2A_1928,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_9,105,41,9,F2A_1929,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,200,40,1000,2000,FPGA_105_41_10,105,41,10,F2A_1930,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,330,40,1000,3000,FPGA_105_41_11,105,41,11,F2A_1931,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,330,40,1000,3000,FPGA_105_41_12,105,41,12,F2A_1932,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,330,40,1000,3000,FPGA_105_41_13,105,41,13,F2A_1933,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,330,40,1000,3000,FPGA_105_41_14,105,41,14,F2A_1934,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_15,105,41,15,F2A_1935,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_16,105,41,16,F2A_1936,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,720,40,1000,6000,FPGA_105_41_17,105,41,17,F2A_1937,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,720,40,1000,6000,FPGA_105_41_18,105,41,18,F2A_1938,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,720,40,1000,6000,FPGA_105_41_19,105,41,19,F2A_1939,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,720,40,1000,6000,FPGA_105_41_20,105,41,20,F2A_1940,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,720,40,1000,6000,FPGA_105_41_21,105,41,21,F2A_1941,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,720,40,1000,6000,FPGA_105_41_22,105,41,22,F2A_1942,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,720,40,1000,6000,FPGA_105_41_23,105,41,23,F2A_1943,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,460,40,1000,4000,FPGA_105_41_24,105,41,24,A2F_1944,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,460,40,1000,4000,FPGA_105_41_25,105,41,25,A2F_1945,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,460,40,1000,4000,FPGA_105_41_26,105,41,26,A2F_1946,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,460,40,1000,4000,FPGA_105_41_27,105,41,27,A2F_1947,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,460,40,1000,4000,FPGA_105_41_28,105,41,28,A2F_1948,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_29,105,41,29,A2F_1949,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_30,105,41,30,A2F_1950,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_31,105,41,31,A2F_1951,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_32,105,41,32,A2F_1952,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_33,105,41,33,A2F_1953,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_34,105,41,34,A2F_1954,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_35,105,41,35,A2F_1955,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_33,Bank_VR_2_33,FAKE,590,40,1000,5000,FPGA_105_41_36,105,41,36,A2F_1956,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,980,40,2000,1000,FPGA_105_41_37,105,41,37,A2F_1957,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,980,40,2000,1000,FPGA_105_41_38,105,41,38,A2F_1958,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_34,Bank_VR_2_34,FAKE,980,40,2000,1000,FPGA_105_41_39,105,41,39,A2F_1959,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,70,40,1000,1000,FPGA_105_42_0,105,42,0,F2A_1968,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_1,105,42,1,F2A_1969,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_2,105,42,2,F2A_1970,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_3,105,42,3,F2A_1971,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_4,105,42,4,F2A_1972,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_5,105,42,5,F2A_1973,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_6,105,42,6,F2A_1974,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_7,105,42,7,F2A_1975,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_8,105,42,8,F2A_1976,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_9,105,42,9,F2A_1977,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,200,40,1000,2000,FPGA_105_42_10,105,42,10,F2A_1978,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,330,40,1000,3000,FPGA_105_42_11,105,42,11,F2A_1979,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,330,40,1000,3000,FPGA_105_42_12,105,42,12,F2A_1980,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,330,40,1000,3000,FPGA_105_42_13,105,42,13,F2A_1981,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,330,40,1000,3000,FPGA_105_42_14,105,42,14,F2A_1982,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_15,105,42,15,F2A_1983,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_16,105,42,16,F2A_1984,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,720,40,1000,6000,FPGA_105_42_17,105,42,17,F2A_1985,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,720,40,1000,6000,FPGA_105_42_18,105,42,18,F2A_1986,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,720,40,1000,6000,FPGA_105_42_19,105,42,19,F2A_1987,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,720,40,1000,6000,FPGA_105_42_20,105,42,20,F2A_1988,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,720,40,1000,6000,FPGA_105_42_21,105,42,21,F2A_1989,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,720,40,1000,6000,FPGA_105_42_22,105,42,22,F2A_1990,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,720,40,1000,6000,FPGA_105_42_23,105,42,23,F2A_1991,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,460,40,1000,4000,FPGA_105_42_24,105,42,24,A2F_1992,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,460,40,1000,4000,FPGA_105_42_25,105,42,25,A2F_1993,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,460,40,1000,4000,FPGA_105_42_26,105,42,26,A2F_1994,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,460,40,1000,4000,FPGA_105_42_27,105,42,27,A2F_1995,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,460,40,1000,4000,FPGA_105_42_28,105,42,28,A2F_1996,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_29,105,42,29,A2F_1997,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_30,105,42,30,A2F_1998,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_31,105,42,31,A2F_1999,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_32,105,42,32,A2F_2000,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_33,105,42,33,A2F_2001,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_34,105,42,34,A2F_2002,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_35,105,42,35,A2F_2003,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_35,Bank_VR_2_35,FAKE,590,40,1000,5000,FPGA_105_42_36,105,42,36,A2F_2004,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,980,40,2000,1000,FPGA_105_42_37,105,42,37,A2F_2005,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,980,40,2000,1000,FPGA_105_42_38,105,42,38,A2F_2006,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_36,Bank_VR_2_36,FAKE,980,40,2000,1000,FPGA_105_42_39,105,42,39,A2F_2007,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,70,40,1000,1000,FPGA_105_43_0,105,43,0,F2A_2016,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_1,105,43,1,F2A_2017,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_2,105,43,2,F2A_2018,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_3,105,43,3,F2A_2019,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_4,105,43,4,F2A_2020,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_5,105,43,5,F2A_2021,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_6,105,43,6,F2A_2022,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_7,105,43,7,F2A_2023,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_8,105,43,8,F2A_2024,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_9,105,43,9,F2A_2025,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,200,40,1000,2000,FPGA_105_43_10,105,43,10,F2A_2026,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,330,40,1000,3000,FPGA_105_43_11,105,43,11,F2A_2027,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,330,40,1000,3000,FPGA_105_43_12,105,43,12,F2A_2028,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,330,40,1000,3000,FPGA_105_43_13,105,43,13,F2A_2029,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,330,40,1000,3000,FPGA_105_43_14,105,43,14,F2A_2030,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_15,105,43,15,F2A_2031,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_16,105,43,16,F2A_2032,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,720,40,1000,6000,FPGA_105_43_17,105,43,17,F2A_2033,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,720,40,1000,6000,FPGA_105_43_18,105,43,18,F2A_2034,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,720,40,1000,6000,FPGA_105_43_19,105,43,19,F2A_2035,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,720,40,1000,6000,FPGA_105_43_20,105,43,20,F2A_2036,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,720,40,1000,6000,FPGA_105_43_21,105,43,21,F2A_2037,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,720,40,1000,6000,FPGA_105_43_22,105,43,22,F2A_2038,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,720,40,1000,6000,FPGA_105_43_23,105,43,23,F2A_2039,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,460,40,1000,4000,FPGA_105_43_24,105,43,24,A2F_2040,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,460,40,1000,4000,FPGA_105_43_25,105,43,25,A2F_2041,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,460,40,1000,4000,FPGA_105_43_26,105,43,26,A2F_2042,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,460,40,1000,4000,FPGA_105_43_27,105,43,27,A2F_2043,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,460,40,1000,4000,FPGA_105_43_28,105,43,28,A2F_2044,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_29,105,43,29,A2F_2045,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_30,105,43,30,A2F_2046,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_31,105,43,31,A2F_2047,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_32,105,43,32,A2F_2048,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_33,105,43,33,A2F_2049,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_34,105,43,34,A2F_2050,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_35,105,43,35,A2F_2051,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_37,Bank_VR_2_37,FAKE,590,40,1000,5000,FPGA_105_43_36,105,43,36,A2F_2052,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,980,40,2000,1000,FPGA_105_43_37,105,43,37,A2F_2053,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,980,40,2000,1000,FPGA_105_43_38,105,43,38,A2F_2054,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_38,Bank_VR_2_38,FAKE,980,40,2000,1000,FPGA_105_43_39,105,43,39,A2F_2055,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,70,40,1000,1000,FPGA_105_44_0,105,44,0,F2A_2064,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_1,105,44,1,F2A_2065,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_2,105,44,2,F2A_2066,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_3,105,44,3,F2A_2067,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_4,105,44,4,F2A_2068,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_5,105,44,5,F2A_2069,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_6,105,44,6,F2A_2070,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_7,105,44,7,F2A_2071,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_8,105,44,8,F2A_2072,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_9,105,44,9,F2A_2073,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,200,40,1000,2000,FPGA_105_44_10,105,44,10,F2A_2074,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,330,40,1000,3000,FPGA_105_44_11,105,44,11,F2A_2075,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,330,40,1000,3000,FPGA_105_44_12,105,44,12,F2A_2076,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,330,40,1000,3000,FPGA_105_44_13,105,44,13,F2A_2077,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,330,40,1000,3000,FPGA_105_44_14,105,44,14,F2A_2078,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_15,105,44,15,F2A_2079,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_16,105,44,16,F2A_2080,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,720,40,1000,6000,FPGA_105_44_17,105,44,17,F2A_2081,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,720,40,1000,6000,FPGA_105_44_18,105,44,18,F2A_2082,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,720,40,1000,6000,FPGA_105_44_19,105,44,19,F2A_2083,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,720,40,1000,6000,FPGA_105_44_20,105,44,20,F2A_2084,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,720,40,1000,6000,FPGA_105_44_21,105,44,21,F2A_2085,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,720,40,1000,6000,FPGA_105_44_22,105,44,22,F2A_2086,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,720,40,1000,6000,FPGA_105_44_23,105,44,23,F2A_2087,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,460,40,1000,4000,FPGA_105_44_24,105,44,24,A2F_2088,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,460,40,1000,4000,FPGA_105_44_25,105,44,25,A2F_2089,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,460,40,1000,4000,FPGA_105_44_26,105,44,26,A2F_2090,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,460,40,1000,4000,FPGA_105_44_27,105,44,27,A2F_2091,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,460,40,1000,4000,FPGA_105_44_28,105,44,28,A2F_2092,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_29,105,44,29,A2F_2093,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_30,105,44,30,A2F_2094,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_31,105,44,31,A2F_2095,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_32,105,44,32,A2F_2096,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_33,105,44,33,A2F_2097,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_34,105,44,34,A2F_2098,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_35,105,44,35,A2F_2099,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_39,Bank_VR_2_39,FAKE,590,40,1000,5000,FPGA_105_44_36,105,44,36,A2F_2100,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,980,40,2000,1000,FPGA_105_44_37,105,44,37,A2F_2101,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,980,40,2000,1000,FPGA_105_44_38,105,44,38,A2F_2102,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_2_40,Bank_VR_2_40,FAKE,980,40,2000,1000,FPGA_105_44_39,105,44,39,A2F_2103,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_0,105,45,0,F2A_2112,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_1,105,45,1,F2A_2113,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_2,105,45,2,F2A_2114,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_3,105,45,3,F2A_2115,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_4,105,45,4,F2A_2116,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_5,105,45,5,F2A_2117,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_6,105,45,6,F2A_2118,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_7,105,45,7,F2A_2119,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_45_8,105,45,8,F2A_2120,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_45_24,105,45,24,A2F_2136,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_45_25,105,45,25,A2F_2137,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_45_26,105,45,26,A2F_2138,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_45_27,105,45,27,A2F_2139,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_45_28,105,45,28,A2F_2140,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_45_29,105,45,29,A2F_2141,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_45_30,105,45,30,A2F_2142,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_45_31,105,45,31,A2F_2143,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_45_32,105,45,32,A2F_2144,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_45_33,105,45,33,A2F_2145,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_45_34,105,45,34,A2F_2146,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,70,40,1000,1000,FPGA_105_46_0,105,46,0,F2A_2160,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_1,105,46,1,F2A_2161,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_2,105,46,2,F2A_2162,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_3,105,46,3,F2A_2163,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_4,105,46,4,F2A_2164,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_5,105,46,5,F2A_2165,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_6,105,46,6,F2A_2166,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_7,105,46,7,F2A_2167,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_8,105,46,8,F2A_2168,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_9,105,46,9,F2A_2169,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,200,40,1000,2000,FPGA_105_46_10,105,46,10,F2A_2170,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_46_11,105,46,11,F2A_2171,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_46_12,105,46,12,F2A_2172,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_46_13,105,46,13,F2A_2173,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,330,40,1000,3000,FPGA_105_46_14,105,46,14,F2A_2174,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_15,105,46,15,F2A_2175,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_16,105,46,16,F2A_2176,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,720,40,1000,6000,FPGA_105_46_17,105,46,17,F2A_2177,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,720,40,1000,6000,FPGA_105_46_18,105,46,18,F2A_2178,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,720,40,1000,6000,FPGA_105_46_19,105,46,19,F2A_2179,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,720,40,1000,6000,FPGA_105_46_20,105,46,20,F2A_2180,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,720,40,1000,6000,FPGA_105_46_21,105,46,21,F2A_2181,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,720,40,1000,6000,FPGA_105_46_22,105,46,22,F2A_2182,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,720,40,1000,6000,FPGA_105_46_23,105,46,23,F2A_2183,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_46_24,105,46,24,A2F_2184,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_46_25,105,46,25,A2F_2185,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_46_26,105,46,26,A2F_2186,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_46_27,105,46,27,A2F_2187,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,460,40,1000,4000,FPGA_105_46_28,105,46,28,A2F_2188,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_29,105,46,29,A2F_2189,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_30,105,46,30,A2F_2190,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_31,105,46,31,A2F_2191,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_32,105,46,32,A2F_2192,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_33,105,46,33,A2F_2193,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_34,105,46,34,A2F_2194,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_35,105,46,35,A2F_2195,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_1,Bank_VR_3_1,FAKE,590,40,1000,5000,FPGA_105_46_36,105,46,36,A2F_2196,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,980,40,2000,1000,FPGA_105_46_37,105,46,37,A2F_2197,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,980,40,2000,1000,FPGA_105_46_38,105,46,38,A2F_2198,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_2,Bank_VR_3_2,FAKE,980,40,2000,1000,FPGA_105_46_39,105,46,39,A2F_2199,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,70,40,1000,1000,FPGA_105_47_0,105,47,0,F2A_2208,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_1,105,47,1,F2A_2209,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_2,105,47,2,F2A_2210,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_3,105,47,3,F2A_2211,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_4,105,47,4,F2A_2212,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_5,105,47,5,F2A_2213,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_6,105,47,6,F2A_2214,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_7,105,47,7,F2A_2215,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_8,105,47,8,F2A_2216,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_9,105,47,9,F2A_2217,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,200,40,1000,2000,FPGA_105_47_10,105,47,10,F2A_2218,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,330,40,1000,3000,FPGA_105_47_11,105,47,11,F2A_2219,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,330,40,1000,3000,FPGA_105_47_12,105,47,12,F2A_2220,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,330,40,1000,3000,FPGA_105_47_13,105,47,13,F2A_2221,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,330,40,1000,3000,FPGA_105_47_14,105,47,14,F2A_2222,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_15,105,47,15,F2A_2223,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_16,105,47,16,F2A_2224,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,720,40,1000,6000,FPGA_105_47_17,105,47,17,F2A_2225,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,720,40,1000,6000,FPGA_105_47_18,105,47,18,F2A_2226,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,720,40,1000,6000,FPGA_105_47_19,105,47,19,F2A_2227,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,720,40,1000,6000,FPGA_105_47_20,105,47,20,F2A_2228,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,720,40,1000,6000,FPGA_105_47_21,105,47,21,F2A_2229,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,720,40,1000,6000,FPGA_105_47_22,105,47,22,F2A_2230,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,720,40,1000,6000,FPGA_105_47_23,105,47,23,F2A_2231,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,460,40,1000,4000,FPGA_105_47_24,105,47,24,A2F_2232,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,460,40,1000,4000,FPGA_105_47_25,105,47,25,A2F_2233,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,460,40,1000,4000,FPGA_105_47_26,105,47,26,A2F_2234,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,460,40,1000,4000,FPGA_105_47_27,105,47,27,A2F_2235,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,460,40,1000,4000,FPGA_105_47_28,105,47,28,A2F_2236,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_29,105,47,29,A2F_2237,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_30,105,47,30,A2F_2238,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_31,105,47,31,A2F_2239,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_32,105,47,32,A2F_2240,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_33,105,47,33,A2F_2241,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_34,105,47,34,A2F_2242,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_35,105,47,35,A2F_2243,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_3,Bank_VR_3_3,FAKE,590,40,1000,5000,FPGA_105_47_36,105,47,36,A2F_2244,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,980,40,2000,1000,FPGA_105_47_37,105,47,37,A2F_2245,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,980,40,2000,1000,FPGA_105_47_38,105,47,38,A2F_2246,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_4,Bank_VR_3_4,FAKE,980,40,2000,1000,FPGA_105_47_39,105,47,39,A2F_2247,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,70,40,1000,1000,FPGA_105_48_0,105,48,0,F2A_2256,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_1,105,48,1,F2A_2257,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_2,105,48,2,F2A_2258,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_3,105,48,3,F2A_2259,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_4,105,48,4,F2A_2260,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_5,105,48,5,F2A_2261,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_6,105,48,6,F2A_2262,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_7,105,48,7,F2A_2263,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_8,105,48,8,F2A_2264,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_9,105,48,9,F2A_2265,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,200,40,1000,2000,FPGA_105_48_10,105,48,10,F2A_2266,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,330,40,1000,3000,FPGA_105_48_11,105,48,11,F2A_2267,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,330,40,1000,3000,FPGA_105_48_12,105,48,12,F2A_2268,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,330,40,1000,3000,FPGA_105_48_13,105,48,13,F2A_2269,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,330,40,1000,3000,FPGA_105_48_14,105,48,14,F2A_2270,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_15,105,48,15,F2A_2271,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_16,105,48,16,F2A_2272,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,720,40,1000,6000,FPGA_105_48_17,105,48,17,F2A_2273,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,720,40,1000,6000,FPGA_105_48_18,105,48,18,F2A_2274,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,720,40,1000,6000,FPGA_105_48_19,105,48,19,F2A_2275,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,720,40,1000,6000,FPGA_105_48_20,105,48,20,F2A_2276,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,720,40,1000,6000,FPGA_105_48_21,105,48,21,F2A_2277,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,720,40,1000,6000,FPGA_105_48_22,105,48,22,F2A_2278,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,720,40,1000,6000,FPGA_105_48_23,105,48,23,F2A_2279,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,460,40,1000,4000,FPGA_105_48_24,105,48,24,A2F_2280,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,460,40,1000,4000,FPGA_105_48_25,105,48,25,A2F_2281,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,460,40,1000,4000,FPGA_105_48_26,105,48,26,A2F_2282,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,460,40,1000,4000,FPGA_105_48_27,105,48,27,A2F_2283,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,460,40,1000,4000,FPGA_105_48_28,105,48,28,A2F_2284,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_29,105,48,29,A2F_2285,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_30,105,48,30,A2F_2286,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_31,105,48,31,A2F_2287,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_32,105,48,32,A2F_2288,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_33,105,48,33,A2F_2289,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_34,105,48,34,A2F_2290,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_35,105,48,35,A2F_2291,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_5,Bank_VR_3_5,FAKE,590,40,1000,5000,FPGA_105_48_36,105,48,36,A2F_2292,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,980,40,2000,1000,FPGA_105_48_37,105,48,37,A2F_2293,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,980,40,2000,1000,FPGA_105_48_38,105,48,38,A2F_2294,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_6,Bank_VR_3_6,FAKE,980,40,2000,1000,FPGA_105_48_39,105,48,39,A2F_2295,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,70,40,1000,1000,FPGA_105_49_0,105,49,0,F2A_2304,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_1,105,49,1,F2A_2305,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_2,105,49,2,F2A_2306,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_3,105,49,3,F2A_2307,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_4,105,49,4,F2A_2308,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_5,105,49,5,F2A_2309,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_6,105,49,6,F2A_2310,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_7,105,49,7,F2A_2311,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_8,105,49,8,F2A_2312,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_9,105,49,9,F2A_2313,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,200,40,1000,2000,FPGA_105_49_10,105,49,10,F2A_2314,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,330,40,1000,3000,FPGA_105_49_11,105,49,11,F2A_2315,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,330,40,1000,3000,FPGA_105_49_12,105,49,12,F2A_2316,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,330,40,1000,3000,FPGA_105_49_13,105,49,13,F2A_2317,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,330,40,1000,3000,FPGA_105_49_14,105,49,14,F2A_2318,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_15,105,49,15,F2A_2319,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_16,105,49,16,F2A_2320,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,720,40,1000,6000,FPGA_105_49_17,105,49,17,F2A_2321,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,720,40,1000,6000,FPGA_105_49_18,105,49,18,F2A_2322,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,720,40,1000,6000,FPGA_105_49_19,105,49,19,F2A_2323,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,720,40,1000,6000,FPGA_105_49_20,105,49,20,F2A_2324,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,720,40,1000,6000,FPGA_105_49_21,105,49,21,F2A_2325,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,720,40,1000,6000,FPGA_105_49_22,105,49,22,F2A_2326,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,720,40,1000,6000,FPGA_105_49_23,105,49,23,F2A_2327,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,460,40,1000,4000,FPGA_105_49_24,105,49,24,A2F_2328,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,460,40,1000,4000,FPGA_105_49_25,105,49,25,A2F_2329,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,460,40,1000,4000,FPGA_105_49_26,105,49,26,A2F_2330,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,460,40,1000,4000,FPGA_105_49_27,105,49,27,A2F_2331,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,460,40,1000,4000,FPGA_105_49_28,105,49,28,A2F_2332,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_29,105,49,29,A2F_2333,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_30,105,49,30,A2F_2334,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_31,105,49,31,A2F_2335,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_32,105,49,32,A2F_2336,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_33,105,49,33,A2F_2337,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_34,105,49,34,A2F_2338,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_35,105,49,35,A2F_2339,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_7,Bank_VR_3_7,FAKE,590,40,1000,5000,FPGA_105_49_36,105,49,36,A2F_2340,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,980,40,2000,1000,FPGA_105_49_37,105,49,37,A2F_2341,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,980,40,2000,1000,FPGA_105_49_38,105,49,38,A2F_2342,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_8,Bank_VR_3_8,FAKE,980,40,2000,1000,FPGA_105_49_39,105,49,39,A2F_2343,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,70,40,1000,1000,FPGA_105_50_0,105,50,0,F2A_2352,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_1,105,50,1,F2A_2353,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_2,105,50,2,F2A_2354,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_3,105,50,3,F2A_2355,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_4,105,50,4,F2A_2356,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_5,105,50,5,F2A_2357,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_6,105,50,6,F2A_2358,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_7,105,50,7,F2A_2359,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_8,105,50,8,F2A_2360,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_9,105,50,9,F2A_2361,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,200,40,1000,2000,FPGA_105_50_10,105,50,10,F2A_2362,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,330,40,1000,3000,FPGA_105_50_11,105,50,11,F2A_2363,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,330,40,1000,3000,FPGA_105_50_12,105,50,12,F2A_2364,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,330,40,1000,3000,FPGA_105_50_13,105,50,13,F2A_2365,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,330,40,1000,3000,FPGA_105_50_14,105,50,14,F2A_2366,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_15,105,50,15,F2A_2367,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_16,105,50,16,F2A_2368,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,720,40,1000,6000,FPGA_105_50_17,105,50,17,F2A_2369,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,720,40,1000,6000,FPGA_105_50_18,105,50,18,F2A_2370,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,720,40,1000,6000,FPGA_105_50_19,105,50,19,F2A_2371,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,720,40,1000,6000,FPGA_105_50_20,105,50,20,F2A_2372,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,720,40,1000,6000,FPGA_105_50_21,105,50,21,F2A_2373,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,720,40,1000,6000,FPGA_105_50_22,105,50,22,F2A_2374,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,720,40,1000,6000,FPGA_105_50_23,105,50,23,F2A_2375,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,460,40,1000,4000,FPGA_105_50_24,105,50,24,A2F_2376,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,460,40,1000,4000,FPGA_105_50_25,105,50,25,A2F_2377,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,460,40,1000,4000,FPGA_105_50_26,105,50,26,A2F_2378,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,460,40,1000,4000,FPGA_105_50_27,105,50,27,A2F_2379,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,460,40,1000,4000,FPGA_105_50_28,105,50,28,A2F_2380,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_29,105,50,29,A2F_2381,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_30,105,50,30,A2F_2382,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_31,105,50,31,A2F_2383,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_32,105,50,32,A2F_2384,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_33,105,50,33,A2F_2385,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_34,105,50,34,A2F_2386,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_35,105,50,35,A2F_2387,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_9,Bank_VR_3_9,FAKE,590,40,1000,5000,FPGA_105_50_36,105,50,36,A2F_2388,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,980,40,2000,1000,FPGA_105_50_37,105,50,37,A2F_2389,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,980,40,2000,1000,FPGA_105_50_38,105,50,38,A2F_2390,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_10,Bank_VR_3_10,FAKE,980,40,2000,1000,FPGA_105_50_39,105,50,39,A2F_2391,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,70,40,1000,1000,FPGA_105_51_0,105,51,0,F2A_2400,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_1,105,51,1,F2A_2401,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_2,105,51,2,F2A_2402,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_3,105,51,3,F2A_2403,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_4,105,51,4,F2A_2404,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_5,105,51,5,F2A_2405,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_6,105,51,6,F2A_2406,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_7,105,51,7,F2A_2407,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_8,105,51,8,F2A_2408,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_9,105,51,9,F2A_2409,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,200,40,1000,2000,FPGA_105_51_10,105,51,10,F2A_2410,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,330,40,1000,3000,FPGA_105_51_11,105,51,11,F2A_2411,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,330,40,1000,3000,FPGA_105_51_12,105,51,12,F2A_2412,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,330,40,1000,3000,FPGA_105_51_13,105,51,13,F2A_2413,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,330,40,1000,3000,FPGA_105_51_14,105,51,14,F2A_2414,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_15,105,51,15,F2A_2415,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_16,105,51,16,F2A_2416,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,720,40,1000,6000,FPGA_105_51_17,105,51,17,F2A_2417,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,720,40,1000,6000,FPGA_105_51_18,105,51,18,F2A_2418,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,720,40,1000,6000,FPGA_105_51_19,105,51,19,F2A_2419,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,720,40,1000,6000,FPGA_105_51_20,105,51,20,F2A_2420,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,720,40,1000,6000,FPGA_105_51_21,105,51,21,F2A_2421,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,720,40,1000,6000,FPGA_105_51_22,105,51,22,F2A_2422,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,720,40,1000,6000,FPGA_105_51_23,105,51,23,F2A_2423,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,460,40,1000,4000,FPGA_105_51_24,105,51,24,A2F_2424,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,460,40,1000,4000,FPGA_105_51_25,105,51,25,A2F_2425,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,460,40,1000,4000,FPGA_105_51_26,105,51,26,A2F_2426,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,460,40,1000,4000,FPGA_105_51_27,105,51,27,A2F_2427,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,460,40,1000,4000,FPGA_105_51_28,105,51,28,A2F_2428,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_29,105,51,29,A2F_2429,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_30,105,51,30,A2F_2430,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_31,105,51,31,A2F_2431,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_32,105,51,32,A2F_2432,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_33,105,51,33,A2F_2433,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_34,105,51,34,A2F_2434,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_35,105,51,35,A2F_2435,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_11,Bank_VR_3_11,FAKE,590,40,1000,5000,FPGA_105_51_36,105,51,36,A2F_2436,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,980,40,2000,1000,FPGA_105_51_37,105,51,37,A2F_2437,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,980,40,2000,1000,FPGA_105_51_38,105,51,38,A2F_2438,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_12,Bank_VR_3_12,FAKE,980,40,2000,1000,FPGA_105_51_39,105,51,39,A2F_2439,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,70,40,1000,1000,FPGA_105_52_0,105,52,0,F2A_2448,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_1,105,52,1,F2A_2449,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_2,105,52,2,F2A_2450,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_3,105,52,3,F2A_2451,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_4,105,52,4,F2A_2452,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_5,105,52,5,F2A_2453,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_6,105,52,6,F2A_2454,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_7,105,52,7,F2A_2455,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_8,105,52,8,F2A_2456,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_9,105,52,9,F2A_2457,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,200,40,1000,2000,FPGA_105_52_10,105,52,10,F2A_2458,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,330,40,1000,3000,FPGA_105_52_11,105,52,11,F2A_2459,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,330,40,1000,3000,FPGA_105_52_12,105,52,12,F2A_2460,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,330,40,1000,3000,FPGA_105_52_13,105,52,13,F2A_2461,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,330,40,1000,3000,FPGA_105_52_14,105,52,14,F2A_2462,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_15,105,52,15,F2A_2463,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_16,105,52,16,F2A_2464,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,720,40,1000,6000,FPGA_105_52_17,105,52,17,F2A_2465,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,720,40,1000,6000,FPGA_105_52_18,105,52,18,F2A_2466,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,720,40,1000,6000,FPGA_105_52_19,105,52,19,F2A_2467,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,720,40,1000,6000,FPGA_105_52_20,105,52,20,F2A_2468,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,720,40,1000,6000,FPGA_105_52_21,105,52,21,F2A_2469,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,720,40,1000,6000,FPGA_105_52_22,105,52,22,F2A_2470,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,720,40,1000,6000,FPGA_105_52_23,105,52,23,F2A_2471,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,460,40,1000,4000,FPGA_105_52_24,105,52,24,A2F_2472,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,460,40,1000,4000,FPGA_105_52_25,105,52,25,A2F_2473,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,460,40,1000,4000,FPGA_105_52_26,105,52,26,A2F_2474,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,460,40,1000,4000,FPGA_105_52_27,105,52,27,A2F_2475,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,460,40,1000,4000,FPGA_105_52_28,105,52,28,A2F_2476,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_29,105,52,29,A2F_2477,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_30,105,52,30,A2F_2478,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_31,105,52,31,A2F_2479,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_32,105,52,32,A2F_2480,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_33,105,52,33,A2F_2481,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_34,105,52,34,A2F_2482,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_35,105,52,35,A2F_2483,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_13,Bank_VR_3_13,FAKE,590,40,1000,5000,FPGA_105_52_36,105,52,36,A2F_2484,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,980,40,2000,1000,FPGA_105_52_37,105,52,37,A2F_2485,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,980,40,2000,1000,FPGA_105_52_38,105,52,38,A2F_2486,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_14,Bank_VR_3_14,FAKE,980,40,2000,1000,FPGA_105_52_39,105,52,39,A2F_2487,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,70,40,1000,1000,FPGA_105_53_0,105,53,0,F2A_2496,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_1,105,53,1,F2A_2497,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_2,105,53,2,F2A_2498,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_3,105,53,3,F2A_2499,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_4,105,53,4,F2A_2500,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_5,105,53,5,F2A_2501,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_6,105,53,6,F2A_2502,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_7,105,53,7,F2A_2503,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_8,105,53,8,F2A_2504,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_9,105,53,9,F2A_2505,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,200,40,1000,2000,FPGA_105_53_10,105,53,10,F2A_2506,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,330,40,1000,3000,FPGA_105_53_11,105,53,11,F2A_2507,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,330,40,1000,3000,FPGA_105_53_12,105,53,12,F2A_2508,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,330,40,1000,3000,FPGA_105_53_13,105,53,13,F2A_2509,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,330,40,1000,3000,FPGA_105_53_14,105,53,14,F2A_2510,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_15,105,53,15,F2A_2511,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_16,105,53,16,F2A_2512,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,720,40,1000,6000,FPGA_105_53_17,105,53,17,F2A_2513,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,720,40,1000,6000,FPGA_105_53_18,105,53,18,F2A_2514,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,720,40,1000,6000,FPGA_105_53_19,105,53,19,F2A_2515,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,720,40,1000,6000,FPGA_105_53_20,105,53,20,F2A_2516,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,720,40,1000,6000,FPGA_105_53_21,105,53,21,F2A_2517,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,720,40,1000,6000,FPGA_105_53_22,105,53,22,F2A_2518,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,720,40,1000,6000,FPGA_105_53_23,105,53,23,F2A_2519,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,460,40,1000,4000,FPGA_105_53_24,105,53,24,A2F_2520,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,460,40,1000,4000,FPGA_105_53_25,105,53,25,A2F_2521,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,460,40,1000,4000,FPGA_105_53_26,105,53,26,A2F_2522,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,460,40,1000,4000,FPGA_105_53_27,105,53,27,A2F_2523,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,460,40,1000,4000,FPGA_105_53_28,105,53,28,A2F_2524,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_29,105,53,29,A2F_2525,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_30,105,53,30,A2F_2526,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_31,105,53,31,A2F_2527,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_32,105,53,32,A2F_2528,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_33,105,53,33,A2F_2529,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_34,105,53,34,A2F_2530,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_35,105,53,35,A2F_2531,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_15,Bank_VR_3_15,FAKE,590,40,1000,5000,FPGA_105_53_36,105,53,36,A2F_2532,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,980,40,2000,1000,FPGA_105_53_37,105,53,37,A2F_2533,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,980,40,2000,1000,FPGA_105_53_38,105,53,38,A2F_2534,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_16,Bank_VR_3_16,FAKE,980,40,2000,1000,FPGA_105_53_39,105,53,39,A2F_2535,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,70,40,1000,1000,FPGA_105_54_0,105,54,0,F2A_2544,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_1,105,54,1,F2A_2545,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_2,105,54,2,F2A_2546,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_3,105,54,3,F2A_2547,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_4,105,54,4,F2A_2548,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_5,105,54,5,F2A_2549,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_6,105,54,6,F2A_2550,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_7,105,54,7,F2A_2551,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_8,105,54,8,F2A_2552,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_9,105,54,9,F2A_2553,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,200,40,1000,2000,FPGA_105_54_10,105,54,10,F2A_2554,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,330,40,1000,3000,FPGA_105_54_11,105,54,11,F2A_2555,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,330,40,1000,3000,FPGA_105_54_12,105,54,12,F2A_2556,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,330,40,1000,3000,FPGA_105_54_13,105,54,13,F2A_2557,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,330,40,1000,3000,FPGA_105_54_14,105,54,14,F2A_2558,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_15,105,54,15,F2A_2559,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_16,105,54,16,F2A_2560,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,720,40,1000,6000,FPGA_105_54_17,105,54,17,F2A_2561,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,720,40,1000,6000,FPGA_105_54_18,105,54,18,F2A_2562,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,720,40,1000,6000,FPGA_105_54_19,105,54,19,F2A_2563,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,720,40,1000,6000,FPGA_105_54_20,105,54,20,F2A_2564,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,720,40,1000,6000,FPGA_105_54_21,105,54,21,F2A_2565,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,720,40,1000,6000,FPGA_105_54_22,105,54,22,F2A_2566,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,720,40,1000,6000,FPGA_105_54_23,105,54,23,F2A_2567,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,460,40,1000,4000,FPGA_105_54_24,105,54,24,A2F_2568,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,460,40,1000,4000,FPGA_105_54_25,105,54,25,A2F_2569,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,460,40,1000,4000,FPGA_105_54_26,105,54,26,A2F_2570,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,460,40,1000,4000,FPGA_105_54_27,105,54,27,A2F_2571,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,460,40,1000,4000,FPGA_105_54_28,105,54,28,A2F_2572,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_29,105,54,29,A2F_2573,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_30,105,54,30,A2F_2574,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_31,105,54,31,A2F_2575,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_32,105,54,32,A2F_2576,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_33,105,54,33,A2F_2577,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_34,105,54,34,A2F_2578,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_35,105,54,35,A2F_2579,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_17,Bank_VR_3_17,FAKE,590,40,1000,5000,FPGA_105_54_36,105,54,36,A2F_2580,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,980,40,2000,1000,FPGA_105_54_37,105,54,37,A2F_2581,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,980,40,2000,1000,FPGA_105_54_38,105,54,38,A2F_2582,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_18,Bank_VR_3_18,FAKE,980,40,2000,1000,FPGA_105_54_39,105,54,39,A2F_2583,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,70,40,1000,1000,FPGA_105_55_0,105,55,0,F2A_2592,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_1,105,55,1,F2A_2593,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_2,105,55,2,F2A_2594,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_3,105,55,3,F2A_2595,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_4,105,55,4,F2A_2596,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_5,105,55,5,F2A_2597,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_6,105,55,6,F2A_2598,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_7,105,55,7,F2A_2599,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_8,105,55,8,F2A_2600,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_9,105,55,9,F2A_2601,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,200,40,1000,2000,FPGA_105_55_10,105,55,10,F2A_2602,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,330,40,1000,3000,FPGA_105_55_11,105,55,11,F2A_2603,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,330,40,1000,3000,FPGA_105_55_12,105,55,12,F2A_2604,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,330,40,1000,3000,FPGA_105_55_13,105,55,13,F2A_2605,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,330,40,1000,3000,FPGA_105_55_14,105,55,14,F2A_2606,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_15,105,55,15,F2A_2607,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_16,105,55,16,F2A_2608,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,720,40,1000,6000,FPGA_105_55_17,105,55,17,F2A_2609,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,720,40,1000,6000,FPGA_105_55_18,105,55,18,F2A_2610,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,720,40,1000,6000,FPGA_105_55_19,105,55,19,F2A_2611,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,720,40,1000,6000,FPGA_105_55_20,105,55,20,F2A_2612,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,720,40,1000,6000,FPGA_105_55_21,105,55,21,F2A_2613,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,720,40,1000,6000,FPGA_105_55_22,105,55,22,F2A_2614,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,720,40,1000,6000,FPGA_105_55_23,105,55,23,F2A_2615,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,460,40,1000,4000,FPGA_105_55_24,105,55,24,A2F_2616,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,460,40,1000,4000,FPGA_105_55_25,105,55,25,A2F_2617,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,460,40,1000,4000,FPGA_105_55_26,105,55,26,A2F_2618,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,460,40,1000,4000,FPGA_105_55_27,105,55,27,A2F_2619,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,460,40,1000,4000,FPGA_105_55_28,105,55,28,A2F_2620,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_29,105,55,29,A2F_2621,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_30,105,55,30,A2F_2622,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_31,105,55,31,A2F_2623,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_32,105,55,32,A2F_2624,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_33,105,55,33,A2F_2625,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_34,105,55,34,A2F_2626,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_35,105,55,35,A2F_2627,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_19,Bank_VR_3_19,FAKE,590,40,1000,5000,FPGA_105_55_36,105,55,36,A2F_2628,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,980,40,2000,1000,FPGA_105_55_37,105,55,37,A2F_2629,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,980,40,2000,1000,FPGA_105_55_38,105,55,38,A2F_2630,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_20,Bank_VR_3_20,FAKE,980,40,2000,1000,FPGA_105_55_39,105,55,39,A2F_2631,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_0,105,56,0,F2A_2640,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_1,105,56,1,F2A_2641,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_2,105,56,2,F2A_2642,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_3,105,56,3,F2A_2643,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_4,105,56,4,F2A_2644,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_5,105,56,5,F2A_2645,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_6,105,56,6,F2A_2646,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_7,105,56,7,F2A_2647,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_56_8,105,56,8,F2A_2648,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_56_24,105,56,24,A2F_2664,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_56_25,105,56,25,A2F_2665,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_56_26,105,56,26,A2F_2666,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_56_27,105,56,27,A2F_2667,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_56_28,105,56,28,A2F_2668,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_56_29,105,56,29,A2F_2669,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_56_30,105,56,30,A2F_2670,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_56_31,105,56,31,A2F_2671,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_56_32,105,56,32,A2F_2672,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_56_33,105,56,33,A2F_2673,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_56_34,105,56,34,A2F_2674,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,70,40,1000,1000,FPGA_105_57_0,105,57,0,F2A_2688,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_1,105,57,1,F2A_2689,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_2,105,57,2,F2A_2690,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_3,105,57,3,F2A_2691,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_4,105,57,4,F2A_2692,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_5,105,57,5,F2A_2693,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_6,105,57,6,F2A_2694,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_7,105,57,7,F2A_2695,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_8,105,57,8,F2A_2696,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_9,105,57,9,F2A_2697,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,200,40,1000,2000,FPGA_105_57_10,105,57,10,F2A_2698,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_57_11,105,57,11,F2A_2699,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_57_12,105,57,12,F2A_2700,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_57_13,105,57,13,F2A_2701,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,330,40,1000,3000,FPGA_105_57_14,105,57,14,F2A_2702,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_15,105,57,15,F2A_2703,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_16,105,57,16,F2A_2704,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,720,40,1000,6000,FPGA_105_57_17,105,57,17,F2A_2705,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,720,40,1000,6000,FPGA_105_57_18,105,57,18,F2A_2706,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,720,40,1000,6000,FPGA_105_57_19,105,57,19,F2A_2707,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,720,40,1000,6000,FPGA_105_57_20,105,57,20,F2A_2708,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,720,40,1000,6000,FPGA_105_57_21,105,57,21,F2A_2709,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,720,40,1000,6000,FPGA_105_57_22,105,57,22,F2A_2710,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,720,40,1000,6000,FPGA_105_57_23,105,57,23,F2A_2711,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_57_24,105,57,24,A2F_2712,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_57_25,105,57,25,A2F_2713,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_57_26,105,57,26,A2F_2714,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_57_27,105,57,27,A2F_2715,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,460,40,1000,4000,FPGA_105_57_28,105,57,28,A2F_2716,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_29,105,57,29,A2F_2717,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_30,105,57,30,A2F_2718,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_31,105,57,31,A2F_2719,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_32,105,57,32,A2F_2720,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_33,105,57,33,A2F_2721,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_34,105,57,34,A2F_2722,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_35,105,57,35,A2F_2723,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_21,Bank_VR_3_21,FAKE,590,40,1000,5000,FPGA_105_57_36,105,57,36,A2F_2724,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,980,40,2000,1000,FPGA_105_57_37,105,57,37,A2F_2725,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,980,40,2000,1000,FPGA_105_57_38,105,57,38,A2F_2726,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_22,Bank_VR_3_22,FAKE,980,40,2000,1000,FPGA_105_57_39,105,57,39,A2F_2727,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,70,40,1000,1000,FPGA_105_58_0,105,58,0,F2A_2736,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_1,105,58,1,F2A_2737,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_2,105,58,2,F2A_2738,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_3,105,58,3,F2A_2739,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_4,105,58,4,F2A_2740,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_5,105,58,5,F2A_2741,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_6,105,58,6,F2A_2742,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_7,105,58,7,F2A_2743,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_8,105,58,8,F2A_2744,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_9,105,58,9,F2A_2745,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,200,40,1000,2000,FPGA_105_58_10,105,58,10,F2A_2746,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,330,40,1000,3000,FPGA_105_58_11,105,58,11,F2A_2747,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,330,40,1000,3000,FPGA_105_58_12,105,58,12,F2A_2748,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,330,40,1000,3000,FPGA_105_58_13,105,58,13,F2A_2749,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,330,40,1000,3000,FPGA_105_58_14,105,58,14,F2A_2750,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_15,105,58,15,F2A_2751,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_16,105,58,16,F2A_2752,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,720,40,1000,6000,FPGA_105_58_17,105,58,17,F2A_2753,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,720,40,1000,6000,FPGA_105_58_18,105,58,18,F2A_2754,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,720,40,1000,6000,FPGA_105_58_19,105,58,19,F2A_2755,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,720,40,1000,6000,FPGA_105_58_20,105,58,20,F2A_2756,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,720,40,1000,6000,FPGA_105_58_21,105,58,21,F2A_2757,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,720,40,1000,6000,FPGA_105_58_22,105,58,22,F2A_2758,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,720,40,1000,6000,FPGA_105_58_23,105,58,23,F2A_2759,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,460,40,1000,4000,FPGA_105_58_24,105,58,24,A2F_2760,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,460,40,1000,4000,FPGA_105_58_25,105,58,25,A2F_2761,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,460,40,1000,4000,FPGA_105_58_26,105,58,26,A2F_2762,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,460,40,1000,4000,FPGA_105_58_27,105,58,27,A2F_2763,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,460,40,1000,4000,FPGA_105_58_28,105,58,28,A2F_2764,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_29,105,58,29,A2F_2765,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_30,105,58,30,A2F_2766,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_31,105,58,31,A2F_2767,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_32,105,58,32,A2F_2768,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_33,105,58,33,A2F_2769,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_34,105,58,34,A2F_2770,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_35,105,58,35,A2F_2771,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_23,Bank_VR_3_23,FAKE,590,40,1000,5000,FPGA_105_58_36,105,58,36,A2F_2772,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,980,40,2000,1000,FPGA_105_58_37,105,58,37,A2F_2773,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,980,40,2000,1000,FPGA_105_58_38,105,58,38,A2F_2774,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_24,Bank_VR_3_24,FAKE,980,40,2000,1000,FPGA_105_58_39,105,58,39,A2F_2775,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,70,40,1000,1000,FPGA_105_59_0,105,59,0,F2A_2784,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_1,105,59,1,F2A_2785,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_2,105,59,2,F2A_2786,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_3,105,59,3,F2A_2787,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_4,105,59,4,F2A_2788,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_5,105,59,5,F2A_2789,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_6,105,59,6,F2A_2790,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_7,105,59,7,F2A_2791,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_8,105,59,8,F2A_2792,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_9,105,59,9,F2A_2793,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,200,40,1000,2000,FPGA_105_59_10,105,59,10,F2A_2794,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,330,40,1000,3000,FPGA_105_59_11,105,59,11,F2A_2795,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,330,40,1000,3000,FPGA_105_59_12,105,59,12,F2A_2796,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,330,40,1000,3000,FPGA_105_59_13,105,59,13,F2A_2797,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,330,40,1000,3000,FPGA_105_59_14,105,59,14,F2A_2798,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_15,105,59,15,F2A_2799,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_16,105,59,16,F2A_2800,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,720,40,1000,6000,FPGA_105_59_17,105,59,17,F2A_2801,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,720,40,1000,6000,FPGA_105_59_18,105,59,18,F2A_2802,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,720,40,1000,6000,FPGA_105_59_19,105,59,19,F2A_2803,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,720,40,1000,6000,FPGA_105_59_20,105,59,20,F2A_2804,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,720,40,1000,6000,FPGA_105_59_21,105,59,21,F2A_2805,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,720,40,1000,6000,FPGA_105_59_22,105,59,22,F2A_2806,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,720,40,1000,6000,FPGA_105_59_23,105,59,23,F2A_2807,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,460,40,1000,4000,FPGA_105_59_24,105,59,24,A2F_2808,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,460,40,1000,4000,FPGA_105_59_25,105,59,25,A2F_2809,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,460,40,1000,4000,FPGA_105_59_26,105,59,26,A2F_2810,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,460,40,1000,4000,FPGA_105_59_27,105,59,27,A2F_2811,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,460,40,1000,4000,FPGA_105_59_28,105,59,28,A2F_2812,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_29,105,59,29,A2F_2813,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_30,105,59,30,A2F_2814,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_31,105,59,31,A2F_2815,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_32,105,59,32,A2F_2816,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_33,105,59,33,A2F_2817,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_34,105,59,34,A2F_2818,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_35,105,59,35,A2F_2819,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_25,Bank_VR_3_25,FAKE,590,40,1000,5000,FPGA_105_59_36,105,59,36,A2F_2820,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,980,40,2000,1000,FPGA_105_59_37,105,59,37,A2F_2821,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,980,40,2000,1000,FPGA_105_59_38,105,59,38,A2F_2822,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_26,Bank_VR_3_26,FAKE,980,40,2000,1000,FPGA_105_59_39,105,59,39,A2F_2823,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,70,40,1000,1000,FPGA_105_60_0,105,60,0,F2A_2832,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_1,105,60,1,F2A_2833,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_2,105,60,2,F2A_2834,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_3,105,60,3,F2A_2835,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_4,105,60,4,F2A_2836,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_5,105,60,5,F2A_2837,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_6,105,60,6,F2A_2838,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_7,105,60,7,F2A_2839,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_8,105,60,8,F2A_2840,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_9,105,60,9,F2A_2841,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,200,40,1000,2000,FPGA_105_60_10,105,60,10,F2A_2842,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,330,40,1000,3000,FPGA_105_60_11,105,60,11,F2A_2843,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,330,40,1000,3000,FPGA_105_60_12,105,60,12,F2A_2844,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,330,40,1000,3000,FPGA_105_60_13,105,60,13,F2A_2845,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,330,40,1000,3000,FPGA_105_60_14,105,60,14,F2A_2846,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_15,105,60,15,F2A_2847,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_16,105,60,16,F2A_2848,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,720,40,1000,6000,FPGA_105_60_17,105,60,17,F2A_2849,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,720,40,1000,6000,FPGA_105_60_18,105,60,18,F2A_2850,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,720,40,1000,6000,FPGA_105_60_19,105,60,19,F2A_2851,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,720,40,1000,6000,FPGA_105_60_20,105,60,20,F2A_2852,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,720,40,1000,6000,FPGA_105_60_21,105,60,21,F2A_2853,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,720,40,1000,6000,FPGA_105_60_22,105,60,22,F2A_2854,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,720,40,1000,6000,FPGA_105_60_23,105,60,23,F2A_2855,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,460,40,1000,4000,FPGA_105_60_24,105,60,24,A2F_2856,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,460,40,1000,4000,FPGA_105_60_25,105,60,25,A2F_2857,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,460,40,1000,4000,FPGA_105_60_26,105,60,26,A2F_2858,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,460,40,1000,4000,FPGA_105_60_27,105,60,27,A2F_2859,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,460,40,1000,4000,FPGA_105_60_28,105,60,28,A2F_2860,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_29,105,60,29,A2F_2861,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_30,105,60,30,A2F_2862,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_31,105,60,31,A2F_2863,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_32,105,60,32,A2F_2864,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_33,105,60,33,A2F_2865,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_34,105,60,34,A2F_2866,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_35,105,60,35,A2F_2867,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_27,Bank_VR_3_27,FAKE,590,40,1000,5000,FPGA_105_60_36,105,60,36,A2F_2868,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,980,40,2000,1000,FPGA_105_60_37,105,60,37,A2F_2869,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,980,40,2000,1000,FPGA_105_60_38,105,60,38,A2F_2870,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_28,Bank_VR_3_28,FAKE,980,40,2000,1000,FPGA_105_60_39,105,60,39,A2F_2871,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,70,40,1000,1000,FPGA_105_61_0,105,61,0,F2A_2880,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_1,105,61,1,F2A_2881,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_2,105,61,2,F2A_2882,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_3,105,61,3,F2A_2883,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_4,105,61,4,F2A_2884,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_5,105,61,5,F2A_2885,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_6,105,61,6,F2A_2886,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_7,105,61,7,F2A_2887,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_8,105,61,8,F2A_2888,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_9,105,61,9,F2A_2889,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,200,40,1000,2000,FPGA_105_61_10,105,61,10,F2A_2890,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,330,40,1000,3000,FPGA_105_61_11,105,61,11,F2A_2891,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,330,40,1000,3000,FPGA_105_61_12,105,61,12,F2A_2892,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,330,40,1000,3000,FPGA_105_61_13,105,61,13,F2A_2893,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,330,40,1000,3000,FPGA_105_61_14,105,61,14,F2A_2894,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_15,105,61,15,F2A_2895,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_16,105,61,16,F2A_2896,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,720,40,1000,6000,FPGA_105_61_17,105,61,17,F2A_2897,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,720,40,1000,6000,FPGA_105_61_18,105,61,18,F2A_2898,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,720,40,1000,6000,FPGA_105_61_19,105,61,19,F2A_2899,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,720,40,1000,6000,FPGA_105_61_20,105,61,20,F2A_2900,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,720,40,1000,6000,FPGA_105_61_21,105,61,21,F2A_2901,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,720,40,1000,6000,FPGA_105_61_22,105,61,22,F2A_2902,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,720,40,1000,6000,FPGA_105_61_23,105,61,23,F2A_2903,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,460,40,1000,4000,FPGA_105_61_24,105,61,24,A2F_2904,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,460,40,1000,4000,FPGA_105_61_25,105,61,25,A2F_2905,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,460,40,1000,4000,FPGA_105_61_26,105,61,26,A2F_2906,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,460,40,1000,4000,FPGA_105_61_27,105,61,27,A2F_2907,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,460,40,1000,4000,FPGA_105_61_28,105,61,28,A2F_2908,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_29,105,61,29,A2F_2909,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_30,105,61,30,A2F_2910,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_31,105,61,31,A2F_2911,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_32,105,61,32,A2F_2912,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_33,105,61,33,A2F_2913,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_34,105,61,34,A2F_2914,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_35,105,61,35,A2F_2915,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_29,Bank_VR_3_29,FAKE,590,40,1000,5000,FPGA_105_61_36,105,61,36,A2F_2916,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,980,40,2000,1000,FPGA_105_61_37,105,61,37,A2F_2917,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,980,40,2000,1000,FPGA_105_61_38,105,61,38,A2F_2918,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_30,Bank_VR_3_30,FAKE,980,40,2000,1000,FPGA_105_61_39,105,61,39,A2F_2919,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,70,40,1000,1000,FPGA_105_62_0,105,62,0,F2A_2928,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_1,105,62,1,F2A_2929,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_2,105,62,2,F2A_2930,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_3,105,62,3,F2A_2931,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_4,105,62,4,F2A_2932,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_5,105,62,5,F2A_2933,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_6,105,62,6,F2A_2934,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_7,105,62,7,F2A_2935,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_8,105,62,8,F2A_2936,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_9,105,62,9,F2A_2937,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,200,40,1000,2000,FPGA_105_62_10,105,62,10,F2A_2938,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,330,40,1000,3000,FPGA_105_62_11,105,62,11,F2A_2939,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,330,40,1000,3000,FPGA_105_62_12,105,62,12,F2A_2940,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,330,40,1000,3000,FPGA_105_62_13,105,62,13,F2A_2941,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,330,40,1000,3000,FPGA_105_62_14,105,62,14,F2A_2942,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_15,105,62,15,F2A_2943,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_16,105,62,16,F2A_2944,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,720,40,1000,6000,FPGA_105_62_17,105,62,17,F2A_2945,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,720,40,1000,6000,FPGA_105_62_18,105,62,18,F2A_2946,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,720,40,1000,6000,FPGA_105_62_19,105,62,19,F2A_2947,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,720,40,1000,6000,FPGA_105_62_20,105,62,20,F2A_2948,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,720,40,1000,6000,FPGA_105_62_21,105,62,21,F2A_2949,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,720,40,1000,6000,FPGA_105_62_22,105,62,22,F2A_2950,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,720,40,1000,6000,FPGA_105_62_23,105,62,23,F2A_2951,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,460,40,1000,4000,FPGA_105_62_24,105,62,24,A2F_2952,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,460,40,1000,4000,FPGA_105_62_25,105,62,25,A2F_2953,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,460,40,1000,4000,FPGA_105_62_26,105,62,26,A2F_2954,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,460,40,1000,4000,FPGA_105_62_27,105,62,27,A2F_2955,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,460,40,1000,4000,FPGA_105_62_28,105,62,28,A2F_2956,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_29,105,62,29,A2F_2957,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_30,105,62,30,A2F_2958,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_31,105,62,31,A2F_2959,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_32,105,62,32,A2F_2960,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_33,105,62,33,A2F_2961,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_34,105,62,34,A2F_2962,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_35,105,62,35,A2F_2963,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_31,Bank_VR_3_31,FAKE,590,40,1000,5000,FPGA_105_62_36,105,62,36,A2F_2964,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,980,40,2000,1000,FPGA_105_62_37,105,62,37,A2F_2965,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,980,40,2000,1000,FPGA_105_62_38,105,62,38,A2F_2966,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_32,Bank_VR_3_32,FAKE,980,40,2000,1000,FPGA_105_62_39,105,62,39,A2F_2967,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,70,40,1000,1000,FPGA_105_63_0,105,63,0,F2A_2976,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_1,105,63,1,F2A_2977,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_2,105,63,2,F2A_2978,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_3,105,63,3,F2A_2979,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_4,105,63,4,F2A_2980,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_5,105,63,5,F2A_2981,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_6,105,63,6,F2A_2982,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_7,105,63,7,F2A_2983,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_8,105,63,8,F2A_2984,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_9,105,63,9,F2A_2985,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,200,40,1000,2000,FPGA_105_63_10,105,63,10,F2A_2986,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,330,40,1000,3000,FPGA_105_63_11,105,63,11,F2A_2987,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,330,40,1000,3000,FPGA_105_63_12,105,63,12,F2A_2988,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,330,40,1000,3000,FPGA_105_63_13,105,63,13,F2A_2989,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,330,40,1000,3000,FPGA_105_63_14,105,63,14,F2A_2990,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_15,105,63,15,F2A_2991,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_16,105,63,16,F2A_2992,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,720,40,1000,6000,FPGA_105_63_17,105,63,17,F2A_2993,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,720,40,1000,6000,FPGA_105_63_18,105,63,18,F2A_2994,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,720,40,1000,6000,FPGA_105_63_19,105,63,19,F2A_2995,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,720,40,1000,6000,FPGA_105_63_20,105,63,20,F2A_2996,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,720,40,1000,6000,FPGA_105_63_21,105,63,21,F2A_2997,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,720,40,1000,6000,FPGA_105_63_22,105,63,22,F2A_2998,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,720,40,1000,6000,FPGA_105_63_23,105,63,23,F2A_2999,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,460,40,1000,4000,FPGA_105_63_24,105,63,24,A2F_3000,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,460,40,1000,4000,FPGA_105_63_25,105,63,25,A2F_3001,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,460,40,1000,4000,FPGA_105_63_26,105,63,26,A2F_3002,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,460,40,1000,4000,FPGA_105_63_27,105,63,27,A2F_3003,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,460,40,1000,4000,FPGA_105_63_28,105,63,28,A2F_3004,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_29,105,63,29,A2F_3005,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_30,105,63,30,A2F_3006,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_31,105,63,31,A2F_3007,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_32,105,63,32,A2F_3008,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_33,105,63,33,A2F_3009,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_34,105,63,34,A2F_3010,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_35,105,63,35,A2F_3011,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_33,Bank_VR_3_33,FAKE,590,40,1000,5000,FPGA_105_63_36,105,63,36,A2F_3012,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,980,40,2000,1000,FPGA_105_63_37,105,63,37,A2F_3013,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,980,40,2000,1000,FPGA_105_63_38,105,63,38,A2F_3014,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_34,Bank_VR_3_34,FAKE,980,40,2000,1000,FPGA_105_63_39,105,63,39,A2F_3015,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,70,40,1000,1000,FPGA_105_64_0,105,64,0,F2A_3024,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_1,105,64,1,F2A_3025,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_2,105,64,2,F2A_3026,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_3,105,64,3,F2A_3027,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_4,105,64,4,F2A_3028,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_5,105,64,5,F2A_3029,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_6,105,64,6,F2A_3030,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_7,105,64,7,F2A_3031,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_8,105,64,8,F2A_3032,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_9,105,64,9,F2A_3033,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,200,40,1000,2000,FPGA_105_64_10,105,64,10,F2A_3034,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,330,40,1000,3000,FPGA_105_64_11,105,64,11,F2A_3035,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,330,40,1000,3000,FPGA_105_64_12,105,64,12,F2A_3036,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,330,40,1000,3000,FPGA_105_64_13,105,64,13,F2A_3037,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,330,40,1000,3000,FPGA_105_64_14,105,64,14,F2A_3038,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_15,105,64,15,F2A_3039,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_16,105,64,16,F2A_3040,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,720,40,1000,6000,FPGA_105_64_17,105,64,17,F2A_3041,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,720,40,1000,6000,FPGA_105_64_18,105,64,18,F2A_3042,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,720,40,1000,6000,FPGA_105_64_19,105,64,19,F2A_3043,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,720,40,1000,6000,FPGA_105_64_20,105,64,20,F2A_3044,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,720,40,1000,6000,FPGA_105_64_21,105,64,21,F2A_3045,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,720,40,1000,6000,FPGA_105_64_22,105,64,22,F2A_3046,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,720,40,1000,6000,FPGA_105_64_23,105,64,23,F2A_3047,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,460,40,1000,4000,FPGA_105_64_24,105,64,24,A2F_3048,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,460,40,1000,4000,FPGA_105_64_25,105,64,25,A2F_3049,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,460,40,1000,4000,FPGA_105_64_26,105,64,26,A2F_3050,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,460,40,1000,4000,FPGA_105_64_27,105,64,27,A2F_3051,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,460,40,1000,4000,FPGA_105_64_28,105,64,28,A2F_3052,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_29,105,64,29,A2F_3053,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_30,105,64,30,A2F_3054,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_31,105,64,31,A2F_3055,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_32,105,64,32,A2F_3056,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_33,105,64,33,A2F_3057,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_34,105,64,34,A2F_3058,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_35,105,64,35,A2F_3059,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_35,Bank_VR_3_35,FAKE,590,40,1000,5000,FPGA_105_64_36,105,64,36,A2F_3060,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,980,40,2000,1000,FPGA_105_64_37,105,64,37,A2F_3061,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,980,40,2000,1000,FPGA_105_64_38,105,64,38,A2F_3062,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_36,Bank_VR_3_36,FAKE,980,40,2000,1000,FPGA_105_64_39,105,64,39,A2F_3063,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,70,40,1000,1000,FPGA_105_65_0,105,65,0,F2A_3072,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_1,105,65,1,F2A_3073,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_2,105,65,2,F2A_3074,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_3,105,65,3,F2A_3075,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_4,105,65,4,F2A_3076,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_5,105,65,5,F2A_3077,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_6,105,65,6,F2A_3078,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_7,105,65,7,F2A_3079,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_8,105,65,8,F2A_3080,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_9,105,65,9,F2A_3081,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,200,40,1000,2000,FPGA_105_65_10,105,65,10,F2A_3082,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,330,40,1000,3000,FPGA_105_65_11,105,65,11,F2A_3083,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,330,40,1000,3000,FPGA_105_65_12,105,65,12,F2A_3084,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,330,40,1000,3000,FPGA_105_65_13,105,65,13,F2A_3085,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,330,40,1000,3000,FPGA_105_65_14,105,65,14,F2A_3086,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_15,105,65,15,F2A_3087,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_16,105,65,16,F2A_3088,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,720,40,1000,6000,FPGA_105_65_17,105,65,17,F2A_3089,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,720,40,1000,6000,FPGA_105_65_18,105,65,18,F2A_3090,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,720,40,1000,6000,FPGA_105_65_19,105,65,19,F2A_3091,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,720,40,1000,6000,FPGA_105_65_20,105,65,20,F2A_3092,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,720,40,1000,6000,FPGA_105_65_21,105,65,21,F2A_3093,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,720,40,1000,6000,FPGA_105_65_22,105,65,22,F2A_3094,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,720,40,1000,6000,FPGA_105_65_23,105,65,23,F2A_3095,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,460,40,1000,4000,FPGA_105_65_24,105,65,24,A2F_3096,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,460,40,1000,4000,FPGA_105_65_25,105,65,25,A2F_3097,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,460,40,1000,4000,FPGA_105_65_26,105,65,26,A2F_3098,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,460,40,1000,4000,FPGA_105_65_27,105,65,27,A2F_3099,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,460,40,1000,4000,FPGA_105_65_28,105,65,28,A2F_3100,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_29,105,65,29,A2F_3101,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_30,105,65,30,A2F_3102,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_31,105,65,31,A2F_3103,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_32,105,65,32,A2F_3104,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_33,105,65,33,A2F_3105,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_34,105,65,34,A2F_3106,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_35,105,65,35,A2F_3107,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_37,Bank_VR_3_37,FAKE,590,40,1000,5000,FPGA_105_65_36,105,65,36,A2F_3108,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,980,40,2000,1000,FPGA_105_65_37,105,65,37,A2F_3109,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,980,40,2000,1000,FPGA_105_65_38,105,65,38,A2F_3110,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_38,Bank_VR_3_38,FAKE,980,40,2000,1000,FPGA_105_65_39,105,65,39,A2F_3111,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,70,40,1000,1000,FPGA_105_66_0,105,66,0,F2A_3120,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_1,105,66,1,F2A_3121,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_2,105,66,2,F2A_3122,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_3,105,66,3,F2A_3123,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_4,105,66,4,F2A_3124,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_5,105,66,5,F2A_3125,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_6,105,66,6,F2A_3126,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_7,105,66,7,F2A_3127,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_8,105,66,8,F2A_3128,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_9,105,66,9,F2A_3129,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,200,40,1000,2000,FPGA_105_66_10,105,66,10,F2A_3130,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,330,40,1000,3000,FPGA_105_66_11,105,66,11,F2A_3131,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,330,40,1000,3000,FPGA_105_66_12,105,66,12,F2A_3132,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,330,40,1000,3000,FPGA_105_66_13,105,66,13,F2A_3133,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,330,40,1000,3000,FPGA_105_66_14,105,66,14,F2A_3134,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_15,105,66,15,F2A_3135,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_16,105,66,16,F2A_3136,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,720,40,1000,6000,FPGA_105_66_17,105,66,17,F2A_3137,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,720,40,1000,6000,FPGA_105_66_18,105,66,18,F2A_3138,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,720,40,1000,6000,FPGA_105_66_19,105,66,19,F2A_3139,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,720,40,1000,6000,FPGA_105_66_20,105,66,20,F2A_3140,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,720,40,1000,6000,FPGA_105_66_21,105,66,21,F2A_3141,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,720,40,1000,6000,FPGA_105_66_22,105,66,22,F2A_3142,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,720,40,1000,6000,FPGA_105_66_23,105,66,23,F2A_3143,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,460,40,1000,4000,FPGA_105_66_24,105,66,24,A2F_3144,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,460,40,1000,4000,FPGA_105_66_25,105,66,25,A2F_3145,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,460,40,1000,4000,FPGA_105_66_26,105,66,26,A2F_3146,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,460,40,1000,4000,FPGA_105_66_27,105,66,27,A2F_3147,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,460,40,1000,4000,FPGA_105_66_28,105,66,28,A2F_3148,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_29,105,66,29,A2F_3149,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_30,105,66,30,A2F_3150,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_31,105,66,31,A2F_3151,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_32,105,66,32,A2F_3152,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_33,105,66,33,A2F_3153,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_34,105,66,34,A2F_3154,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_35,105,66,35,A2F_3155,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_39,Bank_VR_3_39,FAKE,590,40,1000,5000,FPGA_105_66_36,105,66,36,A2F_3156,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,980,40,2000,1000,FPGA_105_66_37,105,66,37,A2F_3157,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,980,40,2000,1000,FPGA_105_66_38,105,66,38,A2F_3158,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_VR_3_40,Bank_VR_3_40,FAKE,980,40,2000,1000,FPGA_105_66_39,105,66,39,A2F_3159,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_0,1,0,0,F2A_0,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_1,1,0,1,F2A_1,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_2,1,0,2,F2A_2,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_3,1,0,3,F2A_3,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_4,1,0,4,F2A_4,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_5,1,0,5,F2A_5,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_6,1,0,6,F2A_6,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_7,1,0,7,F2A_7,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_1_0_8,1,0,8,F2A_8,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_1_0_24,1,0,24,A2F_24,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_1_0_25,1,0,25,A2F_25,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_1_0_26,1,0,26,A2F_26,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_1_0_27,1,0,27,A2F_27,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_1_0_28,1,0,28,A2F_28,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_1_0_29,1,0,29,A2F_29,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_1_0_30,1,0,30,A2F_30,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_1_0_31,1,0,31,A2F_31,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_1_0_32,1,0,32,A2F_32,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_1_0_33,1,0,33,A2F_33,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_1_0_34,1,0,34,A2F_34,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,70,40,1000,1000,FPGA_2_0_0,2,0,0,F2A_48,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_1,2,0,1,F2A_49,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_2,2,0,2,F2A_50,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_3,2,0,3,F2A_51,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_4,2,0,4,F2A_52,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_5,2,0,5,F2A_53,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_6,2,0,6,F2A_54,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_7,2,0,7,F2A_55,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_8,2,0,8,F2A_56,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_9,2,0,9,F2A_57,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,200,40,1000,2000,FPGA_2_0_10,2,0,10,F2A_58,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_2_0_11,2,0,11,F2A_59,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_2_0_12,2,0,12,F2A_60,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_2_0_13,2,0,13,F2A_61,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,330,40,1000,3000,FPGA_2_0_14,2,0,14,F2A_62,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_15,2,0,15,F2A_63,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_16,2,0,16,F2A_64,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,720,40,1000,6000,FPGA_2_0_17,2,0,17,F2A_65,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,720,40,1000,6000,FPGA_2_0_18,2,0,18,F2A_66,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,720,40,1000,6000,FPGA_2_0_19,2,0,19,F2A_67,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,720,40,1000,6000,FPGA_2_0_20,2,0,20,F2A_68,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,720,40,1000,6000,FPGA_2_0_21,2,0,21,F2A_69,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,720,40,1000,6000,FPGA_2_0_22,2,0,22,F2A_70,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,720,40,1000,6000,FPGA_2_0_23,2,0,23,F2A_71,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_2_0_24,2,0,24,A2F_72,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_2_0_25,2,0,25,A2F_73,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_2_0_26,2,0,26,A2F_74,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_2_0_27,2,0,27,A2F_75,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,460,40,1000,4000,FPGA_2_0_28,2,0,28,A2F_76,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_29,2,0,29,A2F_77,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_30,2,0,30,A2F_78,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_31,2,0,31,A2F_79,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_32,2,0,32,A2F_80,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_33,2,0,33,A2F_81,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_34,2,0,34,A2F_82,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_35,2,0,35,A2F_83,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_1,Bank_H_1_1,FAKE,590,40,1000,5000,FPGA_2_0_36,2,0,36,A2F_84,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,980,40,2000,1000,FPGA_2_0_37,2,0,37,A2F_85,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,980,40,2000,1000,FPGA_2_0_38,2,0,38,A2F_86,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_2,Bank_H_1_2,FAKE,980,40,2000,1000,FPGA_2_0_39,2,0,39,A2F_87,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,70,40,1000,1000,FPGA_3_0_0,3,0,0,F2A_96,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_1,3,0,1,F2A_97,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_2,3,0,2,F2A_98,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_3,3,0,3,F2A_99,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_4,3,0,4,F2A_100,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_5,3,0,5,F2A_101,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_6,3,0,6,F2A_102,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_7,3,0,7,F2A_103,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_8,3,0,8,F2A_104,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_9,3,0,9,F2A_105,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,200,40,1000,2000,FPGA_3_0_10,3,0,10,F2A_106,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,330,40,1000,3000,FPGA_3_0_11,3,0,11,F2A_107,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,330,40,1000,3000,FPGA_3_0_12,3,0,12,F2A_108,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,330,40,1000,3000,FPGA_3_0_13,3,0,13,F2A_109,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,330,40,1000,3000,FPGA_3_0_14,3,0,14,F2A_110,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_15,3,0,15,F2A_111,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_16,3,0,16,F2A_112,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,720,40,1000,6000,FPGA_3_0_17,3,0,17,F2A_113,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,720,40,1000,6000,FPGA_3_0_18,3,0,18,F2A_114,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,720,40,1000,6000,FPGA_3_0_19,3,0,19,F2A_115,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,720,40,1000,6000,FPGA_3_0_20,3,0,20,F2A_116,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,720,40,1000,6000,FPGA_3_0_21,3,0,21,F2A_117,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,720,40,1000,6000,FPGA_3_0_22,3,0,22,F2A_118,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,720,40,1000,6000,FPGA_3_0_23,3,0,23,F2A_119,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,460,40,1000,4000,FPGA_3_0_24,3,0,24,A2F_120,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,460,40,1000,4000,FPGA_3_0_25,3,0,25,A2F_121,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,460,40,1000,4000,FPGA_3_0_26,3,0,26,A2F_122,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,460,40,1000,4000,FPGA_3_0_27,3,0,27,A2F_123,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,460,40,1000,4000,FPGA_3_0_28,3,0,28,A2F_124,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_29,3,0,29,A2F_125,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_30,3,0,30,A2F_126,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_31,3,0,31,A2F_127,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_32,3,0,32,A2F_128,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_33,3,0,33,A2F_129,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_34,3,0,34,A2F_130,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_35,3,0,35,A2F_131,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_3,Bank_H_1_3,FAKE,590,40,1000,5000,FPGA_3_0_36,3,0,36,A2F_132,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,980,40,2000,1000,FPGA_3_0_37,3,0,37,A2F_133,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,980,40,2000,1000,FPGA_3_0_38,3,0,38,A2F_134,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_4,Bank_H_1_4,FAKE,980,40,2000,1000,FPGA_3_0_39,3,0,39,A2F_135,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,70,40,1000,1000,FPGA_4_0_0,4,0,0,F2A_144,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_1,4,0,1,F2A_145,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_2,4,0,2,F2A_146,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_3,4,0,3,F2A_147,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_4,4,0,4,F2A_148,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_5,4,0,5,F2A_149,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_6,4,0,6,F2A_150,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_7,4,0,7,F2A_151,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_8,4,0,8,F2A_152,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_9,4,0,9,F2A_153,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,200,40,1000,2000,FPGA_4_0_10,4,0,10,F2A_154,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,330,40,1000,3000,FPGA_4_0_11,4,0,11,F2A_155,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,330,40,1000,3000,FPGA_4_0_12,4,0,12,F2A_156,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,330,40,1000,3000,FPGA_4_0_13,4,0,13,F2A_157,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,330,40,1000,3000,FPGA_4_0_14,4,0,14,F2A_158,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_15,4,0,15,F2A_159,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_16,4,0,16,F2A_160,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,720,40,1000,6000,FPGA_4_0_17,4,0,17,F2A_161,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,720,40,1000,6000,FPGA_4_0_18,4,0,18,F2A_162,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,720,40,1000,6000,FPGA_4_0_19,4,0,19,F2A_163,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,720,40,1000,6000,FPGA_4_0_20,4,0,20,F2A_164,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,720,40,1000,6000,FPGA_4_0_21,4,0,21,F2A_165,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,720,40,1000,6000,FPGA_4_0_22,4,0,22,F2A_166,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,720,40,1000,6000,FPGA_4_0_23,4,0,23,F2A_167,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,460,40,1000,4000,FPGA_4_0_24,4,0,24,A2F_168,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,460,40,1000,4000,FPGA_4_0_25,4,0,25,A2F_169,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,460,40,1000,4000,FPGA_4_0_26,4,0,26,A2F_170,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,460,40,1000,4000,FPGA_4_0_27,4,0,27,A2F_171,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,460,40,1000,4000,FPGA_4_0_28,4,0,28,A2F_172,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_29,4,0,29,A2F_173,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_30,4,0,30,A2F_174,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_31,4,0,31,A2F_175,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_32,4,0,32,A2F_176,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_33,4,0,33,A2F_177,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_34,4,0,34,A2F_178,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_35,4,0,35,A2F_179,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_5,Bank_H_1_5,FAKE,590,40,1000,5000,FPGA_4_0_36,4,0,36,A2F_180,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,980,40,2000,1000,FPGA_4_0_37,4,0,37,A2F_181,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,980,40,2000,1000,FPGA_4_0_38,4,0,38,A2F_182,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_6,Bank_H_1_6,FAKE,980,40,2000,1000,FPGA_4_0_39,4,0,39,A2F_183,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,70,40,1000,1000,FPGA_5_0_0,5,0,0,F2A_192,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_1,5,0,1,F2A_193,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_2,5,0,2,F2A_194,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_3,5,0,3,F2A_195,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_4,5,0,4,F2A_196,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_5,5,0,5,F2A_197,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_6,5,0,6,F2A_198,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_7,5,0,7,F2A_199,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_8,5,0,8,F2A_200,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_9,5,0,9,F2A_201,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,200,40,1000,2000,FPGA_5_0_10,5,0,10,F2A_202,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,330,40,1000,3000,FPGA_5_0_11,5,0,11,F2A_203,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,330,40,1000,3000,FPGA_5_0_12,5,0,12,F2A_204,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,330,40,1000,3000,FPGA_5_0_13,5,0,13,F2A_205,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,330,40,1000,3000,FPGA_5_0_14,5,0,14,F2A_206,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_15,5,0,15,F2A_207,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_16,5,0,16,F2A_208,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,720,40,1000,6000,FPGA_5_0_17,5,0,17,F2A_209,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,720,40,1000,6000,FPGA_5_0_18,5,0,18,F2A_210,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,720,40,1000,6000,FPGA_5_0_19,5,0,19,F2A_211,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,720,40,1000,6000,FPGA_5_0_20,5,0,20,F2A_212,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,720,40,1000,6000,FPGA_5_0_21,5,0,21,F2A_213,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,720,40,1000,6000,FPGA_5_0_22,5,0,22,F2A_214,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,720,40,1000,6000,FPGA_5_0_23,5,0,23,F2A_215,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,460,40,1000,4000,FPGA_5_0_24,5,0,24,A2F_216,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,460,40,1000,4000,FPGA_5_0_25,5,0,25,A2F_217,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,460,40,1000,4000,FPGA_5_0_26,5,0,26,A2F_218,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,460,40,1000,4000,FPGA_5_0_27,5,0,27,A2F_219,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,460,40,1000,4000,FPGA_5_0_28,5,0,28,A2F_220,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_29,5,0,29,A2F_221,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_30,5,0,30,A2F_222,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_31,5,0,31,A2F_223,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_32,5,0,32,A2F_224,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_33,5,0,33,A2F_225,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_34,5,0,34,A2F_226,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_35,5,0,35,A2F_227,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_7,Bank_H_1_7,FAKE,590,40,1000,5000,FPGA_5_0_36,5,0,36,A2F_228,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,980,40,2000,1000,FPGA_5_0_37,5,0,37,A2F_229,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,980,40,2000,1000,FPGA_5_0_38,5,0,38,A2F_230,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_8,Bank_H_1_8,FAKE,980,40,2000,1000,FPGA_5_0_39,5,0,39,A2F_231,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,70,40,1000,1000,FPGA_6_0_0,6,0,0,F2A_240,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_1,6,0,1,F2A_241,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_2,6,0,2,F2A_242,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_3,6,0,3,F2A_243,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_4,6,0,4,F2A_244,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_5,6,0,5,F2A_245,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_6,6,0,6,F2A_246,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_7,6,0,7,F2A_247,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_8,6,0,8,F2A_248,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_9,6,0,9,F2A_249,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,200,40,1000,2000,FPGA_6_0_10,6,0,10,F2A_250,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,330,40,1000,3000,FPGA_6_0_11,6,0,11,F2A_251,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,330,40,1000,3000,FPGA_6_0_12,6,0,12,F2A_252,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,330,40,1000,3000,FPGA_6_0_13,6,0,13,F2A_253,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,330,40,1000,3000,FPGA_6_0_14,6,0,14,F2A_254,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_15,6,0,15,F2A_255,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_16,6,0,16,F2A_256,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,720,40,1000,6000,FPGA_6_0_17,6,0,17,F2A_257,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,720,40,1000,6000,FPGA_6_0_18,6,0,18,F2A_258,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,720,40,1000,6000,FPGA_6_0_19,6,0,19,F2A_259,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,720,40,1000,6000,FPGA_6_0_20,6,0,20,F2A_260,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,720,40,1000,6000,FPGA_6_0_21,6,0,21,F2A_261,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,720,40,1000,6000,FPGA_6_0_22,6,0,22,F2A_262,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,720,40,1000,6000,FPGA_6_0_23,6,0,23,F2A_263,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,460,40,1000,4000,FPGA_6_0_24,6,0,24,A2F_264,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,460,40,1000,4000,FPGA_6_0_25,6,0,25,A2F_265,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,460,40,1000,4000,FPGA_6_0_26,6,0,26,A2F_266,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,460,40,1000,4000,FPGA_6_0_27,6,0,27,A2F_267,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,460,40,1000,4000,FPGA_6_0_28,6,0,28,A2F_268,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_29,6,0,29,A2F_269,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_30,6,0,30,A2F_270,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_31,6,0,31,A2F_271,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_32,6,0,32,A2F_272,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_33,6,0,33,A2F_273,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_34,6,0,34,A2F_274,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_35,6,0,35,A2F_275,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_9,Bank_H_1_9,FAKE,590,40,1000,5000,FPGA_6_0_36,6,0,36,A2F_276,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,980,40,2000,1000,FPGA_6_0_37,6,0,37,A2F_277,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,980,40,2000,1000,FPGA_6_0_38,6,0,38,A2F_278,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_10,Bank_H_1_10,FAKE,980,40,2000,1000,FPGA_6_0_39,6,0,39,A2F_279,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,70,40,1000,1000,FPGA_7_0_0,7,0,0,F2A_288,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_1,7,0,1,F2A_289,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_2,7,0,2,F2A_290,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_3,7,0,3,F2A_291,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_4,7,0,4,F2A_292,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_5,7,0,5,F2A_293,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_6,7,0,6,F2A_294,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_7,7,0,7,F2A_295,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_8,7,0,8,F2A_296,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_9,7,0,9,F2A_297,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,200,40,1000,2000,FPGA_7_0_10,7,0,10,F2A_298,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,330,40,1000,3000,FPGA_7_0_11,7,0,11,F2A_299,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,330,40,1000,3000,FPGA_7_0_12,7,0,12,F2A_300,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,330,40,1000,3000,FPGA_7_0_13,7,0,13,F2A_301,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,330,40,1000,3000,FPGA_7_0_14,7,0,14,F2A_302,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_15,7,0,15,F2A_303,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_16,7,0,16,F2A_304,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,720,40,1000,6000,FPGA_7_0_17,7,0,17,F2A_305,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,720,40,1000,6000,FPGA_7_0_18,7,0,18,F2A_306,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,720,40,1000,6000,FPGA_7_0_19,7,0,19,F2A_307,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,720,40,1000,6000,FPGA_7_0_20,7,0,20,F2A_308,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,720,40,1000,6000,FPGA_7_0_21,7,0,21,F2A_309,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,720,40,1000,6000,FPGA_7_0_22,7,0,22,F2A_310,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,720,40,1000,6000,FPGA_7_0_23,7,0,23,F2A_311,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,460,40,1000,4000,FPGA_7_0_24,7,0,24,A2F_312,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,460,40,1000,4000,FPGA_7_0_25,7,0,25,A2F_313,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,460,40,1000,4000,FPGA_7_0_26,7,0,26,A2F_314,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,460,40,1000,4000,FPGA_7_0_27,7,0,27,A2F_315,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,460,40,1000,4000,FPGA_7_0_28,7,0,28,A2F_316,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_29,7,0,29,A2F_317,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_30,7,0,30,A2F_318,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_31,7,0,31,A2F_319,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_32,7,0,32,A2F_320,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_33,7,0,33,A2F_321,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_34,7,0,34,A2F_322,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_35,7,0,35,A2F_323,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_11,Bank_H_1_11,FAKE,590,40,1000,5000,FPGA_7_0_36,7,0,36,A2F_324,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,980,40,2000,1000,FPGA_7_0_37,7,0,37,A2F_325,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,980,40,2000,1000,FPGA_7_0_38,7,0,38,A2F_326,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_12,Bank_H_1_12,FAKE,980,40,2000,1000,FPGA_7_0_39,7,0,39,A2F_327,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,70,40,1000,1000,FPGA_8_0_0,8,0,0,F2A_336,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_1,8,0,1,F2A_337,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_2,8,0,2,F2A_338,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_3,8,0,3,F2A_339,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_4,8,0,4,F2A_340,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_5,8,0,5,F2A_341,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_6,8,0,6,F2A_342,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_7,8,0,7,F2A_343,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_8,8,0,8,F2A_344,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_9,8,0,9,F2A_345,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,200,40,1000,2000,FPGA_8_0_10,8,0,10,F2A_346,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,330,40,1000,3000,FPGA_8_0_11,8,0,11,F2A_347,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,330,40,1000,3000,FPGA_8_0_12,8,0,12,F2A_348,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,330,40,1000,3000,FPGA_8_0_13,8,0,13,F2A_349,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,330,40,1000,3000,FPGA_8_0_14,8,0,14,F2A_350,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_15,8,0,15,F2A_351,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_16,8,0,16,F2A_352,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,720,40,1000,6000,FPGA_8_0_17,8,0,17,F2A_353,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,720,40,1000,6000,FPGA_8_0_18,8,0,18,F2A_354,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,720,40,1000,6000,FPGA_8_0_19,8,0,19,F2A_355,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,720,40,1000,6000,FPGA_8_0_20,8,0,20,F2A_356,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,720,40,1000,6000,FPGA_8_0_21,8,0,21,F2A_357,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,720,40,1000,6000,FPGA_8_0_22,8,0,22,F2A_358,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,720,40,1000,6000,FPGA_8_0_23,8,0,23,F2A_359,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,460,40,1000,4000,FPGA_8_0_24,8,0,24,A2F_360,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,460,40,1000,4000,FPGA_8_0_25,8,0,25,A2F_361,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,460,40,1000,4000,FPGA_8_0_26,8,0,26,A2F_362,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,460,40,1000,4000,FPGA_8_0_27,8,0,27,A2F_363,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,460,40,1000,4000,FPGA_8_0_28,8,0,28,A2F_364,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_29,8,0,29,A2F_365,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_30,8,0,30,A2F_366,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_31,8,0,31,A2F_367,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_32,8,0,32,A2F_368,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_33,8,0,33,A2F_369,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_34,8,0,34,A2F_370,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_35,8,0,35,A2F_371,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_13,Bank_H_1_13,FAKE,590,40,1000,5000,FPGA_8_0_36,8,0,36,A2F_372,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,980,40,2000,1000,FPGA_8_0_37,8,0,37,A2F_373,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,980,40,2000,1000,FPGA_8_0_38,8,0,38,A2F_374,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_14,Bank_H_1_14,FAKE,980,40,2000,1000,FPGA_8_0_39,8,0,39,A2F_375,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,70,40,1000,1000,FPGA_9_0_0,9,0,0,F2A_384,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_1,9,0,1,F2A_385,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_2,9,0,2,F2A_386,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_3,9,0,3,F2A_387,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_4,9,0,4,F2A_388,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_5,9,0,5,F2A_389,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_6,9,0,6,F2A_390,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_7,9,0,7,F2A_391,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_8,9,0,8,F2A_392,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_9,9,0,9,F2A_393,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,200,40,1000,2000,FPGA_9_0_10,9,0,10,F2A_394,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,330,40,1000,3000,FPGA_9_0_11,9,0,11,F2A_395,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,330,40,1000,3000,FPGA_9_0_12,9,0,12,F2A_396,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,330,40,1000,3000,FPGA_9_0_13,9,0,13,F2A_397,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,330,40,1000,3000,FPGA_9_0_14,9,0,14,F2A_398,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_15,9,0,15,F2A_399,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_16,9,0,16,F2A_400,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,720,40,1000,6000,FPGA_9_0_17,9,0,17,F2A_401,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,720,40,1000,6000,FPGA_9_0_18,9,0,18,F2A_402,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,720,40,1000,6000,FPGA_9_0_19,9,0,19,F2A_403,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,720,40,1000,6000,FPGA_9_0_20,9,0,20,F2A_404,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,720,40,1000,6000,FPGA_9_0_21,9,0,21,F2A_405,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,720,40,1000,6000,FPGA_9_0_22,9,0,22,F2A_406,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,720,40,1000,6000,FPGA_9_0_23,9,0,23,F2A_407,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,460,40,1000,4000,FPGA_9_0_24,9,0,24,A2F_408,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,460,40,1000,4000,FPGA_9_0_25,9,0,25,A2F_409,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,460,40,1000,4000,FPGA_9_0_26,9,0,26,A2F_410,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,460,40,1000,4000,FPGA_9_0_27,9,0,27,A2F_411,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,460,40,1000,4000,FPGA_9_0_28,9,0,28,A2F_412,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_29,9,0,29,A2F_413,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_30,9,0,30,A2F_414,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_31,9,0,31,A2F_415,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_32,9,0,32,A2F_416,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_33,9,0,33,A2F_417,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_34,9,0,34,A2F_418,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_35,9,0,35,A2F_419,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_15,Bank_H_1_15,FAKE,590,40,1000,5000,FPGA_9_0_36,9,0,36,A2F_420,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,980,40,2000,1000,FPGA_9_0_37,9,0,37,A2F_421,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,980,40,2000,1000,FPGA_9_0_38,9,0,38,A2F_422,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_16,Bank_H_1_16,FAKE,980,40,2000,1000,FPGA_9_0_39,9,0,39,A2F_423,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,70,40,1000,1000,FPGA_10_0_0,10,0,0,F2A_432,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_1,10,0,1,F2A_433,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_2,10,0,2,F2A_434,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_3,10,0,3,F2A_435,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_4,10,0,4,F2A_436,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_5,10,0,5,F2A_437,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_6,10,0,6,F2A_438,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_7,10,0,7,F2A_439,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_8,10,0,8,F2A_440,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_9,10,0,9,F2A_441,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,200,40,1000,2000,FPGA_10_0_10,10,0,10,F2A_442,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,330,40,1000,3000,FPGA_10_0_11,10,0,11,F2A_443,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,330,40,1000,3000,FPGA_10_0_12,10,0,12,F2A_444,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,330,40,1000,3000,FPGA_10_0_13,10,0,13,F2A_445,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,330,40,1000,3000,FPGA_10_0_14,10,0,14,F2A_446,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_15,10,0,15,F2A_447,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_16,10,0,16,F2A_448,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,720,40,1000,6000,FPGA_10_0_17,10,0,17,F2A_449,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,720,40,1000,6000,FPGA_10_0_18,10,0,18,F2A_450,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,720,40,1000,6000,FPGA_10_0_19,10,0,19,F2A_451,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,720,40,1000,6000,FPGA_10_0_20,10,0,20,F2A_452,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,720,40,1000,6000,FPGA_10_0_21,10,0,21,F2A_453,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,720,40,1000,6000,FPGA_10_0_22,10,0,22,F2A_454,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,720,40,1000,6000,FPGA_10_0_23,10,0,23,F2A_455,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,460,40,1000,4000,FPGA_10_0_24,10,0,24,A2F_456,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,460,40,1000,4000,FPGA_10_0_25,10,0,25,A2F_457,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,460,40,1000,4000,FPGA_10_0_26,10,0,26,A2F_458,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,460,40,1000,4000,FPGA_10_0_27,10,0,27,A2F_459,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,460,40,1000,4000,FPGA_10_0_28,10,0,28,A2F_460,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_29,10,0,29,A2F_461,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_30,10,0,30,A2F_462,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_31,10,0,31,A2F_463,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_32,10,0,32,A2F_464,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_33,10,0,33,A2F_465,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_34,10,0,34,A2F_466,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_35,10,0,35,A2F_467,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_17,Bank_H_1_17,FAKE,590,40,1000,5000,FPGA_10_0_36,10,0,36,A2F_468,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,980,40,2000,1000,FPGA_10_0_37,10,0,37,A2F_469,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,980,40,2000,1000,FPGA_10_0_38,10,0,38,A2F_470,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_18,Bank_H_1_18,FAKE,980,40,2000,1000,FPGA_10_0_39,10,0,39,A2F_471,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,70,40,1000,1000,FPGA_11_0_0,11,0,0,F2A_480,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_1,11,0,1,F2A_481,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_2,11,0,2,F2A_482,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_3,11,0,3,F2A_483,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_4,11,0,4,F2A_484,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_5,11,0,5,F2A_485,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_6,11,0,6,F2A_486,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_7,11,0,7,F2A_487,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_8,11,0,8,F2A_488,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_9,11,0,9,F2A_489,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,200,40,1000,2000,FPGA_11_0_10,11,0,10,F2A_490,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,330,40,1000,3000,FPGA_11_0_11,11,0,11,F2A_491,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,330,40,1000,3000,FPGA_11_0_12,11,0,12,F2A_492,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,330,40,1000,3000,FPGA_11_0_13,11,0,13,F2A_493,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,330,40,1000,3000,FPGA_11_0_14,11,0,14,F2A_494,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_15,11,0,15,F2A_495,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_16,11,0,16,F2A_496,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,720,40,1000,6000,FPGA_11_0_17,11,0,17,F2A_497,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,720,40,1000,6000,FPGA_11_0_18,11,0,18,F2A_498,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,720,40,1000,6000,FPGA_11_0_19,11,0,19,F2A_499,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,720,40,1000,6000,FPGA_11_0_20,11,0,20,F2A_500,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,720,40,1000,6000,FPGA_11_0_21,11,0,21,F2A_501,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,720,40,1000,6000,FPGA_11_0_22,11,0,22,F2A_502,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,720,40,1000,6000,FPGA_11_0_23,11,0,23,F2A_503,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,460,40,1000,4000,FPGA_11_0_24,11,0,24,A2F_504,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,460,40,1000,4000,FPGA_11_0_25,11,0,25,A2F_505,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,460,40,1000,4000,FPGA_11_0_26,11,0,26,A2F_506,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,460,40,1000,4000,FPGA_11_0_27,11,0,27,A2F_507,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,460,40,1000,4000,FPGA_11_0_28,11,0,28,A2F_508,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_29,11,0,29,A2F_509,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_30,11,0,30,A2F_510,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_31,11,0,31,A2F_511,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_32,11,0,32,A2F_512,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_33,11,0,33,A2F_513,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_34,11,0,34,A2F_514,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_35,11,0,35,A2F_515,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_19,Bank_H_1_19,FAKE,590,40,1000,5000,FPGA_11_0_36,11,0,36,A2F_516,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,980,40,2000,1000,FPGA_11_0_37,11,0,37,A2F_517,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,980,40,2000,1000,FPGA_11_0_38,11,0,38,A2F_518,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_20,Bank_H_1_20,FAKE,980,40,2000,1000,FPGA_11_0_39,11,0,39,A2F_519,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_0,12,0,0,F2A_528,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_1,12,0,1,F2A_529,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_2,12,0,2,F2A_530,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_3,12,0,3,F2A_531,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_4,12,0,4,F2A_532,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_5,12,0,5,F2A_533,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_6,12,0,6,F2A_534,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_7,12,0,7,F2A_535,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_12_0_8,12,0,8,F2A_536,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_12_0_24,12,0,24,A2F_552,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_12_0_25,12,0,25,A2F_553,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_12_0_26,12,0,26,A2F_554,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_12_0_27,12,0,27,A2F_555,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_12_0_28,12,0,28,A2F_556,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_12_0_29,12,0,29,A2F_557,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_12_0_30,12,0,30,A2F_558,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_12_0_31,12,0,31,A2F_559,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_12_0_32,12,0,32,A2F_560,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_12_0_33,12,0,33,A2F_561,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_12_0_34,12,0,34,A2F_562,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,70,40,1000,1000,FPGA_13_0_0,13,0,0,F2A_576,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_1,13,0,1,F2A_577,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_2,13,0,2,F2A_578,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_3,13,0,3,F2A_579,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_4,13,0,4,F2A_580,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_5,13,0,5,F2A_581,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_6,13,0,6,F2A_582,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_7,13,0,7,F2A_583,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_8,13,0,8,F2A_584,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_9,13,0,9,F2A_585,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,200,40,1000,2000,FPGA_13_0_10,13,0,10,F2A_586,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_13_0_11,13,0,11,F2A_587,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_13_0_12,13,0,12,F2A_588,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_13_0_13,13,0,13,F2A_589,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,330,40,1000,3000,FPGA_13_0_14,13,0,14,F2A_590,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_15,13,0,15,F2A_591,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_16,13,0,16,F2A_592,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,720,40,1000,6000,FPGA_13_0_17,13,0,17,F2A_593,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,720,40,1000,6000,FPGA_13_0_18,13,0,18,F2A_594,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,720,40,1000,6000,FPGA_13_0_19,13,0,19,F2A_595,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,720,40,1000,6000,FPGA_13_0_20,13,0,20,F2A_596,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,720,40,1000,6000,FPGA_13_0_21,13,0,21,F2A_597,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,720,40,1000,6000,FPGA_13_0_22,13,0,22,F2A_598,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,720,40,1000,6000,FPGA_13_0_23,13,0,23,F2A_599,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_13_0_24,13,0,24,A2F_600,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_13_0_25,13,0,25,A2F_601,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_13_0_26,13,0,26,A2F_602,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_13_0_27,13,0,27,A2F_603,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,460,40,1000,4000,FPGA_13_0_28,13,0,28,A2F_604,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_29,13,0,29,A2F_605,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_30,13,0,30,A2F_606,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_31,13,0,31,A2F_607,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_32,13,0,32,A2F_608,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_33,13,0,33,A2F_609,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_34,13,0,34,A2F_610,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_35,13,0,35,A2F_611,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_21,Bank_H_1_21,FAKE,590,40,1000,5000,FPGA_13_0_36,13,0,36,A2F_612,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,980,40,2000,1000,FPGA_13_0_37,13,0,37,A2F_613,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,980,40,2000,1000,FPGA_13_0_38,13,0,38,A2F_614,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_22,Bank_H_1_22,FAKE,980,40,2000,1000,FPGA_13_0_39,13,0,39,A2F_615,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,70,40,1000,1000,FPGA_14_0_0,14,0,0,F2A_624,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_1,14,0,1,F2A_625,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_2,14,0,2,F2A_626,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_3,14,0,3,F2A_627,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_4,14,0,4,F2A_628,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_5,14,0,5,F2A_629,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_6,14,0,6,F2A_630,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_7,14,0,7,F2A_631,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_8,14,0,8,F2A_632,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_9,14,0,9,F2A_633,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,200,40,1000,2000,FPGA_14_0_10,14,0,10,F2A_634,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,330,40,1000,3000,FPGA_14_0_11,14,0,11,F2A_635,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,330,40,1000,3000,FPGA_14_0_12,14,0,12,F2A_636,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,330,40,1000,3000,FPGA_14_0_13,14,0,13,F2A_637,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,330,40,1000,3000,FPGA_14_0_14,14,0,14,F2A_638,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_15,14,0,15,F2A_639,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_16,14,0,16,F2A_640,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,720,40,1000,6000,FPGA_14_0_17,14,0,17,F2A_641,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,720,40,1000,6000,FPGA_14_0_18,14,0,18,F2A_642,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,720,40,1000,6000,FPGA_14_0_19,14,0,19,F2A_643,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,720,40,1000,6000,FPGA_14_0_20,14,0,20,F2A_644,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,720,40,1000,6000,FPGA_14_0_21,14,0,21,F2A_645,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,720,40,1000,6000,FPGA_14_0_22,14,0,22,F2A_646,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,720,40,1000,6000,FPGA_14_0_23,14,0,23,F2A_647,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,460,40,1000,4000,FPGA_14_0_24,14,0,24,A2F_648,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,460,40,1000,4000,FPGA_14_0_25,14,0,25,A2F_649,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,460,40,1000,4000,FPGA_14_0_26,14,0,26,A2F_650,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,460,40,1000,4000,FPGA_14_0_27,14,0,27,A2F_651,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,460,40,1000,4000,FPGA_14_0_28,14,0,28,A2F_652,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_29,14,0,29,A2F_653,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_30,14,0,30,A2F_654,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_31,14,0,31,A2F_655,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_32,14,0,32,A2F_656,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_33,14,0,33,A2F_657,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_34,14,0,34,A2F_658,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_35,14,0,35,A2F_659,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_23,Bank_H_1_23,FAKE,590,40,1000,5000,FPGA_14_0_36,14,0,36,A2F_660,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,980,40,2000,1000,FPGA_14_0_37,14,0,37,A2F_661,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,980,40,2000,1000,FPGA_14_0_38,14,0,38,A2F_662,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_24,Bank_H_1_24,FAKE,980,40,2000,1000,FPGA_14_0_39,14,0,39,A2F_663,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,70,40,1000,1000,FPGA_15_0_0,15,0,0,F2A_672,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_1,15,0,1,F2A_673,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_2,15,0,2,F2A_674,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_3,15,0,3,F2A_675,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_4,15,0,4,F2A_676,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_5,15,0,5,F2A_677,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_6,15,0,6,F2A_678,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_7,15,0,7,F2A_679,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_8,15,0,8,F2A_680,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_9,15,0,9,F2A_681,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,200,40,1000,2000,FPGA_15_0_10,15,0,10,F2A_682,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,330,40,1000,3000,FPGA_15_0_11,15,0,11,F2A_683,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,330,40,1000,3000,FPGA_15_0_12,15,0,12,F2A_684,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,330,40,1000,3000,FPGA_15_0_13,15,0,13,F2A_685,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,330,40,1000,3000,FPGA_15_0_14,15,0,14,F2A_686,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_15,15,0,15,F2A_687,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_16,15,0,16,F2A_688,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,720,40,1000,6000,FPGA_15_0_17,15,0,17,F2A_689,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,720,40,1000,6000,FPGA_15_0_18,15,0,18,F2A_690,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,720,40,1000,6000,FPGA_15_0_19,15,0,19,F2A_691,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,720,40,1000,6000,FPGA_15_0_20,15,0,20,F2A_692,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,720,40,1000,6000,FPGA_15_0_21,15,0,21,F2A_693,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,720,40,1000,6000,FPGA_15_0_22,15,0,22,F2A_694,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,720,40,1000,6000,FPGA_15_0_23,15,0,23,F2A_695,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,460,40,1000,4000,FPGA_15_0_24,15,0,24,A2F_696,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,460,40,1000,4000,FPGA_15_0_25,15,0,25,A2F_697,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,460,40,1000,4000,FPGA_15_0_26,15,0,26,A2F_698,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,460,40,1000,4000,FPGA_15_0_27,15,0,27,A2F_699,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,460,40,1000,4000,FPGA_15_0_28,15,0,28,A2F_700,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_29,15,0,29,A2F_701,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_30,15,0,30,A2F_702,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_31,15,0,31,A2F_703,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_32,15,0,32,A2F_704,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_33,15,0,33,A2F_705,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_34,15,0,34,A2F_706,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_35,15,0,35,A2F_707,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_25,Bank_H_1_25,FAKE,590,40,1000,5000,FPGA_15_0_36,15,0,36,A2F_708,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,980,40,2000,1000,FPGA_15_0_37,15,0,37,A2F_709,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,980,40,2000,1000,FPGA_15_0_38,15,0,38,A2F_710,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_26,Bank_H_1_26,FAKE,980,40,2000,1000,FPGA_15_0_39,15,0,39,A2F_711,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,70,40,1000,1000,FPGA_16_0_0,16,0,0,F2A_720,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_1,16,0,1,F2A_721,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_2,16,0,2,F2A_722,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_3,16,0,3,F2A_723,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_4,16,0,4,F2A_724,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_5,16,0,5,F2A_725,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_6,16,0,6,F2A_726,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_7,16,0,7,F2A_727,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_8,16,0,8,F2A_728,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_9,16,0,9,F2A_729,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,200,40,1000,2000,FPGA_16_0_10,16,0,10,F2A_730,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,330,40,1000,3000,FPGA_16_0_11,16,0,11,F2A_731,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,330,40,1000,3000,FPGA_16_0_12,16,0,12,F2A_732,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,330,40,1000,3000,FPGA_16_0_13,16,0,13,F2A_733,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,330,40,1000,3000,FPGA_16_0_14,16,0,14,F2A_734,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_15,16,0,15,F2A_735,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_16,16,0,16,F2A_736,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,720,40,1000,6000,FPGA_16_0_17,16,0,17,F2A_737,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,720,40,1000,6000,FPGA_16_0_18,16,0,18,F2A_738,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,720,40,1000,6000,FPGA_16_0_19,16,0,19,F2A_739,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,720,40,1000,6000,FPGA_16_0_20,16,0,20,F2A_740,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,720,40,1000,6000,FPGA_16_0_21,16,0,21,F2A_741,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,720,40,1000,6000,FPGA_16_0_22,16,0,22,F2A_742,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,720,40,1000,6000,FPGA_16_0_23,16,0,23,F2A_743,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,460,40,1000,4000,FPGA_16_0_24,16,0,24,A2F_744,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,460,40,1000,4000,FPGA_16_0_25,16,0,25,A2F_745,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,460,40,1000,4000,FPGA_16_0_26,16,0,26,A2F_746,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,460,40,1000,4000,FPGA_16_0_27,16,0,27,A2F_747,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,460,40,1000,4000,FPGA_16_0_28,16,0,28,A2F_748,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_29,16,0,29,A2F_749,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_30,16,0,30,A2F_750,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_31,16,0,31,A2F_751,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_32,16,0,32,A2F_752,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_33,16,0,33,A2F_753,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_34,16,0,34,A2F_754,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_35,16,0,35,A2F_755,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_27,Bank_H_1_27,FAKE,590,40,1000,5000,FPGA_16_0_36,16,0,36,A2F_756,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,980,40,2000,1000,FPGA_16_0_37,16,0,37,A2F_757,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,980,40,2000,1000,FPGA_16_0_38,16,0,38,A2F_758,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_28,Bank_H_1_28,FAKE,980,40,2000,1000,FPGA_16_0_39,16,0,39,A2F_759,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,70,40,1000,1000,FPGA_17_0_0,17,0,0,F2A_768,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_1,17,0,1,F2A_769,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_2,17,0,2,F2A_770,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_3,17,0,3,F2A_771,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_4,17,0,4,F2A_772,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_5,17,0,5,F2A_773,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_6,17,0,6,F2A_774,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_7,17,0,7,F2A_775,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_8,17,0,8,F2A_776,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_9,17,0,9,F2A_777,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,200,40,1000,2000,FPGA_17_0_10,17,0,10,F2A_778,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,330,40,1000,3000,FPGA_17_0_11,17,0,11,F2A_779,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,330,40,1000,3000,FPGA_17_0_12,17,0,12,F2A_780,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,330,40,1000,3000,FPGA_17_0_13,17,0,13,F2A_781,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,330,40,1000,3000,FPGA_17_0_14,17,0,14,F2A_782,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_15,17,0,15,F2A_783,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_16,17,0,16,F2A_784,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,720,40,1000,6000,FPGA_17_0_17,17,0,17,F2A_785,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,720,40,1000,6000,FPGA_17_0_18,17,0,18,F2A_786,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,720,40,1000,6000,FPGA_17_0_19,17,0,19,F2A_787,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,720,40,1000,6000,FPGA_17_0_20,17,0,20,F2A_788,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,720,40,1000,6000,FPGA_17_0_21,17,0,21,F2A_789,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,720,40,1000,6000,FPGA_17_0_22,17,0,22,F2A_790,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,720,40,1000,6000,FPGA_17_0_23,17,0,23,F2A_791,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,460,40,1000,4000,FPGA_17_0_24,17,0,24,A2F_792,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,460,40,1000,4000,FPGA_17_0_25,17,0,25,A2F_793,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,460,40,1000,4000,FPGA_17_0_26,17,0,26,A2F_794,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,460,40,1000,4000,FPGA_17_0_27,17,0,27,A2F_795,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,460,40,1000,4000,FPGA_17_0_28,17,0,28,A2F_796,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_29,17,0,29,A2F_797,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_30,17,0,30,A2F_798,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_31,17,0,31,A2F_799,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_32,17,0,32,A2F_800,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_33,17,0,33,A2F_801,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_34,17,0,34,A2F_802,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_35,17,0,35,A2F_803,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_29,Bank_H_1_29,FAKE,590,40,1000,5000,FPGA_17_0_36,17,0,36,A2F_804,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,980,40,2000,1000,FPGA_17_0_37,17,0,37,A2F_805,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,980,40,2000,1000,FPGA_17_0_38,17,0,38,A2F_806,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_30,Bank_H_1_30,FAKE,980,40,2000,1000,FPGA_17_0_39,17,0,39,A2F_807,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,70,40,1000,1000,FPGA_18_0_0,18,0,0,F2A_816,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_1,18,0,1,F2A_817,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_2,18,0,2,F2A_818,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_3,18,0,3,F2A_819,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_4,18,0,4,F2A_820,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_5,18,0,5,F2A_821,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_6,18,0,6,F2A_822,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_7,18,0,7,F2A_823,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_8,18,0,8,F2A_824,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_9,18,0,9,F2A_825,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,200,40,1000,2000,FPGA_18_0_10,18,0,10,F2A_826,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,330,40,1000,3000,FPGA_18_0_11,18,0,11,F2A_827,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,330,40,1000,3000,FPGA_18_0_12,18,0,12,F2A_828,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,330,40,1000,3000,FPGA_18_0_13,18,0,13,F2A_829,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,330,40,1000,3000,FPGA_18_0_14,18,0,14,F2A_830,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_15,18,0,15,F2A_831,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_16,18,0,16,F2A_832,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,720,40,1000,6000,FPGA_18_0_17,18,0,17,F2A_833,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,720,40,1000,6000,FPGA_18_0_18,18,0,18,F2A_834,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,720,40,1000,6000,FPGA_18_0_19,18,0,19,F2A_835,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,720,40,1000,6000,FPGA_18_0_20,18,0,20,F2A_836,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,720,40,1000,6000,FPGA_18_0_21,18,0,21,F2A_837,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,720,40,1000,6000,FPGA_18_0_22,18,0,22,F2A_838,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,720,40,1000,6000,FPGA_18_0_23,18,0,23,F2A_839,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,460,40,1000,4000,FPGA_18_0_24,18,0,24,A2F_840,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,460,40,1000,4000,FPGA_18_0_25,18,0,25,A2F_841,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,460,40,1000,4000,FPGA_18_0_26,18,0,26,A2F_842,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,460,40,1000,4000,FPGA_18_0_27,18,0,27,A2F_843,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,460,40,1000,4000,FPGA_18_0_28,18,0,28,A2F_844,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_29,18,0,29,A2F_845,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_30,18,0,30,A2F_846,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_31,18,0,31,A2F_847,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_32,18,0,32,A2F_848,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_33,18,0,33,A2F_849,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_34,18,0,34,A2F_850,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_35,18,0,35,A2F_851,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_31,Bank_H_1_31,FAKE,590,40,1000,5000,FPGA_18_0_36,18,0,36,A2F_852,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,980,40,2000,1000,FPGA_18_0_37,18,0,37,A2F_853,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,980,40,2000,1000,FPGA_18_0_38,18,0,38,A2F_854,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_32,Bank_H_1_32,FAKE,980,40,2000,1000,FPGA_18_0_39,18,0,39,A2F_855,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,70,40,1000,1000,FPGA_19_0_0,19,0,0,F2A_864,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_1,19,0,1,F2A_865,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_2,19,0,2,F2A_866,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_3,19,0,3,F2A_867,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_4,19,0,4,F2A_868,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_5,19,0,5,F2A_869,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_6,19,0,6,F2A_870,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_7,19,0,7,F2A_871,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_8,19,0,8,F2A_872,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_9,19,0,9,F2A_873,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,200,40,1000,2000,FPGA_19_0_10,19,0,10,F2A_874,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,330,40,1000,3000,FPGA_19_0_11,19,0,11,F2A_875,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,330,40,1000,3000,FPGA_19_0_12,19,0,12,F2A_876,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,330,40,1000,3000,FPGA_19_0_13,19,0,13,F2A_877,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,330,40,1000,3000,FPGA_19_0_14,19,0,14,F2A_878,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_15,19,0,15,F2A_879,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_16,19,0,16,F2A_880,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,720,40,1000,6000,FPGA_19_0_17,19,0,17,F2A_881,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,720,40,1000,6000,FPGA_19_0_18,19,0,18,F2A_882,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,720,40,1000,6000,FPGA_19_0_19,19,0,19,F2A_883,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,720,40,1000,6000,FPGA_19_0_20,19,0,20,F2A_884,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,720,40,1000,6000,FPGA_19_0_21,19,0,21,F2A_885,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,720,40,1000,6000,FPGA_19_0_22,19,0,22,F2A_886,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,720,40,1000,6000,FPGA_19_0_23,19,0,23,F2A_887,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,460,40,1000,4000,FPGA_19_0_24,19,0,24,A2F_888,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,460,40,1000,4000,FPGA_19_0_25,19,0,25,A2F_889,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,460,40,1000,4000,FPGA_19_0_26,19,0,26,A2F_890,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,460,40,1000,4000,FPGA_19_0_27,19,0,27,A2F_891,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,460,40,1000,4000,FPGA_19_0_28,19,0,28,A2F_892,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_29,19,0,29,A2F_893,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_30,19,0,30,A2F_894,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_31,19,0,31,A2F_895,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_32,19,0,32,A2F_896,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_33,19,0,33,A2F_897,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_34,19,0,34,A2F_898,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_35,19,0,35,A2F_899,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_33,Bank_H_1_33,FAKE,590,40,1000,5000,FPGA_19_0_36,19,0,36,A2F_900,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,980,40,2000,1000,FPGA_19_0_37,19,0,37,A2F_901,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,980,40,2000,1000,FPGA_19_0_38,19,0,38,A2F_902,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_34,Bank_H_1_34,FAKE,980,40,2000,1000,FPGA_19_0_39,19,0,39,A2F_903,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,70,40,1000,1000,FPGA_20_0_0,20,0,0,F2A_912,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_1,20,0,1,F2A_913,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_2,20,0,2,F2A_914,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_3,20,0,3,F2A_915,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_4,20,0,4,F2A_916,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_5,20,0,5,F2A_917,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_6,20,0,6,F2A_918,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_7,20,0,7,F2A_919,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_8,20,0,8,F2A_920,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_9,20,0,9,F2A_921,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,200,40,1000,2000,FPGA_20_0_10,20,0,10,F2A_922,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,330,40,1000,3000,FPGA_20_0_11,20,0,11,F2A_923,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,330,40,1000,3000,FPGA_20_0_12,20,0,12,F2A_924,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,330,40,1000,3000,FPGA_20_0_13,20,0,13,F2A_925,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,330,40,1000,3000,FPGA_20_0_14,20,0,14,F2A_926,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_15,20,0,15,F2A_927,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_16,20,0,16,F2A_928,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,720,40,1000,6000,FPGA_20_0_17,20,0,17,F2A_929,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,720,40,1000,6000,FPGA_20_0_18,20,0,18,F2A_930,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,720,40,1000,6000,FPGA_20_0_19,20,0,19,F2A_931,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,720,40,1000,6000,FPGA_20_0_20,20,0,20,F2A_932,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,720,40,1000,6000,FPGA_20_0_21,20,0,21,F2A_933,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,720,40,1000,6000,FPGA_20_0_22,20,0,22,F2A_934,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,720,40,1000,6000,FPGA_20_0_23,20,0,23,F2A_935,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,460,40,1000,4000,FPGA_20_0_24,20,0,24,A2F_936,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,460,40,1000,4000,FPGA_20_0_25,20,0,25,A2F_937,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,460,40,1000,4000,FPGA_20_0_26,20,0,26,A2F_938,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,460,40,1000,4000,FPGA_20_0_27,20,0,27,A2F_939,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,460,40,1000,4000,FPGA_20_0_28,20,0,28,A2F_940,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_29,20,0,29,A2F_941,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_30,20,0,30,A2F_942,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_31,20,0,31,A2F_943,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_32,20,0,32,A2F_944,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_33,20,0,33,A2F_945,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_34,20,0,34,A2F_946,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_35,20,0,35,A2F_947,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_35,Bank_H_1_35,FAKE,590,40,1000,5000,FPGA_20_0_36,20,0,36,A2F_948,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,980,40,2000,1000,FPGA_20_0_37,20,0,37,A2F_949,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,980,40,2000,1000,FPGA_20_0_38,20,0,38,A2F_950,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_36,Bank_H_1_36,FAKE,980,40,2000,1000,FPGA_20_0_39,20,0,39,A2F_951,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,70,40,1000,1000,FPGA_21_0_0,21,0,0,F2A_960,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_1,21,0,1,F2A_961,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_2,21,0,2,F2A_962,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_3,21,0,3,F2A_963,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_4,21,0,4,F2A_964,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_5,21,0,5,F2A_965,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_6,21,0,6,F2A_966,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_7,21,0,7,F2A_967,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_8,21,0,8,F2A_968,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_9,21,0,9,F2A_969,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,200,40,1000,2000,FPGA_21_0_10,21,0,10,F2A_970,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,330,40,1000,3000,FPGA_21_0_11,21,0,11,F2A_971,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,330,40,1000,3000,FPGA_21_0_12,21,0,12,F2A_972,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,330,40,1000,3000,FPGA_21_0_13,21,0,13,F2A_973,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,330,40,1000,3000,FPGA_21_0_14,21,0,14,F2A_974,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_15,21,0,15,F2A_975,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_16,21,0,16,F2A_976,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,720,40,1000,6000,FPGA_21_0_17,21,0,17,F2A_977,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,720,40,1000,6000,FPGA_21_0_18,21,0,18,F2A_978,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,720,40,1000,6000,FPGA_21_0_19,21,0,19,F2A_979,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,720,40,1000,6000,FPGA_21_0_20,21,0,20,F2A_980,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,720,40,1000,6000,FPGA_21_0_21,21,0,21,F2A_981,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,720,40,1000,6000,FPGA_21_0_22,21,0,22,F2A_982,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,720,40,1000,6000,FPGA_21_0_23,21,0,23,F2A_983,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,460,40,1000,4000,FPGA_21_0_24,21,0,24,A2F_984,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,460,40,1000,4000,FPGA_21_0_25,21,0,25,A2F_985,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,460,40,1000,4000,FPGA_21_0_26,21,0,26,A2F_986,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,460,40,1000,4000,FPGA_21_0_27,21,0,27,A2F_987,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,460,40,1000,4000,FPGA_21_0_28,21,0,28,A2F_988,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_29,21,0,29,A2F_989,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_30,21,0,30,A2F_990,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_31,21,0,31,A2F_991,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_32,21,0,32,A2F_992,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_33,21,0,33,A2F_993,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_34,21,0,34,A2F_994,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_35,21,0,35,A2F_995,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_37,Bank_H_1_37,FAKE,590,40,1000,5000,FPGA_21_0_36,21,0,36,A2F_996,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,980,40,2000,1000,FPGA_21_0_37,21,0,37,A2F_997,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,980,40,2000,1000,FPGA_21_0_38,21,0,38,A2F_998,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_38,Bank_H_1_38,FAKE,980,40,2000,1000,FPGA_21_0_39,21,0,39,A2F_999,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,70,40,1000,1000,FPGA_22_0_0,22,0,0,F2A_1008,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_1,22,0,1,F2A_1009,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_2,22,0,2,F2A_1010,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_3,22,0,3,F2A_1011,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_4,22,0,4,F2A_1012,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_5,22,0,5,F2A_1013,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_6,22,0,6,F2A_1014,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_7,22,0,7,F2A_1015,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_8,22,0,8,F2A_1016,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_9,22,0,9,F2A_1017,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,200,40,1000,2000,FPGA_22_0_10,22,0,10,F2A_1018,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,330,40,1000,3000,FPGA_22_0_11,22,0,11,F2A_1019,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,330,40,1000,3000,FPGA_22_0_12,22,0,12,F2A_1020,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,330,40,1000,3000,FPGA_22_0_13,22,0,13,F2A_1021,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,330,40,1000,3000,FPGA_22_0_14,22,0,14,F2A_1022,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_15,22,0,15,F2A_1023,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_16,22,0,16,F2A_1024,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,720,40,1000,6000,FPGA_22_0_17,22,0,17,F2A_1025,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,720,40,1000,6000,FPGA_22_0_18,22,0,18,F2A_1026,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,720,40,1000,6000,FPGA_22_0_19,22,0,19,F2A_1027,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,720,40,1000,6000,FPGA_22_0_20,22,0,20,F2A_1028,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,720,40,1000,6000,FPGA_22_0_21,22,0,21,F2A_1029,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,720,40,1000,6000,FPGA_22_0_22,22,0,22,F2A_1030,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,720,40,1000,6000,FPGA_22_0_23,22,0,23,F2A_1031,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,460,40,1000,4000,FPGA_22_0_24,22,0,24,A2F_1032,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,460,40,1000,4000,FPGA_22_0_25,22,0,25,A2F_1033,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,460,40,1000,4000,FPGA_22_0_26,22,0,26,A2F_1034,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,460,40,1000,4000,FPGA_22_0_27,22,0,27,A2F_1035,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,460,40,1000,4000,FPGA_22_0_28,22,0,28,A2F_1036,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_29,22,0,29,A2F_1037,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_30,22,0,30,A2F_1038,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_31,22,0,31,A2F_1039,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_32,22,0,32,A2F_1040,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_33,22,0,33,A2F_1041,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_34,22,0,34,A2F_1042,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_35,22,0,35,A2F_1043,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_39,Bank_H_1_39,FAKE,590,40,1000,5000,FPGA_22_0_36,22,0,36,A2F_1044,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,980,40,2000,1000,FPGA_22_0_37,22,0,37,A2F_1045,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,980,40,2000,1000,FPGA_22_0_38,22,0,38,A2F_1046,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_1_40,Bank_H_1_40,FAKE,980,40,2000,1000,FPGA_22_0_39,22,0,39,A2F_1047,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_0,23,0,0,F2A_1056,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_1,23,0,1,F2A_1057,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_2,23,0,2,F2A_1058,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_3,23,0,3,F2A_1059,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_4,23,0,4,F2A_1060,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_5,23,0,5,F2A_1061,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_6,23,0,6,F2A_1062,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_7,23,0,7,F2A_1063,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_23_0_8,23,0,8,F2A_1064,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_23_0_24,23,0,24,A2F_1080,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_23_0_25,23,0,25,A2F_1081,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_23_0_26,23,0,26,A2F_1082,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_23_0_27,23,0,27,A2F_1083,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_23_0_28,23,0,28,A2F_1084,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_23_0_29,23,0,29,A2F_1085,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_23_0_30,23,0,30,A2F_1086,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_23_0_31,23,0,31,A2F_1087,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_23_0_32,23,0,32,A2F_1088,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_23_0_33,23,0,33,A2F_1089,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_23_0_34,23,0,34,A2F_1090,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,70,40,1000,1000,FPGA_24_0_0,24,0,0,F2A_1104,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_1,24,0,1,F2A_1105,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_2,24,0,2,F2A_1106,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_3,24,0,3,F2A_1107,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_4,24,0,4,F2A_1108,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_5,24,0,5,F2A_1109,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_6,24,0,6,F2A_1110,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_7,24,0,7,F2A_1111,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_8,24,0,8,F2A_1112,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_9,24,0,9,F2A_1113,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,200,40,1000,2000,FPGA_24_0_10,24,0,10,F2A_1114,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_24_0_11,24,0,11,F2A_1115,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_24_0_12,24,0,12,F2A_1116,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_24_0_13,24,0,13,F2A_1117,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,330,40,1000,3000,FPGA_24_0_14,24,0,14,F2A_1118,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_15,24,0,15,F2A_1119,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_16,24,0,16,F2A_1120,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,720,40,1000,6000,FPGA_24_0_17,24,0,17,F2A_1121,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,720,40,1000,6000,FPGA_24_0_18,24,0,18,F2A_1122,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,720,40,1000,6000,FPGA_24_0_19,24,0,19,F2A_1123,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,720,40,1000,6000,FPGA_24_0_20,24,0,20,F2A_1124,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,720,40,1000,6000,FPGA_24_0_21,24,0,21,F2A_1125,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,720,40,1000,6000,FPGA_24_0_22,24,0,22,F2A_1126,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,720,40,1000,6000,FPGA_24_0_23,24,0,23,F2A_1127,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_24_0_24,24,0,24,A2F_1128,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_24_0_25,24,0,25,A2F_1129,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_24_0_26,24,0,26,A2F_1130,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_24_0_27,24,0,27,A2F_1131,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,460,40,1000,4000,FPGA_24_0_28,24,0,28,A2F_1132,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_29,24,0,29,A2F_1133,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_30,24,0,30,A2F_1134,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_31,24,0,31,A2F_1135,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_32,24,0,32,A2F_1136,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_33,24,0,33,A2F_1137,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_34,24,0,34,A2F_1138,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_35,24,0,35,A2F_1139,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_1,Bank_H_2_1,FAKE,590,40,1000,5000,FPGA_24_0_36,24,0,36,A2F_1140,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,980,40,2000,1000,FPGA_24_0_37,24,0,37,A2F_1141,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,980,40,2000,1000,FPGA_24_0_38,24,0,38,A2F_1142,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_2,Bank_H_2_2,FAKE,980,40,2000,1000,FPGA_24_0_39,24,0,39,A2F_1143,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,70,40,1000,1000,FPGA_25_0_0,25,0,0,F2A_1152,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_1,25,0,1,F2A_1153,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_2,25,0,2,F2A_1154,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_3,25,0,3,F2A_1155,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_4,25,0,4,F2A_1156,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_5,25,0,5,F2A_1157,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_6,25,0,6,F2A_1158,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_7,25,0,7,F2A_1159,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_8,25,0,8,F2A_1160,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_9,25,0,9,F2A_1161,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,200,40,1000,2000,FPGA_25_0_10,25,0,10,F2A_1162,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,330,40,1000,3000,FPGA_25_0_11,25,0,11,F2A_1163,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,330,40,1000,3000,FPGA_25_0_12,25,0,12,F2A_1164,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,330,40,1000,3000,FPGA_25_0_13,25,0,13,F2A_1165,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,330,40,1000,3000,FPGA_25_0_14,25,0,14,F2A_1166,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_15,25,0,15,F2A_1167,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_16,25,0,16,F2A_1168,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,720,40,1000,6000,FPGA_25_0_17,25,0,17,F2A_1169,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,720,40,1000,6000,FPGA_25_0_18,25,0,18,F2A_1170,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,720,40,1000,6000,FPGA_25_0_19,25,0,19,F2A_1171,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,720,40,1000,6000,FPGA_25_0_20,25,0,20,F2A_1172,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,720,40,1000,6000,FPGA_25_0_21,25,0,21,F2A_1173,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,720,40,1000,6000,FPGA_25_0_22,25,0,22,F2A_1174,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,720,40,1000,6000,FPGA_25_0_23,25,0,23,F2A_1175,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,460,40,1000,4000,FPGA_25_0_24,25,0,24,A2F_1176,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,460,40,1000,4000,FPGA_25_0_25,25,0,25,A2F_1177,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,460,40,1000,4000,FPGA_25_0_26,25,0,26,A2F_1178,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,460,40,1000,4000,FPGA_25_0_27,25,0,27,A2F_1179,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,460,40,1000,4000,FPGA_25_0_28,25,0,28,A2F_1180,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_29,25,0,29,A2F_1181,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_30,25,0,30,A2F_1182,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_31,25,0,31,A2F_1183,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_32,25,0,32,A2F_1184,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_33,25,0,33,A2F_1185,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_34,25,0,34,A2F_1186,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_35,25,0,35,A2F_1187,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_3,Bank_H_2_3,FAKE,590,40,1000,5000,FPGA_25_0_36,25,0,36,A2F_1188,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,980,40,2000,1000,FPGA_25_0_37,25,0,37,A2F_1189,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,980,40,2000,1000,FPGA_25_0_38,25,0,38,A2F_1190,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_4,Bank_H_2_4,FAKE,980,40,2000,1000,FPGA_25_0_39,25,0,39,A2F_1191,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,70,40,1000,1000,FPGA_26_0_0,26,0,0,F2A_1200,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_1,26,0,1,F2A_1201,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_2,26,0,2,F2A_1202,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_3,26,0,3,F2A_1203,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_4,26,0,4,F2A_1204,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_5,26,0,5,F2A_1205,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_6,26,0,6,F2A_1206,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_7,26,0,7,F2A_1207,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_8,26,0,8,F2A_1208,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_9,26,0,9,F2A_1209,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,200,40,1000,2000,FPGA_26_0_10,26,0,10,F2A_1210,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,330,40,1000,3000,FPGA_26_0_11,26,0,11,F2A_1211,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,330,40,1000,3000,FPGA_26_0_12,26,0,12,F2A_1212,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,330,40,1000,3000,FPGA_26_0_13,26,0,13,F2A_1213,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,330,40,1000,3000,FPGA_26_0_14,26,0,14,F2A_1214,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_15,26,0,15,F2A_1215,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_16,26,0,16,F2A_1216,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,720,40,1000,6000,FPGA_26_0_17,26,0,17,F2A_1217,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,720,40,1000,6000,FPGA_26_0_18,26,0,18,F2A_1218,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,720,40,1000,6000,FPGA_26_0_19,26,0,19,F2A_1219,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,720,40,1000,6000,FPGA_26_0_20,26,0,20,F2A_1220,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,720,40,1000,6000,FPGA_26_0_21,26,0,21,F2A_1221,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,720,40,1000,6000,FPGA_26_0_22,26,0,22,F2A_1222,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,720,40,1000,6000,FPGA_26_0_23,26,0,23,F2A_1223,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,460,40,1000,4000,FPGA_26_0_24,26,0,24,A2F_1224,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,460,40,1000,4000,FPGA_26_0_25,26,0,25,A2F_1225,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,460,40,1000,4000,FPGA_26_0_26,26,0,26,A2F_1226,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,460,40,1000,4000,FPGA_26_0_27,26,0,27,A2F_1227,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,460,40,1000,4000,FPGA_26_0_28,26,0,28,A2F_1228,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_29,26,0,29,A2F_1229,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_30,26,0,30,A2F_1230,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_31,26,0,31,A2F_1231,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_32,26,0,32,A2F_1232,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_33,26,0,33,A2F_1233,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_34,26,0,34,A2F_1234,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_35,26,0,35,A2F_1235,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_5,Bank_H_2_5,FAKE,590,40,1000,5000,FPGA_26_0_36,26,0,36,A2F_1236,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,980,40,2000,1000,FPGA_26_0_37,26,0,37,A2F_1237,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,980,40,2000,1000,FPGA_26_0_38,26,0,38,A2F_1238,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_6,Bank_H_2_6,FAKE,980,40,2000,1000,FPGA_26_0_39,26,0,39,A2F_1239,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,70,40,1000,1000,FPGA_27_0_0,27,0,0,F2A_1248,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_1,27,0,1,F2A_1249,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_2,27,0,2,F2A_1250,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_3,27,0,3,F2A_1251,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_4,27,0,4,F2A_1252,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_5,27,0,5,F2A_1253,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_6,27,0,6,F2A_1254,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_7,27,0,7,F2A_1255,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_8,27,0,8,F2A_1256,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_9,27,0,9,F2A_1257,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,200,40,1000,2000,FPGA_27_0_10,27,0,10,F2A_1258,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,330,40,1000,3000,FPGA_27_0_11,27,0,11,F2A_1259,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,330,40,1000,3000,FPGA_27_0_12,27,0,12,F2A_1260,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,330,40,1000,3000,FPGA_27_0_13,27,0,13,F2A_1261,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,330,40,1000,3000,FPGA_27_0_14,27,0,14,F2A_1262,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_15,27,0,15,F2A_1263,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_16,27,0,16,F2A_1264,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,720,40,1000,6000,FPGA_27_0_17,27,0,17,F2A_1265,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,720,40,1000,6000,FPGA_27_0_18,27,0,18,F2A_1266,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,720,40,1000,6000,FPGA_27_0_19,27,0,19,F2A_1267,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,720,40,1000,6000,FPGA_27_0_20,27,0,20,F2A_1268,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,720,40,1000,6000,FPGA_27_0_21,27,0,21,F2A_1269,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,720,40,1000,6000,FPGA_27_0_22,27,0,22,F2A_1270,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,720,40,1000,6000,FPGA_27_0_23,27,0,23,F2A_1271,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,460,40,1000,4000,FPGA_27_0_24,27,0,24,A2F_1272,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,460,40,1000,4000,FPGA_27_0_25,27,0,25,A2F_1273,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,460,40,1000,4000,FPGA_27_0_26,27,0,26,A2F_1274,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,460,40,1000,4000,FPGA_27_0_27,27,0,27,A2F_1275,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,460,40,1000,4000,FPGA_27_0_28,27,0,28,A2F_1276,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_29,27,0,29,A2F_1277,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_30,27,0,30,A2F_1278,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_31,27,0,31,A2F_1279,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_32,27,0,32,A2F_1280,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_33,27,0,33,A2F_1281,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_34,27,0,34,A2F_1282,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_35,27,0,35,A2F_1283,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_7,Bank_H_2_7,FAKE,590,40,1000,5000,FPGA_27_0_36,27,0,36,A2F_1284,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,980,40,2000,1000,FPGA_27_0_37,27,0,37,A2F_1285,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,980,40,2000,1000,FPGA_27_0_38,27,0,38,A2F_1286,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_8,Bank_H_2_8,FAKE,980,40,2000,1000,FPGA_27_0_39,27,0,39,A2F_1287,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,70,40,1000,1000,FPGA_28_0_0,28,0,0,F2A_1296,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_1,28,0,1,F2A_1297,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_2,28,0,2,F2A_1298,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_3,28,0,3,F2A_1299,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_4,28,0,4,F2A_1300,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_5,28,0,5,F2A_1301,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_6,28,0,6,F2A_1302,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_7,28,0,7,F2A_1303,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_8,28,0,8,F2A_1304,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_9,28,0,9,F2A_1305,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,200,40,1000,2000,FPGA_28_0_10,28,0,10,F2A_1306,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,330,40,1000,3000,FPGA_28_0_11,28,0,11,F2A_1307,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,330,40,1000,3000,FPGA_28_0_12,28,0,12,F2A_1308,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,330,40,1000,3000,FPGA_28_0_13,28,0,13,F2A_1309,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,330,40,1000,3000,FPGA_28_0_14,28,0,14,F2A_1310,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_15,28,0,15,F2A_1311,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_16,28,0,16,F2A_1312,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,720,40,1000,6000,FPGA_28_0_17,28,0,17,F2A_1313,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,720,40,1000,6000,FPGA_28_0_18,28,0,18,F2A_1314,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,720,40,1000,6000,FPGA_28_0_19,28,0,19,F2A_1315,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,720,40,1000,6000,FPGA_28_0_20,28,0,20,F2A_1316,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,720,40,1000,6000,FPGA_28_0_21,28,0,21,F2A_1317,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,720,40,1000,6000,FPGA_28_0_22,28,0,22,F2A_1318,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,720,40,1000,6000,FPGA_28_0_23,28,0,23,F2A_1319,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,460,40,1000,4000,FPGA_28_0_24,28,0,24,A2F_1320,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,460,40,1000,4000,FPGA_28_0_25,28,0,25,A2F_1321,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,460,40,1000,4000,FPGA_28_0_26,28,0,26,A2F_1322,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,460,40,1000,4000,FPGA_28_0_27,28,0,27,A2F_1323,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,460,40,1000,4000,FPGA_28_0_28,28,0,28,A2F_1324,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_29,28,0,29,A2F_1325,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_30,28,0,30,A2F_1326,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_31,28,0,31,A2F_1327,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_32,28,0,32,A2F_1328,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_33,28,0,33,A2F_1329,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_34,28,0,34,A2F_1330,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_35,28,0,35,A2F_1331,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_9,Bank_H_2_9,FAKE,590,40,1000,5000,FPGA_28_0_36,28,0,36,A2F_1332,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,980,40,2000,1000,FPGA_28_0_37,28,0,37,A2F_1333,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,980,40,2000,1000,FPGA_28_0_38,28,0,38,A2F_1334,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_10,Bank_H_2_10,FAKE,980,40,2000,1000,FPGA_28_0_39,28,0,39,A2F_1335,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,70,40,1000,1000,FPGA_29_0_0,29,0,0,F2A_1344,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_1,29,0,1,F2A_1345,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_2,29,0,2,F2A_1346,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_3,29,0,3,F2A_1347,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_4,29,0,4,F2A_1348,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_5,29,0,5,F2A_1349,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_6,29,0,6,F2A_1350,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_7,29,0,7,F2A_1351,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_8,29,0,8,F2A_1352,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_9,29,0,9,F2A_1353,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,200,40,1000,2000,FPGA_29_0_10,29,0,10,F2A_1354,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,330,40,1000,3000,FPGA_29_0_11,29,0,11,F2A_1355,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,330,40,1000,3000,FPGA_29_0_12,29,0,12,F2A_1356,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,330,40,1000,3000,FPGA_29_0_13,29,0,13,F2A_1357,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,330,40,1000,3000,FPGA_29_0_14,29,0,14,F2A_1358,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_15,29,0,15,F2A_1359,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_16,29,0,16,F2A_1360,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,720,40,1000,6000,FPGA_29_0_17,29,0,17,F2A_1361,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,720,40,1000,6000,FPGA_29_0_18,29,0,18,F2A_1362,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,720,40,1000,6000,FPGA_29_0_19,29,0,19,F2A_1363,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,720,40,1000,6000,FPGA_29_0_20,29,0,20,F2A_1364,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,720,40,1000,6000,FPGA_29_0_21,29,0,21,F2A_1365,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,720,40,1000,6000,FPGA_29_0_22,29,0,22,F2A_1366,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,720,40,1000,6000,FPGA_29_0_23,29,0,23,F2A_1367,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,460,40,1000,4000,FPGA_29_0_24,29,0,24,A2F_1368,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,460,40,1000,4000,FPGA_29_0_25,29,0,25,A2F_1369,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,460,40,1000,4000,FPGA_29_0_26,29,0,26,A2F_1370,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,460,40,1000,4000,FPGA_29_0_27,29,0,27,A2F_1371,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,460,40,1000,4000,FPGA_29_0_28,29,0,28,A2F_1372,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_29,29,0,29,A2F_1373,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_30,29,0,30,A2F_1374,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_31,29,0,31,A2F_1375,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_32,29,0,32,A2F_1376,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_33,29,0,33,A2F_1377,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_34,29,0,34,A2F_1378,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_35,29,0,35,A2F_1379,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_11,Bank_H_2_11,FAKE,590,40,1000,5000,FPGA_29_0_36,29,0,36,A2F_1380,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,980,40,2000,1000,FPGA_29_0_37,29,0,37,A2F_1381,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,980,40,2000,1000,FPGA_29_0_38,29,0,38,A2F_1382,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_12,Bank_H_2_12,FAKE,980,40,2000,1000,FPGA_29_0_39,29,0,39,A2F_1383,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,70,40,1000,1000,FPGA_30_0_0,30,0,0,F2A_1392,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_1,30,0,1,F2A_1393,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_2,30,0,2,F2A_1394,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_3,30,0,3,F2A_1395,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_4,30,0,4,F2A_1396,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_5,30,0,5,F2A_1397,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_6,30,0,6,F2A_1398,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_7,30,0,7,F2A_1399,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_8,30,0,8,F2A_1400,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_9,30,0,9,F2A_1401,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,200,40,1000,2000,FPGA_30_0_10,30,0,10,F2A_1402,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,330,40,1000,3000,FPGA_30_0_11,30,0,11,F2A_1403,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,330,40,1000,3000,FPGA_30_0_12,30,0,12,F2A_1404,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,330,40,1000,3000,FPGA_30_0_13,30,0,13,F2A_1405,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,330,40,1000,3000,FPGA_30_0_14,30,0,14,F2A_1406,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_15,30,0,15,F2A_1407,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_16,30,0,16,F2A_1408,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,720,40,1000,6000,FPGA_30_0_17,30,0,17,F2A_1409,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,720,40,1000,6000,FPGA_30_0_18,30,0,18,F2A_1410,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,720,40,1000,6000,FPGA_30_0_19,30,0,19,F2A_1411,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,720,40,1000,6000,FPGA_30_0_20,30,0,20,F2A_1412,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,720,40,1000,6000,FPGA_30_0_21,30,0,21,F2A_1413,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,720,40,1000,6000,FPGA_30_0_22,30,0,22,F2A_1414,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,720,40,1000,6000,FPGA_30_0_23,30,0,23,F2A_1415,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,460,40,1000,4000,FPGA_30_0_24,30,0,24,A2F_1416,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,460,40,1000,4000,FPGA_30_0_25,30,0,25,A2F_1417,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,460,40,1000,4000,FPGA_30_0_26,30,0,26,A2F_1418,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,460,40,1000,4000,FPGA_30_0_27,30,0,27,A2F_1419,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,460,40,1000,4000,FPGA_30_0_28,30,0,28,A2F_1420,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_29,30,0,29,A2F_1421,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_30,30,0,30,A2F_1422,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_31,30,0,31,A2F_1423,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_32,30,0,32,A2F_1424,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_33,30,0,33,A2F_1425,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_34,30,0,34,A2F_1426,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_35,30,0,35,A2F_1427,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_13,Bank_H_2_13,FAKE,590,40,1000,5000,FPGA_30_0_36,30,0,36,A2F_1428,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,980,40,2000,1000,FPGA_30_0_37,30,0,37,A2F_1429,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,980,40,2000,1000,FPGA_30_0_38,30,0,38,A2F_1430,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_14,Bank_H_2_14,FAKE,980,40,2000,1000,FPGA_30_0_39,30,0,39,A2F_1431,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,70,40,1000,1000,FPGA_31_0_0,31,0,0,F2A_1440,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_1,31,0,1,F2A_1441,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_2,31,0,2,F2A_1442,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_3,31,0,3,F2A_1443,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_4,31,0,4,F2A_1444,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_5,31,0,5,F2A_1445,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_6,31,0,6,F2A_1446,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_7,31,0,7,F2A_1447,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_8,31,0,8,F2A_1448,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_9,31,0,9,F2A_1449,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,200,40,1000,2000,FPGA_31_0_10,31,0,10,F2A_1450,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,330,40,1000,3000,FPGA_31_0_11,31,0,11,F2A_1451,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,330,40,1000,3000,FPGA_31_0_12,31,0,12,F2A_1452,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,330,40,1000,3000,FPGA_31_0_13,31,0,13,F2A_1453,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,330,40,1000,3000,FPGA_31_0_14,31,0,14,F2A_1454,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_15,31,0,15,F2A_1455,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_16,31,0,16,F2A_1456,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,720,40,1000,6000,FPGA_31_0_17,31,0,17,F2A_1457,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,720,40,1000,6000,FPGA_31_0_18,31,0,18,F2A_1458,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,720,40,1000,6000,FPGA_31_0_19,31,0,19,F2A_1459,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,720,40,1000,6000,FPGA_31_0_20,31,0,20,F2A_1460,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,720,40,1000,6000,FPGA_31_0_21,31,0,21,F2A_1461,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,720,40,1000,6000,FPGA_31_0_22,31,0,22,F2A_1462,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,720,40,1000,6000,FPGA_31_0_23,31,0,23,F2A_1463,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,460,40,1000,4000,FPGA_31_0_24,31,0,24,A2F_1464,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,460,40,1000,4000,FPGA_31_0_25,31,0,25,A2F_1465,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,460,40,1000,4000,FPGA_31_0_26,31,0,26,A2F_1466,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,460,40,1000,4000,FPGA_31_0_27,31,0,27,A2F_1467,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,460,40,1000,4000,FPGA_31_0_28,31,0,28,A2F_1468,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_29,31,0,29,A2F_1469,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_30,31,0,30,A2F_1470,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_31,31,0,31,A2F_1471,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_32,31,0,32,A2F_1472,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_33,31,0,33,A2F_1473,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_34,31,0,34,A2F_1474,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_35,31,0,35,A2F_1475,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_15,Bank_H_2_15,FAKE,590,40,1000,5000,FPGA_31_0_36,31,0,36,A2F_1476,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,980,40,2000,1000,FPGA_31_0_37,31,0,37,A2F_1477,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,980,40,2000,1000,FPGA_31_0_38,31,0,38,A2F_1478,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_16,Bank_H_2_16,FAKE,980,40,2000,1000,FPGA_31_0_39,31,0,39,A2F_1479,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,70,40,1000,1000,FPGA_32_0_0,32,0,0,F2A_1488,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_1,32,0,1,F2A_1489,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_2,32,0,2,F2A_1490,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_3,32,0,3,F2A_1491,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_4,32,0,4,F2A_1492,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_5,32,0,5,F2A_1493,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_6,32,0,6,F2A_1494,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_7,32,0,7,F2A_1495,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_8,32,0,8,F2A_1496,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_9,32,0,9,F2A_1497,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,200,40,1000,2000,FPGA_32_0_10,32,0,10,F2A_1498,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,330,40,1000,3000,FPGA_32_0_11,32,0,11,F2A_1499,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,330,40,1000,3000,FPGA_32_0_12,32,0,12,F2A_1500,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,330,40,1000,3000,FPGA_32_0_13,32,0,13,F2A_1501,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,330,40,1000,3000,FPGA_32_0_14,32,0,14,F2A_1502,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_15,32,0,15,F2A_1503,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_16,32,0,16,F2A_1504,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,720,40,1000,6000,FPGA_32_0_17,32,0,17,F2A_1505,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,720,40,1000,6000,FPGA_32_0_18,32,0,18,F2A_1506,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,720,40,1000,6000,FPGA_32_0_19,32,0,19,F2A_1507,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,720,40,1000,6000,FPGA_32_0_20,32,0,20,F2A_1508,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,720,40,1000,6000,FPGA_32_0_21,32,0,21,F2A_1509,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,720,40,1000,6000,FPGA_32_0_22,32,0,22,F2A_1510,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,720,40,1000,6000,FPGA_32_0_23,32,0,23,F2A_1511,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,460,40,1000,4000,FPGA_32_0_24,32,0,24,A2F_1512,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,460,40,1000,4000,FPGA_32_0_25,32,0,25,A2F_1513,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,460,40,1000,4000,FPGA_32_0_26,32,0,26,A2F_1514,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,460,40,1000,4000,FPGA_32_0_27,32,0,27,A2F_1515,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,460,40,1000,4000,FPGA_32_0_28,32,0,28,A2F_1516,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_29,32,0,29,A2F_1517,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_30,32,0,30,A2F_1518,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_31,32,0,31,A2F_1519,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_32,32,0,32,A2F_1520,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_33,32,0,33,A2F_1521,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_34,32,0,34,A2F_1522,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_35,32,0,35,A2F_1523,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_17,Bank_H_2_17,FAKE,590,40,1000,5000,FPGA_32_0_36,32,0,36,A2F_1524,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,980,40,2000,1000,FPGA_32_0_37,32,0,37,A2F_1525,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,980,40,2000,1000,FPGA_32_0_38,32,0,38,A2F_1526,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_18,Bank_H_2_18,FAKE,980,40,2000,1000,FPGA_32_0_39,32,0,39,A2F_1527,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,70,40,1000,1000,FPGA_33_0_0,33,0,0,F2A_1536,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_1,33,0,1,F2A_1537,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_2,33,0,2,F2A_1538,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_3,33,0,3,F2A_1539,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_4,33,0,4,F2A_1540,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_5,33,0,5,F2A_1541,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_6,33,0,6,F2A_1542,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_7,33,0,7,F2A_1543,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_8,33,0,8,F2A_1544,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_9,33,0,9,F2A_1545,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,200,40,1000,2000,FPGA_33_0_10,33,0,10,F2A_1546,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,330,40,1000,3000,FPGA_33_0_11,33,0,11,F2A_1547,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,330,40,1000,3000,FPGA_33_0_12,33,0,12,F2A_1548,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,330,40,1000,3000,FPGA_33_0_13,33,0,13,F2A_1549,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,330,40,1000,3000,FPGA_33_0_14,33,0,14,F2A_1550,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_15,33,0,15,F2A_1551,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_16,33,0,16,F2A_1552,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,720,40,1000,6000,FPGA_33_0_17,33,0,17,F2A_1553,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,720,40,1000,6000,FPGA_33_0_18,33,0,18,F2A_1554,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,720,40,1000,6000,FPGA_33_0_19,33,0,19,F2A_1555,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,720,40,1000,6000,FPGA_33_0_20,33,0,20,F2A_1556,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,720,40,1000,6000,FPGA_33_0_21,33,0,21,F2A_1557,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,720,40,1000,6000,FPGA_33_0_22,33,0,22,F2A_1558,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,720,40,1000,6000,FPGA_33_0_23,33,0,23,F2A_1559,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,460,40,1000,4000,FPGA_33_0_24,33,0,24,A2F_1560,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,460,40,1000,4000,FPGA_33_0_25,33,0,25,A2F_1561,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,460,40,1000,4000,FPGA_33_0_26,33,0,26,A2F_1562,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,460,40,1000,4000,FPGA_33_0_27,33,0,27,A2F_1563,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,460,40,1000,4000,FPGA_33_0_28,33,0,28,A2F_1564,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_29,33,0,29,A2F_1565,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_30,33,0,30,A2F_1566,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_31,33,0,31,A2F_1567,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_32,33,0,32,A2F_1568,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_33,33,0,33,A2F_1569,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_34,33,0,34,A2F_1570,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_35,33,0,35,A2F_1571,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_19,Bank_H_2_19,FAKE,590,40,1000,5000,FPGA_33_0_36,33,0,36,A2F_1572,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,980,40,2000,1000,FPGA_33_0_37,33,0,37,A2F_1573,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,980,40,2000,1000,FPGA_33_0_38,33,0,38,A2F_1574,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_20,Bank_H_2_20,FAKE,980,40,2000,1000,FPGA_33_0_39,33,0,39,A2F_1575,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_0,34,0,0,F2A_1584,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_1,34,0,1,F2A_1585,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_2,34,0,2,F2A_1586,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_3,34,0,3,F2A_1587,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_4,34,0,4,F2A_1588,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_5,34,0,5,F2A_1589,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_6,34,0,6,F2A_1590,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_7,34,0,7,F2A_1591,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_34_0_8,34,0,8,F2A_1592,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_34_0_24,34,0,24,A2F_1608,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_34_0_25,34,0,25,A2F_1609,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_34_0_26,34,0,26,A2F_1610,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_34_0_27,34,0,27,A2F_1611,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_34_0_28,34,0,28,A2F_1612,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_34_0_29,34,0,29,A2F_1613,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_34_0_30,34,0,30,A2F_1614,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_34_0_31,34,0,31,A2F_1615,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_34_0_32,34,0,32,A2F_1616,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_34_0_33,34,0,33,A2F_1617,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_34_0_34,34,0,34,A2F_1618,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,70,40,1000,1000,FPGA_35_0_0,35,0,0,F2A_1632,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_1,35,0,1,F2A_1633,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_2,35,0,2,F2A_1634,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_3,35,0,3,F2A_1635,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_4,35,0,4,F2A_1636,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_5,35,0,5,F2A_1637,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_6,35,0,6,F2A_1638,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_7,35,0,7,F2A_1639,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_8,35,0,8,F2A_1640,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_9,35,0,9,F2A_1641,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,200,40,1000,2000,FPGA_35_0_10,35,0,10,F2A_1642,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_35_0_11,35,0,11,F2A_1643,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_35_0_12,35,0,12,F2A_1644,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_35_0_13,35,0,13,F2A_1645,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,330,40,1000,3000,FPGA_35_0_14,35,0,14,F2A_1646,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_15,35,0,15,F2A_1647,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_16,35,0,16,F2A_1648,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,720,40,1000,6000,FPGA_35_0_17,35,0,17,F2A_1649,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,720,40,1000,6000,FPGA_35_0_18,35,0,18,F2A_1650,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,720,40,1000,6000,FPGA_35_0_19,35,0,19,F2A_1651,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,720,40,1000,6000,FPGA_35_0_20,35,0,20,F2A_1652,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,720,40,1000,6000,FPGA_35_0_21,35,0,21,F2A_1653,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,720,40,1000,6000,FPGA_35_0_22,35,0,22,F2A_1654,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,720,40,1000,6000,FPGA_35_0_23,35,0,23,F2A_1655,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_35_0_24,35,0,24,A2F_1656,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_35_0_25,35,0,25,A2F_1657,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_35_0_26,35,0,26,A2F_1658,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_35_0_27,35,0,27,A2F_1659,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,460,40,1000,4000,FPGA_35_0_28,35,0,28,A2F_1660,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_29,35,0,29,A2F_1661,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_30,35,0,30,A2F_1662,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_31,35,0,31,A2F_1663,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_32,35,0,32,A2F_1664,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_33,35,0,33,A2F_1665,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_34,35,0,34,A2F_1666,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_35,35,0,35,A2F_1667,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_21,Bank_H_2_21,FAKE,590,40,1000,5000,FPGA_35_0_36,35,0,36,A2F_1668,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,980,40,2000,1000,FPGA_35_0_37,35,0,37,A2F_1669,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,980,40,2000,1000,FPGA_35_0_38,35,0,38,A2F_1670,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_22,Bank_H_2_22,FAKE,980,40,2000,1000,FPGA_35_0_39,35,0,39,A2F_1671,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,70,40,1000,1000,FPGA_36_0_0,36,0,0,F2A_1680,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_1,36,0,1,F2A_1681,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_2,36,0,2,F2A_1682,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_3,36,0,3,F2A_1683,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_4,36,0,4,F2A_1684,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_5,36,0,5,F2A_1685,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_6,36,0,6,F2A_1686,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_7,36,0,7,F2A_1687,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_8,36,0,8,F2A_1688,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_9,36,0,9,F2A_1689,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,200,40,1000,2000,FPGA_36_0_10,36,0,10,F2A_1690,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,330,40,1000,3000,FPGA_36_0_11,36,0,11,F2A_1691,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,330,40,1000,3000,FPGA_36_0_12,36,0,12,F2A_1692,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,330,40,1000,3000,FPGA_36_0_13,36,0,13,F2A_1693,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,330,40,1000,3000,FPGA_36_0_14,36,0,14,F2A_1694,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_15,36,0,15,F2A_1695,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_16,36,0,16,F2A_1696,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,720,40,1000,6000,FPGA_36_0_17,36,0,17,F2A_1697,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,720,40,1000,6000,FPGA_36_0_18,36,0,18,F2A_1698,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,720,40,1000,6000,FPGA_36_0_19,36,0,19,F2A_1699,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,720,40,1000,6000,FPGA_36_0_20,36,0,20,F2A_1700,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,720,40,1000,6000,FPGA_36_0_21,36,0,21,F2A_1701,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,720,40,1000,6000,FPGA_36_0_22,36,0,22,F2A_1702,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,720,40,1000,6000,FPGA_36_0_23,36,0,23,F2A_1703,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,460,40,1000,4000,FPGA_36_0_24,36,0,24,A2F_1704,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,460,40,1000,4000,FPGA_36_0_25,36,0,25,A2F_1705,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,460,40,1000,4000,FPGA_36_0_26,36,0,26,A2F_1706,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,460,40,1000,4000,FPGA_36_0_27,36,0,27,A2F_1707,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,460,40,1000,4000,FPGA_36_0_28,36,0,28,A2F_1708,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_29,36,0,29,A2F_1709,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_30,36,0,30,A2F_1710,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_31,36,0,31,A2F_1711,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_32,36,0,32,A2F_1712,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_33,36,0,33,A2F_1713,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_34,36,0,34,A2F_1714,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_35,36,0,35,A2F_1715,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_23,Bank_H_2_23,FAKE,590,40,1000,5000,FPGA_36_0_36,36,0,36,A2F_1716,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,980,40,2000,1000,FPGA_36_0_37,36,0,37,A2F_1717,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,980,40,2000,1000,FPGA_36_0_38,36,0,38,A2F_1718,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_24,Bank_H_2_24,FAKE,980,40,2000,1000,FPGA_36_0_39,36,0,39,A2F_1719,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,70,40,1000,1000,FPGA_37_0_0,37,0,0,F2A_1728,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_1,37,0,1,F2A_1729,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_2,37,0,2,F2A_1730,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_3,37,0,3,F2A_1731,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_4,37,0,4,F2A_1732,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_5,37,0,5,F2A_1733,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_6,37,0,6,F2A_1734,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_7,37,0,7,F2A_1735,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_8,37,0,8,F2A_1736,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_9,37,0,9,F2A_1737,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,200,40,1000,2000,FPGA_37_0_10,37,0,10,F2A_1738,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,330,40,1000,3000,FPGA_37_0_11,37,0,11,F2A_1739,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,330,40,1000,3000,FPGA_37_0_12,37,0,12,F2A_1740,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,330,40,1000,3000,FPGA_37_0_13,37,0,13,F2A_1741,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,330,40,1000,3000,FPGA_37_0_14,37,0,14,F2A_1742,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_15,37,0,15,F2A_1743,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_16,37,0,16,F2A_1744,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,720,40,1000,6000,FPGA_37_0_17,37,0,17,F2A_1745,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,720,40,1000,6000,FPGA_37_0_18,37,0,18,F2A_1746,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,720,40,1000,6000,FPGA_37_0_19,37,0,19,F2A_1747,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,720,40,1000,6000,FPGA_37_0_20,37,0,20,F2A_1748,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,720,40,1000,6000,FPGA_37_0_21,37,0,21,F2A_1749,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,720,40,1000,6000,FPGA_37_0_22,37,0,22,F2A_1750,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,720,40,1000,6000,FPGA_37_0_23,37,0,23,F2A_1751,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,460,40,1000,4000,FPGA_37_0_24,37,0,24,A2F_1752,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,460,40,1000,4000,FPGA_37_0_25,37,0,25,A2F_1753,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,460,40,1000,4000,FPGA_37_0_26,37,0,26,A2F_1754,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,460,40,1000,4000,FPGA_37_0_27,37,0,27,A2F_1755,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,460,40,1000,4000,FPGA_37_0_28,37,0,28,A2F_1756,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_29,37,0,29,A2F_1757,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_30,37,0,30,A2F_1758,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_31,37,0,31,A2F_1759,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_32,37,0,32,A2F_1760,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_33,37,0,33,A2F_1761,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_34,37,0,34,A2F_1762,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_35,37,0,35,A2F_1763,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_25,Bank_H_2_25,FAKE,590,40,1000,5000,FPGA_37_0_36,37,0,36,A2F_1764,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,980,40,2000,1000,FPGA_37_0_37,37,0,37,A2F_1765,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,980,40,2000,1000,FPGA_37_0_38,37,0,38,A2F_1766,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_26,Bank_H_2_26,FAKE,980,40,2000,1000,FPGA_37_0_39,37,0,39,A2F_1767,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,70,40,1000,1000,FPGA_38_0_0,38,0,0,F2A_1776,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_1,38,0,1,F2A_1777,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_2,38,0,2,F2A_1778,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_3,38,0,3,F2A_1779,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_4,38,0,4,F2A_1780,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_5,38,0,5,F2A_1781,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_6,38,0,6,F2A_1782,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_7,38,0,7,F2A_1783,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_8,38,0,8,F2A_1784,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_9,38,0,9,F2A_1785,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,200,40,1000,2000,FPGA_38_0_10,38,0,10,F2A_1786,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,330,40,1000,3000,FPGA_38_0_11,38,0,11,F2A_1787,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,330,40,1000,3000,FPGA_38_0_12,38,0,12,F2A_1788,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,330,40,1000,3000,FPGA_38_0_13,38,0,13,F2A_1789,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,330,40,1000,3000,FPGA_38_0_14,38,0,14,F2A_1790,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_15,38,0,15,F2A_1791,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_16,38,0,16,F2A_1792,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,720,40,1000,6000,FPGA_38_0_17,38,0,17,F2A_1793,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,720,40,1000,6000,FPGA_38_0_18,38,0,18,F2A_1794,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,720,40,1000,6000,FPGA_38_0_19,38,0,19,F2A_1795,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,720,40,1000,6000,FPGA_38_0_20,38,0,20,F2A_1796,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,720,40,1000,6000,FPGA_38_0_21,38,0,21,F2A_1797,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,720,40,1000,6000,FPGA_38_0_22,38,0,22,F2A_1798,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,720,40,1000,6000,FPGA_38_0_23,38,0,23,F2A_1799,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,460,40,1000,4000,FPGA_38_0_24,38,0,24,A2F_1800,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,460,40,1000,4000,FPGA_38_0_25,38,0,25,A2F_1801,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,460,40,1000,4000,FPGA_38_0_26,38,0,26,A2F_1802,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,460,40,1000,4000,FPGA_38_0_27,38,0,27,A2F_1803,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,460,40,1000,4000,FPGA_38_0_28,38,0,28,A2F_1804,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_29,38,0,29,A2F_1805,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_30,38,0,30,A2F_1806,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_31,38,0,31,A2F_1807,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_32,38,0,32,A2F_1808,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_33,38,0,33,A2F_1809,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_34,38,0,34,A2F_1810,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_35,38,0,35,A2F_1811,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_27,Bank_H_2_27,FAKE,590,40,1000,5000,FPGA_38_0_36,38,0,36,A2F_1812,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,980,40,2000,1000,FPGA_38_0_37,38,0,37,A2F_1813,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,980,40,2000,1000,FPGA_38_0_38,38,0,38,A2F_1814,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_28,Bank_H_2_28,FAKE,980,40,2000,1000,FPGA_38_0_39,38,0,39,A2F_1815,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,70,40,1000,1000,FPGA_39_0_0,39,0,0,F2A_1824,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_1,39,0,1,F2A_1825,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_2,39,0,2,F2A_1826,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_3,39,0,3,F2A_1827,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_4,39,0,4,F2A_1828,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_5,39,0,5,F2A_1829,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_6,39,0,6,F2A_1830,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_7,39,0,7,F2A_1831,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_8,39,0,8,F2A_1832,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_9,39,0,9,F2A_1833,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,200,40,1000,2000,FPGA_39_0_10,39,0,10,F2A_1834,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,330,40,1000,3000,FPGA_39_0_11,39,0,11,F2A_1835,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,330,40,1000,3000,FPGA_39_0_12,39,0,12,F2A_1836,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,330,40,1000,3000,FPGA_39_0_13,39,0,13,F2A_1837,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,330,40,1000,3000,FPGA_39_0_14,39,0,14,F2A_1838,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_15,39,0,15,F2A_1839,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_16,39,0,16,F2A_1840,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,720,40,1000,6000,FPGA_39_0_17,39,0,17,F2A_1841,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,720,40,1000,6000,FPGA_39_0_18,39,0,18,F2A_1842,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,720,40,1000,6000,FPGA_39_0_19,39,0,19,F2A_1843,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,720,40,1000,6000,FPGA_39_0_20,39,0,20,F2A_1844,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,720,40,1000,6000,FPGA_39_0_21,39,0,21,F2A_1845,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,720,40,1000,6000,FPGA_39_0_22,39,0,22,F2A_1846,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,720,40,1000,6000,FPGA_39_0_23,39,0,23,F2A_1847,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,460,40,1000,4000,FPGA_39_0_24,39,0,24,A2F_1848,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,460,40,1000,4000,FPGA_39_0_25,39,0,25,A2F_1849,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,460,40,1000,4000,FPGA_39_0_26,39,0,26,A2F_1850,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,460,40,1000,4000,FPGA_39_0_27,39,0,27,A2F_1851,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,460,40,1000,4000,FPGA_39_0_28,39,0,28,A2F_1852,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_29,39,0,29,A2F_1853,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_30,39,0,30,A2F_1854,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_31,39,0,31,A2F_1855,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_32,39,0,32,A2F_1856,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_33,39,0,33,A2F_1857,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_34,39,0,34,A2F_1858,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_35,39,0,35,A2F_1859,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_29,Bank_H_2_29,FAKE,590,40,1000,5000,FPGA_39_0_36,39,0,36,A2F_1860,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,980,40,2000,1000,FPGA_39_0_37,39,0,37,A2F_1861,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,980,40,2000,1000,FPGA_39_0_38,39,0,38,A2F_1862,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_30,Bank_H_2_30,FAKE,980,40,2000,1000,FPGA_39_0_39,39,0,39,A2F_1863,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,70,40,1000,1000,FPGA_40_0_0,40,0,0,F2A_1872,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_1,40,0,1,F2A_1873,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_2,40,0,2,F2A_1874,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_3,40,0,3,F2A_1875,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_4,40,0,4,F2A_1876,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_5,40,0,5,F2A_1877,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_6,40,0,6,F2A_1878,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_7,40,0,7,F2A_1879,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_8,40,0,8,F2A_1880,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_9,40,0,9,F2A_1881,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,200,40,1000,2000,FPGA_40_0_10,40,0,10,F2A_1882,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,330,40,1000,3000,FPGA_40_0_11,40,0,11,F2A_1883,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,330,40,1000,3000,FPGA_40_0_12,40,0,12,F2A_1884,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,330,40,1000,3000,FPGA_40_0_13,40,0,13,F2A_1885,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,330,40,1000,3000,FPGA_40_0_14,40,0,14,F2A_1886,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_15,40,0,15,F2A_1887,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_16,40,0,16,F2A_1888,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,720,40,1000,6000,FPGA_40_0_17,40,0,17,F2A_1889,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,720,40,1000,6000,FPGA_40_0_18,40,0,18,F2A_1890,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,720,40,1000,6000,FPGA_40_0_19,40,0,19,F2A_1891,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,720,40,1000,6000,FPGA_40_0_20,40,0,20,F2A_1892,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,720,40,1000,6000,FPGA_40_0_21,40,0,21,F2A_1893,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,720,40,1000,6000,FPGA_40_0_22,40,0,22,F2A_1894,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,720,40,1000,6000,FPGA_40_0_23,40,0,23,F2A_1895,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,460,40,1000,4000,FPGA_40_0_24,40,0,24,A2F_1896,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,460,40,1000,4000,FPGA_40_0_25,40,0,25,A2F_1897,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,460,40,1000,4000,FPGA_40_0_26,40,0,26,A2F_1898,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,460,40,1000,4000,FPGA_40_0_27,40,0,27,A2F_1899,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,460,40,1000,4000,FPGA_40_0_28,40,0,28,A2F_1900,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_29,40,0,29,A2F_1901,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_30,40,0,30,A2F_1902,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_31,40,0,31,A2F_1903,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_32,40,0,32,A2F_1904,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_33,40,0,33,A2F_1905,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_34,40,0,34,A2F_1906,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_35,40,0,35,A2F_1907,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_31,Bank_H_2_31,FAKE,590,40,1000,5000,FPGA_40_0_36,40,0,36,A2F_1908,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,980,40,2000,1000,FPGA_40_0_37,40,0,37,A2F_1909,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,980,40,2000,1000,FPGA_40_0_38,40,0,38,A2F_1910,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_32,Bank_H_2_32,FAKE,980,40,2000,1000,FPGA_40_0_39,40,0,39,A2F_1911,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,70,40,1000,1000,FPGA_41_0_0,41,0,0,F2A_1920,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_1,41,0,1,F2A_1921,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_2,41,0,2,F2A_1922,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_3,41,0,3,F2A_1923,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_4,41,0,4,F2A_1924,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_5,41,0,5,F2A_1925,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_6,41,0,6,F2A_1926,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_7,41,0,7,F2A_1927,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_8,41,0,8,F2A_1928,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_9,41,0,9,F2A_1929,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,200,40,1000,2000,FPGA_41_0_10,41,0,10,F2A_1930,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,330,40,1000,3000,FPGA_41_0_11,41,0,11,F2A_1931,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,330,40,1000,3000,FPGA_41_0_12,41,0,12,F2A_1932,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,330,40,1000,3000,FPGA_41_0_13,41,0,13,F2A_1933,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,330,40,1000,3000,FPGA_41_0_14,41,0,14,F2A_1934,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_15,41,0,15,F2A_1935,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_16,41,0,16,F2A_1936,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,720,40,1000,6000,FPGA_41_0_17,41,0,17,F2A_1937,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,720,40,1000,6000,FPGA_41_0_18,41,0,18,F2A_1938,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,720,40,1000,6000,FPGA_41_0_19,41,0,19,F2A_1939,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,720,40,1000,6000,FPGA_41_0_20,41,0,20,F2A_1940,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,720,40,1000,6000,FPGA_41_0_21,41,0,21,F2A_1941,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,720,40,1000,6000,FPGA_41_0_22,41,0,22,F2A_1942,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,720,40,1000,6000,FPGA_41_0_23,41,0,23,F2A_1943,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,460,40,1000,4000,FPGA_41_0_24,41,0,24,A2F_1944,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,460,40,1000,4000,FPGA_41_0_25,41,0,25,A2F_1945,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,460,40,1000,4000,FPGA_41_0_26,41,0,26,A2F_1946,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,460,40,1000,4000,FPGA_41_0_27,41,0,27,A2F_1947,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,460,40,1000,4000,FPGA_41_0_28,41,0,28,A2F_1948,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_29,41,0,29,A2F_1949,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_30,41,0,30,A2F_1950,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_31,41,0,31,A2F_1951,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_32,41,0,32,A2F_1952,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_33,41,0,33,A2F_1953,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_34,41,0,34,A2F_1954,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_35,41,0,35,A2F_1955,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_33,Bank_H_2_33,FAKE,590,40,1000,5000,FPGA_41_0_36,41,0,36,A2F_1956,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,980,40,2000,1000,FPGA_41_0_37,41,0,37,A2F_1957,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,980,40,2000,1000,FPGA_41_0_38,41,0,38,A2F_1958,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_34,Bank_H_2_34,FAKE,980,40,2000,1000,FPGA_41_0_39,41,0,39,A2F_1959,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,70,40,1000,1000,FPGA_42_0_0,42,0,0,F2A_1968,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_1,42,0,1,F2A_1969,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_2,42,0,2,F2A_1970,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_3,42,0,3,F2A_1971,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_4,42,0,4,F2A_1972,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_5,42,0,5,F2A_1973,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_6,42,0,6,F2A_1974,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_7,42,0,7,F2A_1975,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_8,42,0,8,F2A_1976,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_9,42,0,9,F2A_1977,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,200,40,1000,2000,FPGA_42_0_10,42,0,10,F2A_1978,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,330,40,1000,3000,FPGA_42_0_11,42,0,11,F2A_1979,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,330,40,1000,3000,FPGA_42_0_12,42,0,12,F2A_1980,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,330,40,1000,3000,FPGA_42_0_13,42,0,13,F2A_1981,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,330,40,1000,3000,FPGA_42_0_14,42,0,14,F2A_1982,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_15,42,0,15,F2A_1983,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_16,42,0,16,F2A_1984,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,720,40,1000,6000,FPGA_42_0_17,42,0,17,F2A_1985,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,720,40,1000,6000,FPGA_42_0_18,42,0,18,F2A_1986,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,720,40,1000,6000,FPGA_42_0_19,42,0,19,F2A_1987,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,720,40,1000,6000,FPGA_42_0_20,42,0,20,F2A_1988,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,720,40,1000,6000,FPGA_42_0_21,42,0,21,F2A_1989,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,720,40,1000,6000,FPGA_42_0_22,42,0,22,F2A_1990,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,720,40,1000,6000,FPGA_42_0_23,42,0,23,F2A_1991,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,460,40,1000,4000,FPGA_42_0_24,42,0,24,A2F_1992,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,460,40,1000,4000,FPGA_42_0_25,42,0,25,A2F_1993,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,460,40,1000,4000,FPGA_42_0_26,42,0,26,A2F_1994,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,460,40,1000,4000,FPGA_42_0_27,42,0,27,A2F_1995,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,460,40,1000,4000,FPGA_42_0_28,42,0,28,A2F_1996,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_29,42,0,29,A2F_1997,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_30,42,0,30,A2F_1998,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_31,42,0,31,A2F_1999,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_32,42,0,32,A2F_2000,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_33,42,0,33,A2F_2001,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_34,42,0,34,A2F_2002,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_35,42,0,35,A2F_2003,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_35,Bank_H_2_35,FAKE,590,40,1000,5000,FPGA_42_0_36,42,0,36,A2F_2004,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,980,40,2000,1000,FPGA_42_0_37,42,0,37,A2F_2005,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,980,40,2000,1000,FPGA_42_0_38,42,0,38,A2F_2006,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_36,Bank_H_2_36,FAKE,980,40,2000,1000,FPGA_42_0_39,42,0,39,A2F_2007,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,70,40,1000,1000,FPGA_43_0_0,43,0,0,F2A_2016,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_1,43,0,1,F2A_2017,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_2,43,0,2,F2A_2018,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_3,43,0,3,F2A_2019,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_4,43,0,4,F2A_2020,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_5,43,0,5,F2A_2021,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_6,43,0,6,F2A_2022,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_7,43,0,7,F2A_2023,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_8,43,0,8,F2A_2024,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_9,43,0,9,F2A_2025,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,200,40,1000,2000,FPGA_43_0_10,43,0,10,F2A_2026,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,330,40,1000,3000,FPGA_43_0_11,43,0,11,F2A_2027,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,330,40,1000,3000,FPGA_43_0_12,43,0,12,F2A_2028,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,330,40,1000,3000,FPGA_43_0_13,43,0,13,F2A_2029,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,330,40,1000,3000,FPGA_43_0_14,43,0,14,F2A_2030,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_15,43,0,15,F2A_2031,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_16,43,0,16,F2A_2032,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,720,40,1000,6000,FPGA_43_0_17,43,0,17,F2A_2033,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,720,40,1000,6000,FPGA_43_0_18,43,0,18,F2A_2034,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,720,40,1000,6000,FPGA_43_0_19,43,0,19,F2A_2035,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,720,40,1000,6000,FPGA_43_0_20,43,0,20,F2A_2036,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,720,40,1000,6000,FPGA_43_0_21,43,0,21,F2A_2037,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,720,40,1000,6000,FPGA_43_0_22,43,0,22,F2A_2038,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,720,40,1000,6000,FPGA_43_0_23,43,0,23,F2A_2039,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,460,40,1000,4000,FPGA_43_0_24,43,0,24,A2F_2040,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,460,40,1000,4000,FPGA_43_0_25,43,0,25,A2F_2041,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,460,40,1000,4000,FPGA_43_0_26,43,0,26,A2F_2042,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,460,40,1000,4000,FPGA_43_0_27,43,0,27,A2F_2043,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,460,40,1000,4000,FPGA_43_0_28,43,0,28,A2F_2044,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_29,43,0,29,A2F_2045,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_30,43,0,30,A2F_2046,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_31,43,0,31,A2F_2047,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_32,43,0,32,A2F_2048,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_33,43,0,33,A2F_2049,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_34,43,0,34,A2F_2050,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_35,43,0,35,A2F_2051,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_37,Bank_H_2_37,FAKE,590,40,1000,5000,FPGA_43_0_36,43,0,36,A2F_2052,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,980,40,2000,1000,FPGA_43_0_37,43,0,37,A2F_2053,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,980,40,2000,1000,FPGA_43_0_38,43,0,38,A2F_2054,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_38,Bank_H_2_38,FAKE,980,40,2000,1000,FPGA_43_0_39,43,0,39,A2F_2055,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,70,40,1000,1000,FPGA_44_0_0,44,0,0,F2A_2064,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_1,44,0,1,F2A_2065,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_2,44,0,2,F2A_2066,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_3,44,0,3,F2A_2067,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_4,44,0,4,F2A_2068,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_5,44,0,5,F2A_2069,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_6,44,0,6,F2A_2070,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_7,44,0,7,F2A_2071,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_8,44,0,8,F2A_2072,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_9,44,0,9,F2A_2073,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,200,40,1000,2000,FPGA_44_0_10,44,0,10,F2A_2074,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,330,40,1000,3000,FPGA_44_0_11,44,0,11,F2A_2075,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,330,40,1000,3000,FPGA_44_0_12,44,0,12,F2A_2076,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,330,40,1000,3000,FPGA_44_0_13,44,0,13,F2A_2077,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,330,40,1000,3000,FPGA_44_0_14,44,0,14,F2A_2078,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_15,44,0,15,F2A_2079,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_16,44,0,16,F2A_2080,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,720,40,1000,6000,FPGA_44_0_17,44,0,17,F2A_2081,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,720,40,1000,6000,FPGA_44_0_18,44,0,18,F2A_2082,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,720,40,1000,6000,FPGA_44_0_19,44,0,19,F2A_2083,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,720,40,1000,6000,FPGA_44_0_20,44,0,20,F2A_2084,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,720,40,1000,6000,FPGA_44_0_21,44,0,21,F2A_2085,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,720,40,1000,6000,FPGA_44_0_22,44,0,22,F2A_2086,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,720,40,1000,6000,FPGA_44_0_23,44,0,23,F2A_2087,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,460,40,1000,4000,FPGA_44_0_24,44,0,24,A2F_2088,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,460,40,1000,4000,FPGA_44_0_25,44,0,25,A2F_2089,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,460,40,1000,4000,FPGA_44_0_26,44,0,26,A2F_2090,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,460,40,1000,4000,FPGA_44_0_27,44,0,27,A2F_2091,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,460,40,1000,4000,FPGA_44_0_28,44,0,28,A2F_2092,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_29,44,0,29,A2F_2093,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_30,44,0,30,A2F_2094,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_31,44,0,31,A2F_2095,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_32,44,0,32,A2F_2096,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_33,44,0,33,A2F_2097,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_34,44,0,34,A2F_2098,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_35,44,0,35,A2F_2099,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_39,Bank_H_2_39,FAKE,590,40,1000,5000,FPGA_44_0_36,44,0,36,A2F_2100,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,980,40,2000,1000,FPGA_44_0_37,44,0,37,A2F_2101,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,980,40,2000,1000,FPGA_44_0_38,44,0,38,A2F_2102,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_2_40,Bank_H_2_40,FAKE,980,40,2000,1000,FPGA_44_0_39,44,0,39,A2F_2103,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_0,45,0,0,F2A_2112,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_1,45,0,1,F2A_2113,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_2,45,0,2,F2A_2114,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_3,45,0,3,F2A_2115,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_4,45,0,4,F2A_2116,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_5,45,0,5,F2A_2117,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_6,45,0,6,F2A_2118,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_7,45,0,7,F2A_2119,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_45_0_8,45,0,8,F2A_2120,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_45_0_24,45,0,24,A2F_2136,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_45_0_25,45,0,25,A2F_2137,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_45_0_26,45,0,26,A2F_2138,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_45_0_27,45,0,27,A2F_2139,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_45_0_28,45,0,28,A2F_2140,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_45_0_29,45,0,29,A2F_2141,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_45_0_30,45,0,30,A2F_2142,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_45_0_31,45,0,31,A2F_2143,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_45_0_32,45,0,32,A2F_2144,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_45_0_33,45,0,33,A2F_2145,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_45_0_34,45,0,34,A2F_2146,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,70,40,1000,1000,FPGA_46_0_0,46,0,0,F2A_2160,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_1,46,0,1,F2A_2161,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_2,46,0,2,F2A_2162,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_3,46,0,3,F2A_2163,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_4,46,0,4,F2A_2164,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_5,46,0,5,F2A_2165,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_6,46,0,6,F2A_2166,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_7,46,0,7,F2A_2167,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_8,46,0,8,F2A_2168,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_9,46,0,9,F2A_2169,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,200,40,1000,2000,FPGA_46_0_10,46,0,10,F2A_2170,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_46_0_11,46,0,11,F2A_2171,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_46_0_12,46,0,12,F2A_2172,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_46_0_13,46,0,13,F2A_2173,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,330,40,1000,3000,FPGA_46_0_14,46,0,14,F2A_2174,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_15,46,0,15,F2A_2175,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_16,46,0,16,F2A_2176,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,720,40,1000,6000,FPGA_46_0_17,46,0,17,F2A_2177,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,720,40,1000,6000,FPGA_46_0_18,46,0,18,F2A_2178,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,720,40,1000,6000,FPGA_46_0_19,46,0,19,F2A_2179,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,720,40,1000,6000,FPGA_46_0_20,46,0,20,F2A_2180,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,720,40,1000,6000,FPGA_46_0_21,46,0,21,F2A_2181,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,720,40,1000,6000,FPGA_46_0_22,46,0,22,F2A_2182,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,720,40,1000,6000,FPGA_46_0_23,46,0,23,F2A_2183,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_46_0_24,46,0,24,A2F_2184,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_46_0_25,46,0,25,A2F_2185,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_46_0_26,46,0,26,A2F_2186,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_46_0_27,46,0,27,A2F_2187,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,460,40,1000,4000,FPGA_46_0_28,46,0,28,A2F_2188,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_29,46,0,29,A2F_2189,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_30,46,0,30,A2F_2190,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_31,46,0,31,A2F_2191,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_32,46,0,32,A2F_2192,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_33,46,0,33,A2F_2193,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_34,46,0,34,A2F_2194,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_35,46,0,35,A2F_2195,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_1,Bank_H_3_1,FAKE,590,40,1000,5000,FPGA_46_0_36,46,0,36,A2F_2196,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,980,40,2000,1000,FPGA_46_0_37,46,0,37,A2F_2197,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,980,40,2000,1000,FPGA_46_0_38,46,0,38,A2F_2198,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_2,Bank_H_3_2,FAKE,980,40,2000,1000,FPGA_46_0_39,46,0,39,A2F_2199,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,70,40,1000,1000,FPGA_47_0_0,47,0,0,F2A_2208,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_1,47,0,1,F2A_2209,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_2,47,0,2,F2A_2210,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_3,47,0,3,F2A_2211,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_4,47,0,4,F2A_2212,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_5,47,0,5,F2A_2213,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_6,47,0,6,F2A_2214,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_7,47,0,7,F2A_2215,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_8,47,0,8,F2A_2216,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_9,47,0,9,F2A_2217,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,200,40,1000,2000,FPGA_47_0_10,47,0,10,F2A_2218,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,330,40,1000,3000,FPGA_47_0_11,47,0,11,F2A_2219,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,330,40,1000,3000,FPGA_47_0_12,47,0,12,F2A_2220,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,330,40,1000,3000,FPGA_47_0_13,47,0,13,F2A_2221,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,330,40,1000,3000,FPGA_47_0_14,47,0,14,F2A_2222,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_15,47,0,15,F2A_2223,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_16,47,0,16,F2A_2224,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,720,40,1000,6000,FPGA_47_0_17,47,0,17,F2A_2225,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,720,40,1000,6000,FPGA_47_0_18,47,0,18,F2A_2226,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,720,40,1000,6000,FPGA_47_0_19,47,0,19,F2A_2227,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,720,40,1000,6000,FPGA_47_0_20,47,0,20,F2A_2228,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,720,40,1000,6000,FPGA_47_0_21,47,0,21,F2A_2229,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,720,40,1000,6000,FPGA_47_0_22,47,0,22,F2A_2230,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,720,40,1000,6000,FPGA_47_0_23,47,0,23,F2A_2231,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,460,40,1000,4000,FPGA_47_0_24,47,0,24,A2F_2232,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,460,40,1000,4000,FPGA_47_0_25,47,0,25,A2F_2233,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,460,40,1000,4000,FPGA_47_0_26,47,0,26,A2F_2234,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,460,40,1000,4000,FPGA_47_0_27,47,0,27,A2F_2235,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,460,40,1000,4000,FPGA_47_0_28,47,0,28,A2F_2236,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_29,47,0,29,A2F_2237,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_30,47,0,30,A2F_2238,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_31,47,0,31,A2F_2239,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_32,47,0,32,A2F_2240,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_33,47,0,33,A2F_2241,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_34,47,0,34,A2F_2242,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_35,47,0,35,A2F_2243,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_3,Bank_H_3_3,FAKE,590,40,1000,5000,FPGA_47_0_36,47,0,36,A2F_2244,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,980,40,2000,1000,FPGA_47_0_37,47,0,37,A2F_2245,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,980,40,2000,1000,FPGA_47_0_38,47,0,38,A2F_2246,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_4,Bank_H_3_4,FAKE,980,40,2000,1000,FPGA_47_0_39,47,0,39,A2F_2247,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,70,40,1000,1000,FPGA_48_0_0,48,0,0,F2A_2256,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_1,48,0,1,F2A_2257,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_2,48,0,2,F2A_2258,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_3,48,0,3,F2A_2259,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_4,48,0,4,F2A_2260,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_5,48,0,5,F2A_2261,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_6,48,0,6,F2A_2262,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_7,48,0,7,F2A_2263,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_8,48,0,8,F2A_2264,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_9,48,0,9,F2A_2265,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,200,40,1000,2000,FPGA_48_0_10,48,0,10,F2A_2266,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,330,40,1000,3000,FPGA_48_0_11,48,0,11,F2A_2267,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,330,40,1000,3000,FPGA_48_0_12,48,0,12,F2A_2268,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,330,40,1000,3000,FPGA_48_0_13,48,0,13,F2A_2269,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,330,40,1000,3000,FPGA_48_0_14,48,0,14,F2A_2270,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_15,48,0,15,F2A_2271,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_16,48,0,16,F2A_2272,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,720,40,1000,6000,FPGA_48_0_17,48,0,17,F2A_2273,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,720,40,1000,6000,FPGA_48_0_18,48,0,18,F2A_2274,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,720,40,1000,6000,FPGA_48_0_19,48,0,19,F2A_2275,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,720,40,1000,6000,FPGA_48_0_20,48,0,20,F2A_2276,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,720,40,1000,6000,FPGA_48_0_21,48,0,21,F2A_2277,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,720,40,1000,6000,FPGA_48_0_22,48,0,22,F2A_2278,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,720,40,1000,6000,FPGA_48_0_23,48,0,23,F2A_2279,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,460,40,1000,4000,FPGA_48_0_24,48,0,24,A2F_2280,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,460,40,1000,4000,FPGA_48_0_25,48,0,25,A2F_2281,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,460,40,1000,4000,FPGA_48_0_26,48,0,26,A2F_2282,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,460,40,1000,4000,FPGA_48_0_27,48,0,27,A2F_2283,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,460,40,1000,4000,FPGA_48_0_28,48,0,28,A2F_2284,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_29,48,0,29,A2F_2285,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_30,48,0,30,A2F_2286,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_31,48,0,31,A2F_2287,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_32,48,0,32,A2F_2288,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_33,48,0,33,A2F_2289,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_34,48,0,34,A2F_2290,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_35,48,0,35,A2F_2291,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_5,Bank_H_3_5,FAKE,590,40,1000,5000,FPGA_48_0_36,48,0,36,A2F_2292,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,980,40,2000,1000,FPGA_48_0_37,48,0,37,A2F_2293,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,980,40,2000,1000,FPGA_48_0_38,48,0,38,A2F_2294,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_6,Bank_H_3_6,FAKE,980,40,2000,1000,FPGA_48_0_39,48,0,39,A2F_2295,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,70,40,1000,1000,FPGA_49_0_0,49,0,0,F2A_2304,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_1,49,0,1,F2A_2305,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_2,49,0,2,F2A_2306,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_3,49,0,3,F2A_2307,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_4,49,0,4,F2A_2308,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_5,49,0,5,F2A_2309,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_6,49,0,6,F2A_2310,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_7,49,0,7,F2A_2311,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_8,49,0,8,F2A_2312,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_9,49,0,9,F2A_2313,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,200,40,1000,2000,FPGA_49_0_10,49,0,10,F2A_2314,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,330,40,1000,3000,FPGA_49_0_11,49,0,11,F2A_2315,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,330,40,1000,3000,FPGA_49_0_12,49,0,12,F2A_2316,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,330,40,1000,3000,FPGA_49_0_13,49,0,13,F2A_2317,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,330,40,1000,3000,FPGA_49_0_14,49,0,14,F2A_2318,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_15,49,0,15,F2A_2319,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_16,49,0,16,F2A_2320,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,720,40,1000,6000,FPGA_49_0_17,49,0,17,F2A_2321,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,720,40,1000,6000,FPGA_49_0_18,49,0,18,F2A_2322,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,720,40,1000,6000,FPGA_49_0_19,49,0,19,F2A_2323,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,720,40,1000,6000,FPGA_49_0_20,49,0,20,F2A_2324,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,720,40,1000,6000,FPGA_49_0_21,49,0,21,F2A_2325,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,720,40,1000,6000,FPGA_49_0_22,49,0,22,F2A_2326,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,720,40,1000,6000,FPGA_49_0_23,49,0,23,F2A_2327,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,460,40,1000,4000,FPGA_49_0_24,49,0,24,A2F_2328,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,460,40,1000,4000,FPGA_49_0_25,49,0,25,A2F_2329,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,460,40,1000,4000,FPGA_49_0_26,49,0,26,A2F_2330,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,460,40,1000,4000,FPGA_49_0_27,49,0,27,A2F_2331,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,460,40,1000,4000,FPGA_49_0_28,49,0,28,A2F_2332,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_29,49,0,29,A2F_2333,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_30,49,0,30,A2F_2334,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_31,49,0,31,A2F_2335,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_32,49,0,32,A2F_2336,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_33,49,0,33,A2F_2337,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_34,49,0,34,A2F_2338,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_35,49,0,35,A2F_2339,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_7,Bank_H_3_7,FAKE,590,40,1000,5000,FPGA_49_0_36,49,0,36,A2F_2340,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,980,40,2000,1000,FPGA_49_0_37,49,0,37,A2F_2341,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,980,40,2000,1000,FPGA_49_0_38,49,0,38,A2F_2342,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_8,Bank_H_3_8,FAKE,980,40,2000,1000,FPGA_49_0_39,49,0,39,A2F_2343,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,70,40,1000,1000,FPGA_50_0_0,50,0,0,F2A_2352,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_1,50,0,1,F2A_2353,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_2,50,0,2,F2A_2354,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_3,50,0,3,F2A_2355,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_4,50,0,4,F2A_2356,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_5,50,0,5,F2A_2357,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_6,50,0,6,F2A_2358,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_7,50,0,7,F2A_2359,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_8,50,0,8,F2A_2360,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_9,50,0,9,F2A_2361,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,200,40,1000,2000,FPGA_50_0_10,50,0,10,F2A_2362,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,330,40,1000,3000,FPGA_50_0_11,50,0,11,F2A_2363,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,330,40,1000,3000,FPGA_50_0_12,50,0,12,F2A_2364,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,330,40,1000,3000,FPGA_50_0_13,50,0,13,F2A_2365,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,330,40,1000,3000,FPGA_50_0_14,50,0,14,F2A_2366,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_15,50,0,15,F2A_2367,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_16,50,0,16,F2A_2368,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,720,40,1000,6000,FPGA_50_0_17,50,0,17,F2A_2369,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,720,40,1000,6000,FPGA_50_0_18,50,0,18,F2A_2370,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,720,40,1000,6000,FPGA_50_0_19,50,0,19,F2A_2371,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,720,40,1000,6000,FPGA_50_0_20,50,0,20,F2A_2372,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,720,40,1000,6000,FPGA_50_0_21,50,0,21,F2A_2373,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,720,40,1000,6000,FPGA_50_0_22,50,0,22,F2A_2374,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,720,40,1000,6000,FPGA_50_0_23,50,0,23,F2A_2375,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,460,40,1000,4000,FPGA_50_0_24,50,0,24,A2F_2376,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,460,40,1000,4000,FPGA_50_0_25,50,0,25,A2F_2377,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,460,40,1000,4000,FPGA_50_0_26,50,0,26,A2F_2378,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,460,40,1000,4000,FPGA_50_0_27,50,0,27,A2F_2379,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,460,40,1000,4000,FPGA_50_0_28,50,0,28,A2F_2380,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_29,50,0,29,A2F_2381,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_30,50,0,30,A2F_2382,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_31,50,0,31,A2F_2383,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_32,50,0,32,A2F_2384,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_33,50,0,33,A2F_2385,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_34,50,0,34,A2F_2386,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_35,50,0,35,A2F_2387,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_9,Bank_H_3_9,FAKE,590,40,1000,5000,FPGA_50_0_36,50,0,36,A2F_2388,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,980,40,2000,1000,FPGA_50_0_37,50,0,37,A2F_2389,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,980,40,2000,1000,FPGA_50_0_38,50,0,38,A2F_2390,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_10,Bank_H_3_10,FAKE,980,40,2000,1000,FPGA_50_0_39,50,0,39,A2F_2391,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,70,40,1000,1000,FPGA_51_0_0,51,0,0,F2A_2400,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_1,51,0,1,F2A_2401,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_2,51,0,2,F2A_2402,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_3,51,0,3,F2A_2403,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_4,51,0,4,F2A_2404,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_5,51,0,5,F2A_2405,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_6,51,0,6,F2A_2406,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_7,51,0,7,F2A_2407,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_8,51,0,8,F2A_2408,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_9,51,0,9,F2A_2409,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,200,40,1000,2000,FPGA_51_0_10,51,0,10,F2A_2410,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,330,40,1000,3000,FPGA_51_0_11,51,0,11,F2A_2411,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,330,40,1000,3000,FPGA_51_0_12,51,0,12,F2A_2412,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,330,40,1000,3000,FPGA_51_0_13,51,0,13,F2A_2413,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,330,40,1000,3000,FPGA_51_0_14,51,0,14,F2A_2414,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_15,51,0,15,F2A_2415,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_16,51,0,16,F2A_2416,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,720,40,1000,6000,FPGA_51_0_17,51,0,17,F2A_2417,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,720,40,1000,6000,FPGA_51_0_18,51,0,18,F2A_2418,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,720,40,1000,6000,FPGA_51_0_19,51,0,19,F2A_2419,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,720,40,1000,6000,FPGA_51_0_20,51,0,20,F2A_2420,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,720,40,1000,6000,FPGA_51_0_21,51,0,21,F2A_2421,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,720,40,1000,6000,FPGA_51_0_22,51,0,22,F2A_2422,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,720,40,1000,6000,FPGA_51_0_23,51,0,23,F2A_2423,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,460,40,1000,4000,FPGA_51_0_24,51,0,24,A2F_2424,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,460,40,1000,4000,FPGA_51_0_25,51,0,25,A2F_2425,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,460,40,1000,4000,FPGA_51_0_26,51,0,26,A2F_2426,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,460,40,1000,4000,FPGA_51_0_27,51,0,27,A2F_2427,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,460,40,1000,4000,FPGA_51_0_28,51,0,28,A2F_2428,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_29,51,0,29,A2F_2429,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_30,51,0,30,A2F_2430,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_31,51,0,31,A2F_2431,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_32,51,0,32,A2F_2432,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_33,51,0,33,A2F_2433,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_34,51,0,34,A2F_2434,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_35,51,0,35,A2F_2435,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_11,Bank_H_3_11,FAKE,590,40,1000,5000,FPGA_51_0_36,51,0,36,A2F_2436,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,980,40,2000,1000,FPGA_51_0_37,51,0,37,A2F_2437,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,980,40,2000,1000,FPGA_51_0_38,51,0,38,A2F_2438,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_12,Bank_H_3_12,FAKE,980,40,2000,1000,FPGA_51_0_39,51,0,39,A2F_2439,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,70,40,1000,1000,FPGA_52_0_0,52,0,0,F2A_2448,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_1,52,0,1,F2A_2449,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_2,52,0,2,F2A_2450,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_3,52,0,3,F2A_2451,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_4,52,0,4,F2A_2452,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_5,52,0,5,F2A_2453,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_6,52,0,6,F2A_2454,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_7,52,0,7,F2A_2455,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_8,52,0,8,F2A_2456,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_9,52,0,9,F2A_2457,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,200,40,1000,2000,FPGA_52_0_10,52,0,10,F2A_2458,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,330,40,1000,3000,FPGA_52_0_11,52,0,11,F2A_2459,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,330,40,1000,3000,FPGA_52_0_12,52,0,12,F2A_2460,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,330,40,1000,3000,FPGA_52_0_13,52,0,13,F2A_2461,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,330,40,1000,3000,FPGA_52_0_14,52,0,14,F2A_2462,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_15,52,0,15,F2A_2463,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_16,52,0,16,F2A_2464,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,720,40,1000,6000,FPGA_52_0_17,52,0,17,F2A_2465,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,720,40,1000,6000,FPGA_52_0_18,52,0,18,F2A_2466,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,720,40,1000,6000,FPGA_52_0_19,52,0,19,F2A_2467,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,720,40,1000,6000,FPGA_52_0_20,52,0,20,F2A_2468,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,720,40,1000,6000,FPGA_52_0_21,52,0,21,F2A_2469,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,720,40,1000,6000,FPGA_52_0_22,52,0,22,F2A_2470,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,720,40,1000,6000,FPGA_52_0_23,52,0,23,F2A_2471,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,460,40,1000,4000,FPGA_52_0_24,52,0,24,A2F_2472,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,460,40,1000,4000,FPGA_52_0_25,52,0,25,A2F_2473,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,460,40,1000,4000,FPGA_52_0_26,52,0,26,A2F_2474,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,460,40,1000,4000,FPGA_52_0_27,52,0,27,A2F_2475,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,460,40,1000,4000,FPGA_52_0_28,52,0,28,A2F_2476,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_29,52,0,29,A2F_2477,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_30,52,0,30,A2F_2478,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_31,52,0,31,A2F_2479,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_32,52,0,32,A2F_2480,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_33,52,0,33,A2F_2481,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_34,52,0,34,A2F_2482,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_35,52,0,35,A2F_2483,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_13,Bank_H_3_13,FAKE,590,40,1000,5000,FPGA_52_0_36,52,0,36,A2F_2484,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,980,40,2000,1000,FPGA_52_0_37,52,0,37,A2F_2485,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,980,40,2000,1000,FPGA_52_0_38,52,0,38,A2F_2486,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_14,Bank_H_3_14,FAKE,980,40,2000,1000,FPGA_52_0_39,52,0,39,A2F_2487,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,70,40,1000,1000,FPGA_53_0_0,53,0,0,F2A_2496,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_1,53,0,1,F2A_2497,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_2,53,0,2,F2A_2498,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_3,53,0,3,F2A_2499,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_4,53,0,4,F2A_2500,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_5,53,0,5,F2A_2501,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_6,53,0,6,F2A_2502,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_7,53,0,7,F2A_2503,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_8,53,0,8,F2A_2504,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_9,53,0,9,F2A_2505,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,200,40,1000,2000,FPGA_53_0_10,53,0,10,F2A_2506,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,330,40,1000,3000,FPGA_53_0_11,53,0,11,F2A_2507,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,330,40,1000,3000,FPGA_53_0_12,53,0,12,F2A_2508,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,330,40,1000,3000,FPGA_53_0_13,53,0,13,F2A_2509,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,330,40,1000,3000,FPGA_53_0_14,53,0,14,F2A_2510,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_15,53,0,15,F2A_2511,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_16,53,0,16,F2A_2512,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,720,40,1000,6000,FPGA_53_0_17,53,0,17,F2A_2513,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,720,40,1000,6000,FPGA_53_0_18,53,0,18,F2A_2514,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,720,40,1000,6000,FPGA_53_0_19,53,0,19,F2A_2515,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,720,40,1000,6000,FPGA_53_0_20,53,0,20,F2A_2516,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,720,40,1000,6000,FPGA_53_0_21,53,0,21,F2A_2517,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,720,40,1000,6000,FPGA_53_0_22,53,0,22,F2A_2518,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,720,40,1000,6000,FPGA_53_0_23,53,0,23,F2A_2519,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,460,40,1000,4000,FPGA_53_0_24,53,0,24,A2F_2520,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,460,40,1000,4000,FPGA_53_0_25,53,0,25,A2F_2521,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,460,40,1000,4000,FPGA_53_0_26,53,0,26,A2F_2522,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,460,40,1000,4000,FPGA_53_0_27,53,0,27,A2F_2523,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,460,40,1000,4000,FPGA_53_0_28,53,0,28,A2F_2524,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_29,53,0,29,A2F_2525,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_30,53,0,30,A2F_2526,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_31,53,0,31,A2F_2527,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_32,53,0,32,A2F_2528,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_33,53,0,33,A2F_2529,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_34,53,0,34,A2F_2530,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_35,53,0,35,A2F_2531,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_15,Bank_H_3_15,FAKE,590,40,1000,5000,FPGA_53_0_36,53,0,36,A2F_2532,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,980,40,2000,1000,FPGA_53_0_37,53,0,37,A2F_2533,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,980,40,2000,1000,FPGA_53_0_38,53,0,38,A2F_2534,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_16,Bank_H_3_16,FAKE,980,40,2000,1000,FPGA_53_0_39,53,0,39,A2F_2535,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,70,40,1000,1000,FPGA_54_0_0,54,0,0,F2A_2544,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_1,54,0,1,F2A_2545,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_2,54,0,2,F2A_2546,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_3,54,0,3,F2A_2547,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_4,54,0,4,F2A_2548,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_5,54,0,5,F2A_2549,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_6,54,0,6,F2A_2550,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_7,54,0,7,F2A_2551,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_8,54,0,8,F2A_2552,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_9,54,0,9,F2A_2553,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,200,40,1000,2000,FPGA_54_0_10,54,0,10,F2A_2554,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,330,40,1000,3000,FPGA_54_0_11,54,0,11,F2A_2555,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,330,40,1000,3000,FPGA_54_0_12,54,0,12,F2A_2556,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,330,40,1000,3000,FPGA_54_0_13,54,0,13,F2A_2557,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,330,40,1000,3000,FPGA_54_0_14,54,0,14,F2A_2558,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_15,54,0,15,F2A_2559,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_16,54,0,16,F2A_2560,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,720,40,1000,6000,FPGA_54_0_17,54,0,17,F2A_2561,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,720,40,1000,6000,FPGA_54_0_18,54,0,18,F2A_2562,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,720,40,1000,6000,FPGA_54_0_19,54,0,19,F2A_2563,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,720,40,1000,6000,FPGA_54_0_20,54,0,20,F2A_2564,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,720,40,1000,6000,FPGA_54_0_21,54,0,21,F2A_2565,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,720,40,1000,6000,FPGA_54_0_22,54,0,22,F2A_2566,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,720,40,1000,6000,FPGA_54_0_23,54,0,23,F2A_2567,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,460,40,1000,4000,FPGA_54_0_24,54,0,24,A2F_2568,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,460,40,1000,4000,FPGA_54_0_25,54,0,25,A2F_2569,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,460,40,1000,4000,FPGA_54_0_26,54,0,26,A2F_2570,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,460,40,1000,4000,FPGA_54_0_27,54,0,27,A2F_2571,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,460,40,1000,4000,FPGA_54_0_28,54,0,28,A2F_2572,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_29,54,0,29,A2F_2573,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_30,54,0,30,A2F_2574,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_31,54,0,31,A2F_2575,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_32,54,0,32,A2F_2576,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_33,54,0,33,A2F_2577,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_34,54,0,34,A2F_2578,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_35,54,0,35,A2F_2579,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_17,Bank_H_3_17,FAKE,590,40,1000,5000,FPGA_54_0_36,54,0,36,A2F_2580,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,980,40,2000,1000,FPGA_54_0_37,54,0,37,A2F_2581,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,980,40,2000,1000,FPGA_54_0_38,54,0,38,A2F_2582,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_18,Bank_H_3_18,FAKE,980,40,2000,1000,FPGA_54_0_39,54,0,39,A2F_2583,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,70,40,1000,1000,FPGA_55_0_0,55,0,0,F2A_2592,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_1,55,0,1,F2A_2593,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_2,55,0,2,F2A_2594,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_3,55,0,3,F2A_2595,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_4,55,0,4,F2A_2596,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_5,55,0,5,F2A_2597,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_6,55,0,6,F2A_2598,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_7,55,0,7,F2A_2599,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_8,55,0,8,F2A_2600,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_9,55,0,9,F2A_2601,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,200,40,1000,2000,FPGA_55_0_10,55,0,10,F2A_2602,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,330,40,1000,3000,FPGA_55_0_11,55,0,11,F2A_2603,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,330,40,1000,3000,FPGA_55_0_12,55,0,12,F2A_2604,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,330,40,1000,3000,FPGA_55_0_13,55,0,13,F2A_2605,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,330,40,1000,3000,FPGA_55_0_14,55,0,14,F2A_2606,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_15,55,0,15,F2A_2607,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_16,55,0,16,F2A_2608,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,720,40,1000,6000,FPGA_55_0_17,55,0,17,F2A_2609,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,720,40,1000,6000,FPGA_55_0_18,55,0,18,F2A_2610,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,720,40,1000,6000,FPGA_55_0_19,55,0,19,F2A_2611,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,720,40,1000,6000,FPGA_55_0_20,55,0,20,F2A_2612,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,720,40,1000,6000,FPGA_55_0_21,55,0,21,F2A_2613,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,720,40,1000,6000,FPGA_55_0_22,55,0,22,F2A_2614,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,720,40,1000,6000,FPGA_55_0_23,55,0,23,F2A_2615,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,460,40,1000,4000,FPGA_55_0_24,55,0,24,A2F_2616,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,460,40,1000,4000,FPGA_55_0_25,55,0,25,A2F_2617,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,460,40,1000,4000,FPGA_55_0_26,55,0,26,A2F_2618,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,460,40,1000,4000,FPGA_55_0_27,55,0,27,A2F_2619,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,460,40,1000,4000,FPGA_55_0_28,55,0,28,A2F_2620,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_29,55,0,29,A2F_2621,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_30,55,0,30,A2F_2622,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_31,55,0,31,A2F_2623,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_32,55,0,32,A2F_2624,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_33,55,0,33,A2F_2625,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_34,55,0,34,A2F_2626,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_35,55,0,35,A2F_2627,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_19,Bank_H_3_19,FAKE,590,40,1000,5000,FPGA_55_0_36,55,0,36,A2F_2628,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,980,40,2000,1000,FPGA_55_0_37,55,0,37,A2F_2629,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,980,40,2000,1000,FPGA_55_0_38,55,0,38,A2F_2630,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_20,Bank_H_3_20,FAKE,980,40,2000,1000,FPGA_55_0_39,55,0,39,A2F_2631,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_0,56,0,0,F2A_2640,f2g_addr[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_1,56,0,1,F2A_2641,f2g_addr[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_2,56,0,2,F2A_2642,f2g_addr[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_3,56,0,3,F2A_2643,f2g_addr[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_4,56,0,4,F2A_2644,f2g_addr[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_5,56,0,5,F2A_2645,f2g_trx_dly_ld,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_6,56,0,6,F2A_2646,f2g_trx_dly_adj,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_7,56,0,7,F2A_2647,f2g_trx_dly_inc,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_56_0_8,56,0,8,F2A_2648,f2g_rx_bitslip_adj,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_56_0_24,56,0,24,A2F_2664,g2f_trx_dly_tap[0],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_56_0_25,56,0,25,A2F_2665,g2f_trx_dly_tap[1],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_56_0_26,56,0,26,A2F_2666,g2f_trx_dly_tap[2],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_56_0_27,56,0,27,A2F_2667,g2f_trx_dly_tap[3],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_56_0_28,56,0,28,A2F_2668,g2f_trx_dly_tap[4],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_56_0_29,56,0,29,A2F_2669,g2f_trx_dly_tap[5],Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_56_0_30,56,0,30,A2F_2670,g2f_rx_dpa_lock,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_56_0_31,56,0,31,A2F_2671,g2f_rx_dpa_error,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_56_0_32,56,0,32,A2F_2672,g2f_rx_dpa_phase[0],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_56_0_33,56,0,33,A2F_2673,g2f_rx_dpa_phase[1],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_56_0_34,56,0,34,A2F_2674,g2f_rx_dpa_phase[2],,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,70,40,1000,1000,FPGA_57_0_0,57,0,0,F2A_2688,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_1,57,0,1,F2A_2689,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_2,57,0,2,F2A_2690,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_3,57,0,3,F2A_2691,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_4,57,0,4,F2A_2692,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_5,57,0,5,F2A_2693,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_6,57,0,6,F2A_2694,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_7,57,0,7,F2A_2695,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_8,57,0,8,F2A_2696,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_9,57,0,9,F2A_2697,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,200,40,1000,2000,FPGA_57_0_10,57,0,10,F2A_2698,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_57_0_11,57,0,11,F2A_2699,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_57_0_12,57,0,12,F2A_2700,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_57_0_13,57,0,13,F2A_2701,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,330,40,1000,3000,FPGA_57_0_14,57,0,14,F2A_2702,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_15,57,0,15,F2A_2703,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_16,57,0,16,F2A_2704,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,720,40,1000,6000,FPGA_57_0_17,57,0,17,F2A_2705,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,720,40,1000,6000,FPGA_57_0_18,57,0,18,F2A_2706,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,720,40,1000,6000,FPGA_57_0_19,57,0,19,F2A_2707,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,720,40,1000,6000,FPGA_57_0_20,57,0,20,F2A_2708,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,720,40,1000,6000,FPGA_57_0_21,57,0,21,F2A_2709,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,720,40,1000,6000,FPGA_57_0_22,57,0,22,F2A_2710,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,720,40,1000,6000,FPGA_57_0_23,57,0,23,F2A_2711,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_57_0_24,57,0,24,A2F_2712,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_57_0_25,57,0,25,A2F_2713,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_57_0_26,57,0,26,A2F_2714,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_57_0_27,57,0,27,A2F_2715,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,460,40,1000,4000,FPGA_57_0_28,57,0,28,A2F_2716,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_29,57,0,29,A2F_2717,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_30,57,0,30,A2F_2718,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_31,57,0,31,A2F_2719,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_32,57,0,32,A2F_2720,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_33,57,0,33,A2F_2721,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_34,57,0,34,A2F_2722,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_35,57,0,35,A2F_2723,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_21,Bank_H_3_21,FAKE,590,40,1000,5000,FPGA_57_0_36,57,0,36,A2F_2724,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,980,40,2000,1000,FPGA_57_0_37,57,0,37,A2F_2725,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,980,40,2000,1000,FPGA_57_0_38,57,0,38,A2F_2726,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_22,Bank_H_3_22,FAKE,980,40,2000,1000,FPGA_57_0_39,57,0,39,A2F_2727,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,70,40,1000,1000,FPGA_58_0_0,58,0,0,F2A_2736,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_1,58,0,1,F2A_2737,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_2,58,0,2,F2A_2738,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_3,58,0,3,F2A_2739,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_4,58,0,4,F2A_2740,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_5,58,0,5,F2A_2741,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_6,58,0,6,F2A_2742,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_7,58,0,7,F2A_2743,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_8,58,0,8,F2A_2744,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_9,58,0,9,F2A_2745,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,200,40,1000,2000,FPGA_58_0_10,58,0,10,F2A_2746,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,330,40,1000,3000,FPGA_58_0_11,58,0,11,F2A_2747,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,330,40,1000,3000,FPGA_58_0_12,58,0,12,F2A_2748,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,330,40,1000,3000,FPGA_58_0_13,58,0,13,F2A_2749,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,330,40,1000,3000,FPGA_58_0_14,58,0,14,F2A_2750,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_15,58,0,15,F2A_2751,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_16,58,0,16,F2A_2752,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,720,40,1000,6000,FPGA_58_0_17,58,0,17,F2A_2753,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,720,40,1000,6000,FPGA_58_0_18,58,0,18,F2A_2754,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,720,40,1000,6000,FPGA_58_0_19,58,0,19,F2A_2755,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,720,40,1000,6000,FPGA_58_0_20,58,0,20,F2A_2756,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,720,40,1000,6000,FPGA_58_0_21,58,0,21,F2A_2757,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,720,40,1000,6000,FPGA_58_0_22,58,0,22,F2A_2758,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,720,40,1000,6000,FPGA_58_0_23,58,0,23,F2A_2759,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,460,40,1000,4000,FPGA_58_0_24,58,0,24,A2F_2760,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,460,40,1000,4000,FPGA_58_0_25,58,0,25,A2F_2761,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,460,40,1000,4000,FPGA_58_0_26,58,0,26,A2F_2762,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,460,40,1000,4000,FPGA_58_0_27,58,0,27,A2F_2763,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,460,40,1000,4000,FPGA_58_0_28,58,0,28,A2F_2764,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_29,58,0,29,A2F_2765,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_30,58,0,30,A2F_2766,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_31,58,0,31,A2F_2767,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_32,58,0,32,A2F_2768,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_33,58,0,33,A2F_2769,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_34,58,0,34,A2F_2770,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_35,58,0,35,A2F_2771,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_23,Bank_H_3_23,FAKE,590,40,1000,5000,FPGA_58_0_36,58,0,36,A2F_2772,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,980,40,2000,1000,FPGA_58_0_37,58,0,37,A2F_2773,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,980,40,2000,1000,FPGA_58_0_38,58,0,38,A2F_2774,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_24,Bank_H_3_24,FAKE,980,40,2000,1000,FPGA_58_0_39,58,0,39,A2F_2775,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,70,40,1000,1000,FPGA_59_0_0,59,0,0,F2A_2784,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_1,59,0,1,F2A_2785,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_2,59,0,2,F2A_2786,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_3,59,0,3,F2A_2787,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_4,59,0,4,F2A_2788,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_5,59,0,5,F2A_2789,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_6,59,0,6,F2A_2790,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_7,59,0,7,F2A_2791,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_8,59,0,8,F2A_2792,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_9,59,0,9,F2A_2793,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,200,40,1000,2000,FPGA_59_0_10,59,0,10,F2A_2794,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,330,40,1000,3000,FPGA_59_0_11,59,0,11,F2A_2795,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,330,40,1000,3000,FPGA_59_0_12,59,0,12,F2A_2796,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,330,40,1000,3000,FPGA_59_0_13,59,0,13,F2A_2797,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,330,40,1000,3000,FPGA_59_0_14,59,0,14,F2A_2798,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_15,59,0,15,F2A_2799,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_16,59,0,16,F2A_2800,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,720,40,1000,6000,FPGA_59_0_17,59,0,17,F2A_2801,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,720,40,1000,6000,FPGA_59_0_18,59,0,18,F2A_2802,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,720,40,1000,6000,FPGA_59_0_19,59,0,19,F2A_2803,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,720,40,1000,6000,FPGA_59_0_20,59,0,20,F2A_2804,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,720,40,1000,6000,FPGA_59_0_21,59,0,21,F2A_2805,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,720,40,1000,6000,FPGA_59_0_22,59,0,22,F2A_2806,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,720,40,1000,6000,FPGA_59_0_23,59,0,23,F2A_2807,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,460,40,1000,4000,FPGA_59_0_24,59,0,24,A2F_2808,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,460,40,1000,4000,FPGA_59_0_25,59,0,25,A2F_2809,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,460,40,1000,4000,FPGA_59_0_26,59,0,26,A2F_2810,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,460,40,1000,4000,FPGA_59_0_27,59,0,27,A2F_2811,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,460,40,1000,4000,FPGA_59_0_28,59,0,28,A2F_2812,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_29,59,0,29,A2F_2813,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_30,59,0,30,A2F_2814,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_31,59,0,31,A2F_2815,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_32,59,0,32,A2F_2816,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_33,59,0,33,A2F_2817,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_34,59,0,34,A2F_2818,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_35,59,0,35,A2F_2819,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_25,Bank_H_3_25,FAKE,590,40,1000,5000,FPGA_59_0_36,59,0,36,A2F_2820,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,980,40,2000,1000,FPGA_59_0_37,59,0,37,A2F_2821,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,980,40,2000,1000,FPGA_59_0_38,59,0,38,A2F_2822,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_26,Bank_H_3_26,FAKE,980,40,2000,1000,FPGA_59_0_39,59,0,39,A2F_2823,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,70,40,1000,1000,FPGA_60_0_0,60,0,0,F2A_2832,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_1,60,0,1,F2A_2833,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_2,60,0,2,F2A_2834,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_3,60,0,3,F2A_2835,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_4,60,0,4,F2A_2836,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_5,60,0,5,F2A_2837,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_6,60,0,6,F2A_2838,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_7,60,0,7,F2A_2839,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_8,60,0,8,F2A_2840,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_9,60,0,9,F2A_2841,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,200,40,1000,2000,FPGA_60_0_10,60,0,10,F2A_2842,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,330,40,1000,3000,FPGA_60_0_11,60,0,11,F2A_2843,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,330,40,1000,3000,FPGA_60_0_12,60,0,12,F2A_2844,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,330,40,1000,3000,FPGA_60_0_13,60,0,13,F2A_2845,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,330,40,1000,3000,FPGA_60_0_14,60,0,14,F2A_2846,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_15,60,0,15,F2A_2847,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_16,60,0,16,F2A_2848,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,720,40,1000,6000,FPGA_60_0_17,60,0,17,F2A_2849,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,720,40,1000,6000,FPGA_60_0_18,60,0,18,F2A_2850,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,720,40,1000,6000,FPGA_60_0_19,60,0,19,F2A_2851,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,720,40,1000,6000,FPGA_60_0_20,60,0,20,F2A_2852,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,720,40,1000,6000,FPGA_60_0_21,60,0,21,F2A_2853,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,720,40,1000,6000,FPGA_60_0_22,60,0,22,F2A_2854,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,720,40,1000,6000,FPGA_60_0_23,60,0,23,F2A_2855,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,460,40,1000,4000,FPGA_60_0_24,60,0,24,A2F_2856,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,460,40,1000,4000,FPGA_60_0_25,60,0,25,A2F_2857,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,460,40,1000,4000,FPGA_60_0_26,60,0,26,A2F_2858,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,460,40,1000,4000,FPGA_60_0_27,60,0,27,A2F_2859,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,460,40,1000,4000,FPGA_60_0_28,60,0,28,A2F_2860,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_29,60,0,29,A2F_2861,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_30,60,0,30,A2F_2862,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_31,60,0,31,A2F_2863,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_32,60,0,32,A2F_2864,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_33,60,0,33,A2F_2865,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_34,60,0,34,A2F_2866,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_35,60,0,35,A2F_2867,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_27,Bank_H_3_27,FAKE,590,40,1000,5000,FPGA_60_0_36,60,0,36,A2F_2868,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,980,40,2000,1000,FPGA_60_0_37,60,0,37,A2F_2869,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,980,40,2000,1000,FPGA_60_0_38,60,0,38,A2F_2870,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_28,Bank_H_3_28,FAKE,980,40,2000,1000,FPGA_60_0_39,60,0,39,A2F_2871,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,70,40,1000,1000,FPGA_61_0_0,61,0,0,F2A_2880,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_1,61,0,1,F2A_2881,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_2,61,0,2,F2A_2882,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_3,61,0,3,F2A_2883,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_4,61,0,4,F2A_2884,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_5,61,0,5,F2A_2885,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_6,61,0,6,F2A_2886,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_7,61,0,7,F2A_2887,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_8,61,0,8,F2A_2888,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_9,61,0,9,F2A_2889,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,200,40,1000,2000,FPGA_61_0_10,61,0,10,F2A_2890,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,330,40,1000,3000,FPGA_61_0_11,61,0,11,F2A_2891,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,330,40,1000,3000,FPGA_61_0_12,61,0,12,F2A_2892,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,330,40,1000,3000,FPGA_61_0_13,61,0,13,F2A_2893,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,330,40,1000,3000,FPGA_61_0_14,61,0,14,F2A_2894,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_15,61,0,15,F2A_2895,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_16,61,0,16,F2A_2896,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,720,40,1000,6000,FPGA_61_0_17,61,0,17,F2A_2897,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,720,40,1000,6000,FPGA_61_0_18,61,0,18,F2A_2898,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,720,40,1000,6000,FPGA_61_0_19,61,0,19,F2A_2899,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,720,40,1000,6000,FPGA_61_0_20,61,0,20,F2A_2900,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,720,40,1000,6000,FPGA_61_0_21,61,0,21,F2A_2901,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,720,40,1000,6000,FPGA_61_0_22,61,0,22,F2A_2902,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,720,40,1000,6000,FPGA_61_0_23,61,0,23,F2A_2903,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,460,40,1000,4000,FPGA_61_0_24,61,0,24,A2F_2904,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,460,40,1000,4000,FPGA_61_0_25,61,0,25,A2F_2905,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,460,40,1000,4000,FPGA_61_0_26,61,0,26,A2F_2906,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,460,40,1000,4000,FPGA_61_0_27,61,0,27,A2F_2907,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,460,40,1000,4000,FPGA_61_0_28,61,0,28,A2F_2908,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_29,61,0,29,A2F_2909,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_30,61,0,30,A2F_2910,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_31,61,0,31,A2F_2911,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_32,61,0,32,A2F_2912,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_33,61,0,33,A2F_2913,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_34,61,0,34,A2F_2914,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_35,61,0,35,A2F_2915,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_29,Bank_H_3_29,FAKE,590,40,1000,5000,FPGA_61_0_36,61,0,36,A2F_2916,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,980,40,2000,1000,FPGA_61_0_37,61,0,37,A2F_2917,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,980,40,2000,1000,FPGA_61_0_38,61,0,38,A2F_2918,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_30,Bank_H_3_30,FAKE,980,40,2000,1000,FPGA_61_0_39,61,0,39,A2F_2919,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,70,40,1000,1000,FPGA_62_0_0,62,0,0,F2A_2928,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_1,62,0,1,F2A_2929,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_2,62,0,2,F2A_2930,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_3,62,0,3,F2A_2931,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_4,62,0,4,F2A_2932,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_5,62,0,5,F2A_2933,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_6,62,0,6,F2A_2934,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_7,62,0,7,F2A_2935,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_8,62,0,8,F2A_2936,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_9,62,0,9,F2A_2937,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,200,40,1000,2000,FPGA_62_0_10,62,0,10,F2A_2938,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,330,40,1000,3000,FPGA_62_0_11,62,0,11,F2A_2939,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,330,40,1000,3000,FPGA_62_0_12,62,0,12,F2A_2940,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,330,40,1000,3000,FPGA_62_0_13,62,0,13,F2A_2941,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,330,40,1000,3000,FPGA_62_0_14,62,0,14,F2A_2942,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_15,62,0,15,F2A_2943,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_16,62,0,16,F2A_2944,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,720,40,1000,6000,FPGA_62_0_17,62,0,17,F2A_2945,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,720,40,1000,6000,FPGA_62_0_18,62,0,18,F2A_2946,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,720,40,1000,6000,FPGA_62_0_19,62,0,19,F2A_2947,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,720,40,1000,6000,FPGA_62_0_20,62,0,20,F2A_2948,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,720,40,1000,6000,FPGA_62_0_21,62,0,21,F2A_2949,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,720,40,1000,6000,FPGA_62_0_22,62,0,22,F2A_2950,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,720,40,1000,6000,FPGA_62_0_23,62,0,23,F2A_2951,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,460,40,1000,4000,FPGA_62_0_24,62,0,24,A2F_2952,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,460,40,1000,4000,FPGA_62_0_25,62,0,25,A2F_2953,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,460,40,1000,4000,FPGA_62_0_26,62,0,26,A2F_2954,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,460,40,1000,4000,FPGA_62_0_27,62,0,27,A2F_2955,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,460,40,1000,4000,FPGA_62_0_28,62,0,28,A2F_2956,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_29,62,0,29,A2F_2957,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_30,62,0,30,A2F_2958,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_31,62,0,31,A2F_2959,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_32,62,0,32,A2F_2960,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_33,62,0,33,A2F_2961,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_34,62,0,34,A2F_2962,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_35,62,0,35,A2F_2963,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_31,Bank_H_3_31,FAKE,590,40,1000,5000,FPGA_62_0_36,62,0,36,A2F_2964,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,980,40,2000,1000,FPGA_62_0_37,62,0,37,A2F_2965,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,980,40,2000,1000,FPGA_62_0_38,62,0,38,A2F_2966,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_32,Bank_H_3_32,FAKE,980,40,2000,1000,FPGA_62_0_39,62,0,39,A2F_2967,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,70,40,1000,1000,FPGA_63_0_0,63,0,0,F2A_2976,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_1,63,0,1,F2A_2977,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_2,63,0,2,F2A_2978,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_3,63,0,3,F2A_2979,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_4,63,0,4,F2A_2980,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_5,63,0,5,F2A_2981,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_6,63,0,6,F2A_2982,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_7,63,0,7,F2A_2983,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_8,63,0,8,F2A_2984,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_9,63,0,9,F2A_2985,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,200,40,1000,2000,FPGA_63_0_10,63,0,10,F2A_2986,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,330,40,1000,3000,FPGA_63_0_11,63,0,11,F2A_2987,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,330,40,1000,3000,FPGA_63_0_12,63,0,12,F2A_2988,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,330,40,1000,3000,FPGA_63_0_13,63,0,13,F2A_2989,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,330,40,1000,3000,FPGA_63_0_14,63,0,14,F2A_2990,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_15,63,0,15,F2A_2991,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_16,63,0,16,F2A_2992,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,720,40,1000,6000,FPGA_63_0_17,63,0,17,F2A_2993,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,720,40,1000,6000,FPGA_63_0_18,63,0,18,F2A_2994,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,720,40,1000,6000,FPGA_63_0_19,63,0,19,F2A_2995,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,720,40,1000,6000,FPGA_63_0_20,63,0,20,F2A_2996,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,720,40,1000,6000,FPGA_63_0_21,63,0,21,F2A_2997,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,720,40,1000,6000,FPGA_63_0_22,63,0,22,F2A_2998,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,720,40,1000,6000,FPGA_63_0_23,63,0,23,F2A_2999,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,460,40,1000,4000,FPGA_63_0_24,63,0,24,A2F_3000,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,460,40,1000,4000,FPGA_63_0_25,63,0,25,A2F_3001,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,460,40,1000,4000,FPGA_63_0_26,63,0,26,A2F_3002,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,460,40,1000,4000,FPGA_63_0_27,63,0,27,A2F_3003,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,460,40,1000,4000,FPGA_63_0_28,63,0,28,A2F_3004,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_29,63,0,29,A2F_3005,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_30,63,0,30,A2F_3006,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_31,63,0,31,A2F_3007,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_32,63,0,32,A2F_3008,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_33,63,0,33,A2F_3009,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_34,63,0,34,A2F_3010,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_35,63,0,35,A2F_3011,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_33,Bank_H_3_33,FAKE,590,40,1000,5000,FPGA_63_0_36,63,0,36,A2F_3012,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,980,40,2000,1000,FPGA_63_0_37,63,0,37,A2F_3013,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,980,40,2000,1000,FPGA_63_0_38,63,0,38,A2F_3014,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_34,Bank_H_3_34,FAKE,980,40,2000,1000,FPGA_63_0_39,63,0,39,A2F_3015,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,70,40,1000,1000,FPGA_64_0_0,64,0,0,F2A_3024,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_1,64,0,1,F2A_3025,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_2,64,0,2,F2A_3026,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_3,64,0,3,F2A_3027,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_4,64,0,4,F2A_3028,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_5,64,0,5,F2A_3029,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_6,64,0,6,F2A_3030,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_7,64,0,7,F2A_3031,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_8,64,0,8,F2A_3032,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_9,64,0,9,F2A_3033,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,200,40,1000,2000,FPGA_64_0_10,64,0,10,F2A_3034,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,330,40,1000,3000,FPGA_64_0_11,64,0,11,F2A_3035,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,330,40,1000,3000,FPGA_64_0_12,64,0,12,F2A_3036,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,330,40,1000,3000,FPGA_64_0_13,64,0,13,F2A_3037,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,330,40,1000,3000,FPGA_64_0_14,64,0,14,F2A_3038,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_15,64,0,15,F2A_3039,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_16,64,0,16,F2A_3040,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,720,40,1000,6000,FPGA_64_0_17,64,0,17,F2A_3041,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,720,40,1000,6000,FPGA_64_0_18,64,0,18,F2A_3042,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,720,40,1000,6000,FPGA_64_0_19,64,0,19,F2A_3043,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,720,40,1000,6000,FPGA_64_0_20,64,0,20,F2A_3044,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,720,40,1000,6000,FPGA_64_0_21,64,0,21,F2A_3045,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,720,40,1000,6000,FPGA_64_0_22,64,0,22,F2A_3046,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,720,40,1000,6000,FPGA_64_0_23,64,0,23,F2A_3047,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,460,40,1000,4000,FPGA_64_0_24,64,0,24,A2F_3048,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,460,40,1000,4000,FPGA_64_0_25,64,0,25,A2F_3049,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,460,40,1000,4000,FPGA_64_0_26,64,0,26,A2F_3050,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,460,40,1000,4000,FPGA_64_0_27,64,0,27,A2F_3051,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,460,40,1000,4000,FPGA_64_0_28,64,0,28,A2F_3052,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_29,64,0,29,A2F_3053,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_30,64,0,30,A2F_3054,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_31,64,0,31,A2F_3055,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_32,64,0,32,A2F_3056,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_33,64,0,33,A2F_3057,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_34,64,0,34,A2F_3058,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_35,64,0,35,A2F_3059,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_35,Bank_H_3_35,FAKE,590,40,1000,5000,FPGA_64_0_36,64,0,36,A2F_3060,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,980,40,2000,1000,FPGA_64_0_37,64,0,37,A2F_3061,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,980,40,2000,1000,FPGA_64_0_38,64,0,38,A2F_3062,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_36,Bank_H_3_36,FAKE,980,40,2000,1000,FPGA_64_0_39,64,0,39,A2F_3063,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,70,40,1000,1000,FPGA_65_0_0,65,0,0,F2A_3072,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_1,65,0,1,F2A_3073,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_2,65,0,2,F2A_3074,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_3,65,0,3,F2A_3075,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_4,65,0,4,F2A_3076,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_5,65,0,5,F2A_3077,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_6,65,0,6,F2A_3078,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_7,65,0,7,F2A_3079,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_8,65,0,8,F2A_3080,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_9,65,0,9,F2A_3081,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,200,40,1000,2000,FPGA_65_0_10,65,0,10,F2A_3082,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,330,40,1000,3000,FPGA_65_0_11,65,0,11,F2A_3083,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,330,40,1000,3000,FPGA_65_0_12,65,0,12,F2A_3084,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,330,40,1000,3000,FPGA_65_0_13,65,0,13,F2A_3085,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,330,40,1000,3000,FPGA_65_0_14,65,0,14,F2A_3086,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_15,65,0,15,F2A_3087,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_16,65,0,16,F2A_3088,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,720,40,1000,6000,FPGA_65_0_17,65,0,17,F2A_3089,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,720,40,1000,6000,FPGA_65_0_18,65,0,18,F2A_3090,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,720,40,1000,6000,FPGA_65_0_19,65,0,19,F2A_3091,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,720,40,1000,6000,FPGA_65_0_20,65,0,20,F2A_3092,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,720,40,1000,6000,FPGA_65_0_21,65,0,21,F2A_3093,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,720,40,1000,6000,FPGA_65_0_22,65,0,22,F2A_3094,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,720,40,1000,6000,FPGA_65_0_23,65,0,23,F2A_3095,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,460,40,1000,4000,FPGA_65_0_24,65,0,24,A2F_3096,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,460,40,1000,4000,FPGA_65_0_25,65,0,25,A2F_3097,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,460,40,1000,4000,FPGA_65_0_26,65,0,26,A2F_3098,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,460,40,1000,4000,FPGA_65_0_27,65,0,27,A2F_3099,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,460,40,1000,4000,FPGA_65_0_28,65,0,28,A2F_3100,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_29,65,0,29,A2F_3101,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_30,65,0,30,A2F_3102,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_31,65,0,31,A2F_3103,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_32,65,0,32,A2F_3104,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_33,65,0,33,A2F_3105,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_34,65,0,34,A2F_3106,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_35,65,0,35,A2F_3107,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_37,Bank_H_3_37,FAKE,590,40,1000,5000,FPGA_65_0_36,65,0,36,A2F_3108,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,980,40,2000,1000,FPGA_65_0_37,65,0,37,A2F_3109,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,980,40,2000,1000,FPGA_65_0_38,65,0,38,A2F_3110,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_38,Bank_H_3_38,FAKE,980,40,2000,1000,FPGA_65_0_39,65,0,39,A2F_3111,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,70,40,1000,1000,FPGA_66_0_0,66,0,0,F2A_3120,f2g_rx_sfifo_reset_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_1,66,0,1,F2A_3121,f2g_rx_dpa_restart_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_2,66,0,2,F2A_3122,f2g_trx_reset_n_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_3,66,0,3,F2A_3123,f2g_trx_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_4,66,0,4,F2A_3124,f2g_in_en_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_5,66,0,5,F2A_3125,f2g_tx_oe_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_6,66,0,6,F2A_3126,f2g_tx_dvalid_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_7,66,0,7,F2A_3127,f2g_tx_out[0]_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_8,66,0,8,F2A_3128,f2g_tx_out[1]_A,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_9,66,0,9,F2A_3129,f2g_tx_out[2]_A,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,200,40,1000,2000,FPGA_66_0_10,66,0,10,F2A_3130,f2g_tx_out[3]_A,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,330,40,1000,3000,FPGA_66_0_11,66,0,11,F2A_3131,f2g_tx_out[4]_A,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,330,40,1000,3000,FPGA_66_0_12,66,0,12,F2A_3132,f2g_tx_out[5]_A,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,330,40,1000,3000,FPGA_66_0_13,66,0,13,F2A_3133,f2g_tx_out[6]_A,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,330,40,1000,3000,FPGA_66_0_14,66,0,14,F2A_3134,f2g_tx_out[7]_A,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_15,66,0,15,F2A_3135,f2g_tx_out[8]_A,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_16,66,0,16,F2A_3136,f2g_tx_out[9]_A,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,720,40,1000,6000,FPGA_66_0_17,66,0,17,F2A_3137,f2g_rx_sfifo_reset_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,720,40,1000,6000,FPGA_66_0_18,66,0,18,F2A_3138,f2g_rx_dpa_restart_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,720,40,1000,6000,FPGA_66_0_19,66,0,19,F2A_3139,f2g_trx_reset_n_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,720,40,1000,6000,FPGA_66_0_20,66,0,20,F2A_3140,f2g_trx_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,720,40,1000,6000,FPGA_66_0_21,66,0,21,F2A_3141,f2g_in_en_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,720,40,1000,6000,FPGA_66_0_22,66,0,22,F2A_3142,f2g_tx_oe_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,720,40,1000,6000,FPGA_66_0_23,66,0,23,F2A_3143,f2g_tx_dvalid_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,460,40,1000,4000,FPGA_66_0_24,66,0,24,A2F_3144,g2f_rx_cdr_core_clk_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,460,40,1000,4000,FPGA_66_0_25,66,0,25,A2F_3145,g2f_rx_dvalid_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,460,40,1000,4000,FPGA_66_0_26,66,0,26,A2F_3146,g2f_core_clk_A,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,460,40,1000,4000,FPGA_66_0_27,66,0,27,A2F_3147,g2f_rx_in[0]_A,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,460,40,1000,4000,FPGA_66_0_28,66,0,28,A2F_3148,g2f_rx_in[1]_A,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_29,66,0,29,A2F_3149,g2f_rx_in[2]_A,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_30,66,0,30,A2F_3150,g2f_rx_in[3]_A,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_31,66,0,31,A2F_3151,g2f_rx_in[4]_A,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_32,66,0,32,A2F_3152,g2f_rx_in[5]_A,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_33,66,0,33,A2F_3153,g2f_rx_in[6]_A,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_34,66,0,34,A2F_3154,g2f_rx_in[7]_A,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,,,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_35,66,0,35,A2F_3155,g2f_rx_in[8]_A,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,,,,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_39,Bank_H_3_39,FAKE,590,40,1000,5000,FPGA_66_0_36,66,0,36,A2F_3156,g2f_rx_in[9]_A,,,,,,,,,,,,,,,,,,,,,,,,,Y,,,,,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,980,40,2000,1000,FPGA_66_0_37,66,0,37,A2F_3157,g2f_rx_cdr_core_clk_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,980,40,2000,1000,FPGA_66_0_38,66,0,38,A2F_3158,g2f_rx_dvalid_B,,,,,,,,,,,,,,,,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
GBOX GPIO,Bank_H_3_40,Bank_H_3_40,FAKE,980,40,2000,1000,FPGA_66_0_39,66,0,39,A2F_3159,g2f_core_clk_B,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,Y,Y,Y,Y,Y,,,,,,,,,,,,,
Power,VDD,VDD,C8  D4  D5  D7  D8  D15  D16  D19  E19  H9  H10  H11  H12  H13  H14  J8  J15  K8  K15  L8  L15  M8  M15  N8  N15  P8  P15  R9  R10  R11  R12  R13  R14  W4  W5  W8  W15  W18  W19,163.1,1989.45,,1989.45,,163.1,,1989.45,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,IO,,Y,Digital Power,,,
Power,VSS,VSS,A1  A4  A9  A12  A15  A19  A22  B3  B10  B11  B13  B14  C2  C3  C13  C14  C20  C21  D1  D3  D6  D9  D10  D14  D17  D18  D21  D22  E4  F4  F19  G1  G4  G19  G22  H8  H15  J4  J9  J10  J11  J12  J13  J14  K1  K4  K9  K10  K11  K12  K13  K14  K19  K22  L2  L,47.3,2019.45,,2019.45,,47.3,,2019.45,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,IO,,Y,Digital Gnd,,,
Power,1p8_VDD,1P8_VDD,B2  B9  B12  B15  B20  B21  C4  C6  C11  C17  D20  E20  F3  F20  G3  G20  H4  H19  K2  K21  N2  N21  R4  R19  R20  T4  U3  U20  U21  V1  V21  V22  Y6  Y16  Y17,163.1,2049.45,,2049.45,,163.1,,2049.45,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,IO,,Y,Aragio Power,,,
Power,VSS,VSS,A1  A4  A9  A12  A15  A19  A22  B3  B10  B11  B13  B14  C2  C3  C13  C14  C20  C21  D1  D3  D6  D9  D10  D14  D17  D18  D21  D22  E4  F4  F19  G1  G4  G19  G22  H8  H15  J4  J9  J10  J11  J12  J13  J14  K1  K4  K9  K10  K11  K12  K13  K14  K19  K22  L2  L,47.3,2079.45,,2079.45,,47.3,,2079.45,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,IO,,Y,Aragio Gnd,,,
Power,USB_VDD,USB_VDD,C8  D4  D5  D7  D8  D15  D16  D19  E19  H9  H10  H11  H12  H13  H14  J8  J15  K8  K15  L8  L15  M8  M15  N8  N15  P8  P15  R9  R10  R11  R12  R13  R14  W4  W5  W8  W15  W18  W19,163.1,2109.45,,2109.45,,163.1,,2109.45,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,IO,,Y,USB Power,,,
Power,SER_VDD,SER_VDD,C8  D4  D5  D7  D8  D15  D16  D19  E19  H9  H10  H11  H12  H13  H14  J8  J15  K8  K15  L8  L15  M8  M15  N8  N15  P8  P15  R9  R10  R11  R12  R13  R14  W4  W5  W8  W15  W18  W19,47.3,2139.45,,2139.45,,47.3,,2139.45,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,IO,,Y,Serdes Power,,,
Power,PLL_VDD,PLL_VDD,C8  D4  D5  D7  D8  D15  D16  D19  E19  H9  H10  H11  H12  H13  H14  J8  J15  K8  K15  L8  L15  M8  M15  N8  N15  P8  P15  R9  R10  R11  R12  R13  R14  W4  W5  W8  W15  W18  W19,163.1,2169.45,,2169.45,,163.1,,2169.45,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,N/A,,,,,IO,,Y,PLL VDD,,,
