{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603887987290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603887987290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 20:26:27 2020 " "Processing started: Wed Oct 28 20:26:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603887987290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887987290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887987290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603887987533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603887987533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_toplevel " "Found entity 1: lab5_toplevel" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "D:/Quartus/ECE385/lab5/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995350 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "D:/Quartus/ECE385/lab5/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995350 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "D:/Quartus/ECE385/lab5/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995350 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/Quartus/ECE385/lab5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603887995350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/Quartus/ECE385/lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "Register_unit.sv" "" { Text "D:/Quartus/ECE385/lab5/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "D:/Quartus/ECE385/lab5/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/Quartus/ECE385/lab5/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "D:/Quartus/ECE385/lab5/Dreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB9 " "Found entity 1: ADD_SUB9" {  } { { "ADD_SUB.sv" "" { Text "D:/Quartus/ECE385/lab5/ADD_SUB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995365 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "ADD_SUB.sv" "" { Text "D:/Quartus/ECE385/lab5/ADD_SUB.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995365 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.sv(12) " "Verilog HDL information at control.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "control.sv" "" { Text "D:/Quartus/ECE385/lab5/control.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603887995365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control2 " "Found entity 1: control2" {  } { { "control.sv" "" { Text "D:/Quartus/ECE385/lab5/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control_.sv" "" { Text "D:/Quartus/ECE385/lab5/control_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603887995365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887995365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_toplevel " "Elaborating entity \"lab5_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603887995387 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Load_A lab5_toplevel.sv(20) " "Verilog HDL warning at lab5_toplevel.sv(20): object Load_A used but never assigned" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1603887995387 "|lab5_toplevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Load_A 0 lab5_toplevel.sv(20) " "Net \"Load_A\" at lab5_toplevel.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603887995387 "|lab5_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "curr_state lab5_toplevel.sv(9) " "Output port \"curr_state\" at lab5_toplevel.sv(9) has no driver" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603887995387 "|lab5_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter lab5_toplevel.sv(10) " "Output port \"counter\" at lab5_toplevel.sv(10) has no driver" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603887995387 "|lab5_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_logic " "Elaborating entity \"control\" for hierarchy \"control:control_logic\"" {  } { { "lab5_toplevel.sv" "control_logic" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603887995409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:reg_A " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:reg_A\"" {  } { { "lab5_toplevel.sv" "reg_A" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603887995425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg Dreg:D_flip_flop " "Elaborating entity \"Dreg\" for hierarchy \"Dreg:D_flip_flop\"" {  } { { "lab5_toplevel.sv" "D_flip_flop" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603887995425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB9 ADD_SUB9:ADD_SUB " "Elaborating entity \"ADD_SUB9\" for hierarchy \"ADD_SUB9:ADD_SUB\"" {  } { { "lab5_toplevel.sv" "ADD_SUB" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603887995425 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S\[9\] ADD_SUB.sv(5) " "Output port \"S\[9\]\" at ADD_SUB.sv(5) has no driver" {  } { { "ADD_SUB.sv" "" { Text "D:/Quartus/ECE385/lab5/ADD_SUB.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603887995425 "|lab5_toplevel|ADD_SUB9:ADD_SUB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ADD_SUB9:ADD_SUB\|full_adder:Fa0 " "Elaborating entity \"full_adder\" for hierarchy \"ADD_SUB9:ADD_SUB\|full_adder:Fa0\"" {  } { { "ADD_SUB.sv" "Fa0" { Text "D:/Quartus/ECE385/lab5/ADD_SUB.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603887995425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "lab5_toplevel.sv" "HexAL" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603887995425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "lab5_toplevel.sv" "button_sync\[0\]" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603887995440 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "curr_state\[0\] GND " "Pin \"curr_state\[0\]\" is stuck at GND" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603887995805 "|lab5_toplevel|curr_state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_state\[1\] GND " "Pin \"curr_state\[1\]\" is stuck at GND" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603887995805 "|lab5_toplevel|curr_state[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_state\[2\] GND " "Pin \"curr_state\[2\]\" is stuck at GND" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603887995805 "|lab5_toplevel|curr_state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "curr_state\[3\] GND " "Pin \"curr_state\[3\]\" is stuck at GND" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603887995805 "|lab5_toplevel|curr_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter\[0\] GND " "Pin \"counter\[0\]\" is stuck at GND" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603887995805 "|lab5_toplevel|counter[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter\[1\] GND " "Pin \"counter\[1\]\" is stuck at GND" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603887995805 "|lab5_toplevel|counter[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter\[2\] GND " "Pin \"counter\[2\]\" is stuck at GND" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603887995805 "|lab5_toplevel|counter[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LoadA GND " "Pin \"LoadA\" is stuck at GND" {  } { { "lab5_toplevel.sv" "" { Text "D:/Quartus/ECE385/lab5/lab5_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603887995805 "|lab5_toplevel|LoadA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603887995805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603887995868 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603887996104 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/ECE385/lab5/output_files/lab5.map.smsg " "Generated suppressed messages file D:/Quartus/ECE385/lab5/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887996120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603887996236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603887996236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603887996289 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603887996289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603887996289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603887996289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603887996321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 20:26:36 2020 " "Processing ended: Wed Oct 28 20:26:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603887996321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603887996321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603887996321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603887996321 ""}
