
                                 Formality (R)

               Version U-2022.12-SP2 for linux64 - Feb 24, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Build: 8051736
Hostname: cad14.nordicsemi.no
Current time: Tue May 30 03:22:24 2023

Loading db file '/cad/synopsys/formality/2022.12-SP2/libraries/syn/gtech.db'
Error: Error 'CLE-10' has occurred (ERR-3)
Warning: Message for error 'CLE-10' not found (ERR-1)
Information:  (CLE-10)
No target library specified, default is WORK
Loading verilog file '/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_unpacked_inst_doWhileLoopScheme_alwayscomb.sv'
Warning: The 'declaration initial assignment' construct is not supported.  It will be ignored. (File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_unpacked_inst_doWhileLoopScheme_alwayscomb.sv Line: 19)  (FMR_VLOG-038)
Error: You are specifying an assignment statement whose left hand side is invalid. (File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_unpacked_inst_doWhileLoopScheme_alwayscomb.sv Line: 22)  (FMR_VLOG-365)
Error: Procedural continuous assign statements are not supported. (File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/assign_unpacked_inst_doWhileLoopScheme_alwayscomb.sv Line: 22)  (FMR_VLOG-126)
Error: The read_verilog/read_sverilog command has been ignored due to errors in one of the files.  (FM-599)
Error: The current container is not set. A container must be specified (FM-003)
Error: Reference design not set (FM-045)

Maximum memory usage for this session: 908 MB
CPU usage for this session: 0.6 seconds ( 0.00 hours )
Current time: Tue May 30 03:22:25 2023
Elapsed time: 0 seconds ( 0.00 hours )

Thank you for using Formality (R)!
