{"vcs1":{"timestamp_begin":1739188827.546071054, "rt":0.26, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739188827.891871151, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739188828.208815009, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739188827.316735901}
{"VCS_COMP_START_TIME": 1739188827.316735901}
{"VCS_COMP_END_TIME": 1739188828.426907778}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150356}}
