<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_etreg.h source code [netbsd/sys/dev/pci/if_etreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="et_rxbuf,et_rxbuf_data,et_rxdesc,et_rxdesc_ring,et_rxstat,et_rxstat_ring,et_rxstatus,et_rxstatus_data,et_softc,et_txbuf,et_txbuf_data,et_txdesc,et_txdesc_ring,et_txstatus_data "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_etreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_etreg.h.html'>if_etreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_etreg.h,v 1.1 2010/11/13 00:47:25 jnemeth Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_etreg.h,v 1.3 2008/06/08 06:18:07 jsg Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2007 The DragonFly Project.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> * </i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The DragonFly Project</i></td></tr>
<tr><th id="8">8</th><td><i> * by Sepherosa Ziehau &lt;sepherosa@gmail.com&gt;</i></td></tr>
<tr><th id="9">9</th><td><i> * </i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * </i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in</i></td></tr>
<tr><th id="18">18</th><td><i> *    the documentation and/or other materials provided with the</i></td></tr>
<tr><th id="19">19</th><td><i> *    distribution.</i></td></tr>
<tr><th id="20">20</th><td><i> * 3. Neither the name of The DragonFly Project nor the names of its</i></td></tr>
<tr><th id="21">21</th><td><i> *    contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="22">22</th><td><i> *    from this software without specific, prior written permission.</i></td></tr>
<tr><th id="23">23</th><td><i> * </i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</i></td></tr>
<tr><th id="25">25</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</i></td></tr>
<tr><th id="26">26</th><td><i> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</i></td></tr>
<tr><th id="27">27</th><td><i> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</i></td></tr>
<tr><th id="28">28</th><td><i> * COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="29">29</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES (INCLUDING,</i></td></tr>
<tr><th id="30">30</th><td><i> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</i></td></tr>
<tr><th id="31">31</th><td><i> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</i></td></tr>
<tr><th id="32">32</th><td><i> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="33">33</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT</i></td></tr>
<tr><th id="34">34</th><td><i> * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="35">35</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> * </i></td></tr>
<tr><th id="37">37</th><td><i> * $DragonFly: src/sys/dev/netif/et/if_etreg.h,v 1.1 2007/10/12 14:12:42 sephe Exp $</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="40">ifndef</span> <span class="macro" data-ref="_M/_IF_ETREG_H">_IF_ETREG_H</span></u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/_IF_ETREG_H" data-ref="_M/_IF_ETREG_H">_IF_ETREG_H</dfn></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/ET_INTERN_MEM_SIZE" data-ref="_M/ET_INTERN_MEM_SIZE">ET_INTERN_MEM_SIZE</dfn>		0x400</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/ET_INTERN_MEM_END" data-ref="_M/ET_INTERN_MEM_END">ET_INTERN_MEM_END</dfn>		(ET_INTERN_MEM_SIZE - 1)</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i>/*</i></td></tr>
<tr><th id="47">47</th><td><i> * PCI registers</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> * ET_PCIV_ACK_LATENCY_{128,256} are from</i></td></tr>
<tr><th id="50">50</th><td><i> * PCI EXPRESS BASE SPECIFICATION, REV. 1.0a, Table 3-5</i></td></tr>
<tr><th id="51">51</th><td><i> *</i></td></tr>
<tr><th id="52">52</th><td><i> * ET_PCIV_REPLAY_TIMER_{128,256} are from</i></td></tr>
<tr><th id="53">53</th><td><i> * PCI EXPRESS BASE SPECIFICATION, REV. 1.0a, Table 3-4</i></td></tr>
<tr><th id="54">54</th><td><i> */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_BAR" data-ref="_M/ET_PCIR_BAR">ET_PCIR_BAR</dfn>			0x10</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_DEVICE_CAPS" data-ref="_M/ET_PCIR_DEVICE_CAPS">ET_PCIR_DEVICE_CAPS</dfn>		0x4c</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/ET_PCIM_DEVICE_CAPS_MAX_PLSZ" data-ref="_M/ET_PCIM_DEVICE_CAPS_MAX_PLSZ">ET_PCIM_DEVICE_CAPS_MAX_PLSZ</dfn>	0x7	/* Max playload size */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/ET_PCIV_DEVICE_CAPS_PLSZ_128" data-ref="_M/ET_PCIV_DEVICE_CAPS_PLSZ_128">ET_PCIV_DEVICE_CAPS_PLSZ_128</dfn>	0x0</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ET_PCIV_DEVICE_CAPS_PLSZ_256" data-ref="_M/ET_PCIV_DEVICE_CAPS_PLSZ_256">ET_PCIV_DEVICE_CAPS_PLSZ_256</dfn>	0x1</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_DEVICE_CTRL" data-ref="_M/ET_PCIR_DEVICE_CTRL">ET_PCIR_DEVICE_CTRL</dfn>		0x50</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/ET_PCIM_DEVICE_CTRL_MAX_RRSZ" data-ref="_M/ET_PCIM_DEVICE_CTRL_MAX_RRSZ">ET_PCIM_DEVICE_CTRL_MAX_RRSZ</dfn>	0x7000	/* Max read request size */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ET_PCIV_DEVICE_CTRL_RRSZ_2K" data-ref="_M/ET_PCIV_DEVICE_CTRL_RRSZ_2K">ET_PCIV_DEVICE_CTRL_RRSZ_2K</dfn>	0x4000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_MACADDR_LO" data-ref="_M/ET_PCIR_MACADDR_LO">ET_PCIR_MACADDR_LO</dfn>		0xa4</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_MACADDR_HI" data-ref="_M/ET_PCIR_MACADDR_HI">ET_PCIR_MACADDR_HI</dfn>		0xa8</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_EEPROM_MISC" data-ref="_M/ET_PCIR_EEPROM_MISC">ET_PCIR_EEPROM_MISC</dfn>		0xb0</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_EEPROM_STATUS_MASK" data-ref="_M/ET_PCIR_EEPROM_STATUS_MASK">ET_PCIR_EEPROM_STATUS_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/ET_PCIM_EEPROM_STATUS_ERROR" data-ref="_M/ET_PCIM_EEPROM_STATUS_ERROR">ET_PCIM_EEPROM_STATUS_ERROR</dfn>	0x00004c00</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_ACK_LATENCY" data-ref="_M/ET_PCIR_ACK_LATENCY">ET_PCIR_ACK_LATENCY</dfn>		0xc0</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ET_PCIV_ACK_LATENCY_128" data-ref="_M/ET_PCIV_ACK_LATENCY_128">ET_PCIV_ACK_LATENCY_128</dfn>		237</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ET_PCIV_ACK_LATENCY_256" data-ref="_M/ET_PCIV_ACK_LATENCY_256">ET_PCIV_ACK_LATENCY_256</dfn>		416</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_REPLAY_TIMER" data-ref="_M/ET_PCIR_REPLAY_TIMER">ET_PCIR_REPLAY_TIMER</dfn>		0xc2</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ET_REPLAY_TIMER_RX_L0S_ADJ" data-ref="_M/ET_REPLAY_TIMER_RX_L0S_ADJ">ET_REPLAY_TIMER_RX_L0S_ADJ</dfn>	250	/* XXX infered from default */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ET_PCIV_REPLAY_TIMER_128" data-ref="_M/ET_PCIV_REPLAY_TIMER_128">ET_PCIV_REPLAY_TIMER_128</dfn>	(711 + ET_REPLAY_TIMER_RX_L0S_ADJ)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ET_PCIV_REPLAY_TIMER_256" data-ref="_M/ET_PCIV_REPLAY_TIMER_256">ET_PCIV_REPLAY_TIMER_256</dfn>	(1248 + ET_REPLAY_TIMER_RX_L0S_ADJ)</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ET_PCIR_L0S_L1_LATENCY" data-ref="_M/ET_PCIR_L0S_L1_LATENCY">ET_PCIR_L0S_L1_LATENCY</dfn>		0xcf</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ET_PCIM_L0S_LATENCY" data-ref="_M/ET_PCIM_L0S_LATENCY">ET_PCIM_L0S_LATENCY</dfn>		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ET_PCIM_L1_LATENCY" data-ref="_M/ET_PCIM_L1_LATENCY">ET_PCIM_L1_LATENCY</dfn>		(7 &lt;&lt; 3)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/*</i></td></tr>
<tr><th id="87">87</th><td><i> * CSR</i></td></tr>
<tr><th id="88">88</th><td><i> */</i></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ET_TXQ_START" data-ref="_M/ET_TXQ_START">ET_TXQ_START</dfn>			0x0000</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ET_TXQ_END" data-ref="_M/ET_TXQ_END">ET_TXQ_END</dfn>			0x0004</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ET_RXQ_START" data-ref="_M/ET_RXQ_START">ET_RXQ_START</dfn>			0x0008</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ET_RXQ_END" data-ref="_M/ET_RXQ_END">ET_RXQ_END</dfn>			0x000c</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ET_PM" data-ref="_M/ET_PM">ET_PM</dfn>				0x0010</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ET_PM_SYSCLK_GATE" data-ref="_M/ET_PM_SYSCLK_GATE">ET_PM_SYSCLK_GATE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/ET_PM_TXCLK_GATE" data-ref="_M/ET_PM_TXCLK_GATE">ET_PM_TXCLK_GATE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/ET_PM_RXCLK_GATE" data-ref="_M/ET_PM_RXCLK_GATE">ET_PM_RXCLK_GATE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_STATUS" data-ref="_M/ET_INTR_STATUS">ET_INTR_STATUS</dfn>			0x0018</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_MASK" data-ref="_M/ET_INTR_MASK">ET_INTR_MASK</dfn>			0x001c</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST" data-ref="_M/ET_SWRST">ET_SWRST</dfn>			0x0028</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST_TXDMA" data-ref="_M/ET_SWRST_TXDMA">ET_SWRST_TXDMA</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST_RXDMA" data-ref="_M/ET_SWRST_RXDMA">ET_SWRST_RXDMA</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST_TXMAC" data-ref="_M/ET_SWRST_TXMAC">ET_SWRST_TXMAC</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST_RXMAC" data-ref="_M/ET_SWRST_RXMAC">ET_SWRST_RXMAC</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST_MAC" data-ref="_M/ET_SWRST_MAC">ET_SWRST_MAC</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST_MAC_STAT" data-ref="_M/ET_SWRST_MAC_STAT">ET_SWRST_MAC_STAT</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST_MMC" data-ref="_M/ET_SWRST_MMC">ET_SWRST_MMC</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/ET_SWRST_SELFCLR_DISABLE" data-ref="_M/ET_SWRST_SELFCLR_DISABLE">ET_SWRST_SELFCLR_DISABLE</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ET_MSI_CFG" data-ref="_M/ET_MSI_CFG">ET_MSI_CFG</dfn>			0x0030</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ET_LOOPBACK" data-ref="_M/ET_LOOPBACK">ET_LOOPBACK</dfn>			0x0034</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ET_TIMER" data-ref="_M/ET_TIMER">ET_TIMER</dfn>			0x0038</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/ET_TXDMA_CTRL" data-ref="_M/ET_TXDMA_CTRL">ET_TXDMA_CTRL</dfn>			0x1000</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ET_TXDMA_CTRL_HALT" data-ref="_M/ET_TXDMA_CTRL_HALT">ET_TXDMA_CTRL_HALT</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ET_TXDMA_CTRL_CACHE_THR" data-ref="_M/ET_TXDMA_CTRL_CACHE_THR">ET_TXDMA_CTRL_CACHE_THR</dfn>		0xf0</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ET_TXDMA_CTRL_SINGLE_EPKT" data-ref="_M/ET_TXDMA_CTRL_SINGLE_EPKT">ET_TXDMA_CTRL_SINGLE_EPKT</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ET_TX_RING_HI" data-ref="_M/ET_TX_RING_HI">ET_TX_RING_HI</dfn>			0x1004</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ET_TX_RING_LO" data-ref="_M/ET_TX_RING_LO">ET_TX_RING_LO</dfn>			0x1008</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/ET_TX_RING_CNT" data-ref="_M/ET_TX_RING_CNT">ET_TX_RING_CNT</dfn>			0x100c</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/ET_TX_STATUS_HI" data-ref="_M/ET_TX_STATUS_HI">ET_TX_STATUS_HI</dfn>			0x101c</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/ET_TX_STATUS_LO" data-ref="_M/ET_TX_STATUS_LO">ET_TX_STATUS_LO</dfn>			0x1020</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ET_TX_READY_POS" data-ref="_M/ET_TX_READY_POS">ET_TX_READY_POS</dfn>			0x1024</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ET_TX_READY_POS_INDEX" data-ref="_M/ET_TX_READY_POS_INDEX">ET_TX_READY_POS_INDEX</dfn>		0x03ff</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/ET_TX_READY_POS_WRAP" data-ref="_M/ET_TX_READY_POS_WRAP">ET_TX_READY_POS_WRAP</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ET_TX_DONE_POS" data-ref="_M/ET_TX_DONE_POS">ET_TX_DONE_POS</dfn>			0x1060</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/ET_TX_DONE_POS_INDEX" data-ref="_M/ET_TX_DONE_POS_INDEX">ET_TX_DONE_POS_INDEX</dfn>		0x03ff</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ET_TX_DONE_POS_WRAP" data-ref="_M/ET_TX_DONE_POS_WRAP">ET_TX_DONE_POS_WRAP</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ET_RXDMA_CTRL" data-ref="_M/ET_RXDMA_CTRL">ET_RXDMA_CTRL</dfn>			0x2000</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ET_RXDMA_CTRL_HALT" data-ref="_M/ET_RXDMA_CTRL_HALT">ET_RXDMA_CTRL_HALT</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ET_RXDMA_CTRL_RING0_SIZE" data-ref="_M/ET_RXDMA_CTRL_RING0_SIZE">ET_RXDMA_CTRL_RING0_SIZE</dfn>	(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ET_RXDMA_CTRL_RING0_ENABLE" data-ref="_M/ET_RXDMA_CTRL_RING0_ENABLE">ET_RXDMA_CTRL_RING0_ENABLE</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ET_RXDMA_CTRL_RING1_SIZE" data-ref="_M/ET_RXDMA_CTRL_RING1_SIZE">ET_RXDMA_CTRL_RING1_SIZE</dfn>	(3 &lt;&lt; 11)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/ET_RXDMA_CTRL_RING1_ENABLE" data-ref="_M/ET_RXDMA_CTRL_RING1_ENABLE">ET_RXDMA_CTRL_RING1_ENABLE</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ET_RXDMA_CTRL_HALTED" data-ref="_M/ET_RXDMA_CTRL_HALTED">ET_RXDMA_CTRL_HALTED</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ET_RX_STATUS_LO" data-ref="_M/ET_RX_STATUS_LO">ET_RX_STATUS_LO</dfn>			0x2004</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ET_RX_STATUS_HI" data-ref="_M/ET_RX_STATUS_HI">ET_RX_STATUS_HI</dfn>			0x2008</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ET_RX_INTR_NPKTS" data-ref="_M/ET_RX_INTR_NPKTS">ET_RX_INTR_NPKTS</dfn>		0x200c</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ET_RX_INTR_DELAY" data-ref="_M/ET_RX_INTR_DELAY">ET_RX_INTR_DELAY</dfn>		0x2010</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ET_RXSTAT_LO" data-ref="_M/ET_RXSTAT_LO">ET_RXSTAT_LO</dfn>			0x2020</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ET_RXSTAT_HI" data-ref="_M/ET_RXSTAT_HI">ET_RXSTAT_HI</dfn>			0x2024</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ET_RXSTAT_CNT" data-ref="_M/ET_RXSTAT_CNT">ET_RXSTAT_CNT</dfn>			0x2028</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ET_RXSTAT_POS" data-ref="_M/ET_RXSTAT_POS">ET_RXSTAT_POS</dfn>			0x2030</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ET_RXSTAT_POS_INDEX" data-ref="_M/ET_RXSTAT_POS_INDEX">ET_RXSTAT_POS_INDEX</dfn>		0x0fff</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ET_RXSTAT_POS_WRAP" data-ref="_M/ET_RXSTAT_POS_WRAP">ET_RXSTAT_POS_WRAP</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ET_RXSTAT_MINCNT" data-ref="_M/ET_RXSTAT_MINCNT">ET_RXSTAT_MINCNT</dfn>		0x2038</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING0_LO" data-ref="_M/ET_RX_RING0_LO">ET_RX_RING0_LO</dfn>			0x203c</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING0_HI" data-ref="_M/ET_RX_RING0_HI">ET_RX_RING0_HI</dfn>			0x2040</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING0_CNT" data-ref="_M/ET_RX_RING0_CNT">ET_RX_RING0_CNT</dfn>			0x2044</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING0_POS" data-ref="_M/ET_RX_RING0_POS">ET_RX_RING0_POS</dfn>			0x204c</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING0_POS_INDEX" data-ref="_M/ET_RX_RING0_POS_INDEX">ET_RX_RING0_POS_INDEX</dfn>		0x03ff</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING0_POS_WRAP" data-ref="_M/ET_RX_RING0_POS_WRAP">ET_RX_RING0_POS_WRAP</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING0_MINCNT" data-ref="_M/ET_RX_RING0_MINCNT">ET_RX_RING0_MINCNT</dfn>		0x2054</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING1_LO" data-ref="_M/ET_RX_RING1_LO">ET_RX_RING1_LO</dfn>			0x2058</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING1_HI" data-ref="_M/ET_RX_RING1_HI">ET_RX_RING1_HI</dfn>			0x205c</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING1_CNT" data-ref="_M/ET_RX_RING1_CNT">ET_RX_RING1_CNT</dfn>			0x2060</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING1_POS" data-ref="_M/ET_RX_RING1_POS">ET_RX_RING1_POS</dfn>			0x2068</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING1_POS_INDEX" data-ref="_M/ET_RX_RING1_POS_INDEX">ET_RX_RING1_POS_INDEX</dfn>		0x03ff</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING1_POS_WRAP" data-ref="_M/ET_RX_RING1_POS_WRAP">ET_RX_RING1_POS_WRAP</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING1_MINCNT" data-ref="_M/ET_RX_RING1_MINCNT">ET_RX_RING1_MINCNT</dfn>		0x2070</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ET_TXMAC_CTRL" data-ref="_M/ET_TXMAC_CTRL">ET_TXMAC_CTRL</dfn>			0x3000</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ET_TXMAC_CTRL_ENABLE" data-ref="_M/ET_TXMAC_CTRL_ENABLE">ET_TXMAC_CTRL_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/ET_TXMAC_CTRL_FC_DISABLE" data-ref="_M/ET_TXMAC_CTRL_FC_DISABLE">ET_TXMAC_CTRL_FC_DISABLE</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/ET_TXMAC_FLOWCTRL" data-ref="_M/ET_TXMAC_FLOWCTRL">ET_TXMAC_FLOWCTRL</dfn>		0x3010</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_CTRL" data-ref="_M/ET_RXMAC_CTRL">ET_RXMAC_CTRL</dfn>			0x4000</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_CTRL_ENABLE" data-ref="_M/ET_RXMAC_CTRL_ENABLE">ET_RXMAC_CTRL_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_CTRL_NO_PKTFILT" data-ref="_M/ET_RXMAC_CTRL_NO_PKTFILT">ET_RXMAC_CTRL_NO_PKTFILT</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_CTRL_WOL_DISABLE" data-ref="_M/ET_RXMAC_CTRL_WOL_DISABLE">ET_RXMAC_CTRL_WOL_DISABLE</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/ET_WOL_CRC" data-ref="_M/ET_WOL_CRC">ET_WOL_CRC</dfn>			0x4004</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/ET_WOL_SA_LO" data-ref="_M/ET_WOL_SA_LO">ET_WOL_SA_LO</dfn>			0x4010</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/ET_WOL_SA_HI" data-ref="_M/ET_WOL_SA_HI">ET_WOL_SA_HI</dfn>			0x4014</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/ET_WOL_MASK" data-ref="_M/ET_WOL_MASK">ET_WOL_MASK</dfn>			0x4018</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/ET_UCAST_FILTADDR1" data-ref="_M/ET_UCAST_FILTADDR1">ET_UCAST_FILTADDR1</dfn>		0x4068</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/ET_UCAST_FILTADDR2" data-ref="_M/ET_UCAST_FILTADDR2">ET_UCAST_FILTADDR2</dfn>		0x406c</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ET_UCAST_FILTADDR3" data-ref="_M/ET_UCAST_FILTADDR3">ET_UCAST_FILTADDR3</dfn>		0x4070</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/ET_MULTI_HASH" data-ref="_M/ET_MULTI_HASH">ET_MULTI_HASH</dfn>			0x4074</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/ET_PKTFILT" data-ref="_M/ET_PKTFILT">ET_PKTFILT</dfn>			0x4084</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/ET_PKTFILT_BCAST" data-ref="_M/ET_PKTFILT_BCAST">ET_PKTFILT_BCAST</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/ET_PKTFILT_MCAST" data-ref="_M/ET_PKTFILT_MCAST">ET_PKTFILT_MCAST</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/ET_PKTFILT_UCAST" data-ref="_M/ET_PKTFILT_UCAST">ET_PKTFILT_UCAST</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/ET_PKTFILT_FRAG" data-ref="_M/ET_PKTFILT_FRAG">ET_PKTFILT_FRAG</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/ET_PKTFILT_MINLEN" data-ref="_M/ET_PKTFILT_MINLEN">ET_PKTFILT_MINLEN</dfn>		0x7f0000</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MC_SEGSZ" data-ref="_M/ET_RXMAC_MC_SEGSZ">ET_RXMAC_MC_SEGSZ</dfn>		0x4088</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MC_SEGSZ_ENABLE" data-ref="_M/ET_RXMAC_MC_SEGSZ_ENABLE">ET_RXMAC_MC_SEGSZ_ENABLE</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MC_SEGSZ_FC" data-ref="_M/ET_RXMAC_MC_SEGSZ_FC">ET_RXMAC_MC_SEGSZ_FC</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MC_SEGSZ_MAX" data-ref="_M/ET_RXMAC_MC_SEGSZ_MAX">ET_RXMAC_MC_SEGSZ_MAX</dfn>		0x03fc</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MC_WATERMARK" data-ref="_M/ET_RXMAC_MC_WATERMARK">ET_RXMAC_MC_WATERMARK</dfn>		0x408c</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_SPACE_AVL" data-ref="_M/ET_RXMAC_SPACE_AVL">ET_RXMAC_SPACE_AVL</dfn>		0x4094</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MGT" data-ref="_M/ET_RXMAC_MGT">ET_RXMAC_MGT</dfn>			0x4098</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MGT_PASS_ECRC" data-ref="_M/ET_RXMAC_MGT_PASS_ECRC">ET_RXMAC_MGT_PASS_ECRC</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MGT_PASS_ELEN" data-ref="_M/ET_RXMAC_MGT_PASS_ELEN">ET_RXMAC_MGT_PASS_ELEN</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MGT_PASS_ETRUNC" data-ref="_M/ET_RXMAC_MGT_PASS_ETRUNC">ET_RXMAC_MGT_PASS_ETRUNC</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/ET_RXMAC_MGT_CHECK_PKT" data-ref="_M/ET_RXMAC_MGT_CHECK_PKT">ET_RXMAC_MGT_CHECK_PKT</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1" data-ref="_M/ET_MAC_CFG1">ET_MAC_CFG1</dfn>			0x5000</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_TXEN" data-ref="_M/ET_MAC_CFG1_TXEN">ET_MAC_CFG1_TXEN</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_SYNC_TXEN" data-ref="_M/ET_MAC_CFG1_SYNC_TXEN">ET_MAC_CFG1_SYNC_TXEN</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_RXEN" data-ref="_M/ET_MAC_CFG1_RXEN">ET_MAC_CFG1_RXEN</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_SYNC_RXEN" data-ref="_M/ET_MAC_CFG1_SYNC_RXEN">ET_MAC_CFG1_SYNC_RXEN</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_TXFLOW" data-ref="_M/ET_MAC_CFG1_TXFLOW">ET_MAC_CFG1_TXFLOW</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_RXFLOW" data-ref="_M/ET_MAC_CFG1_RXFLOW">ET_MAC_CFG1_RXFLOW</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_LOOPBACK" data-ref="_M/ET_MAC_CFG1_LOOPBACK">ET_MAC_CFG1_LOOPBACK</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_RST_TXFUNC" data-ref="_M/ET_MAC_CFG1_RST_TXFUNC">ET_MAC_CFG1_RST_TXFUNC</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_RST_RXFUNC" data-ref="_M/ET_MAC_CFG1_RST_RXFUNC">ET_MAC_CFG1_RST_RXFUNC</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_RST_TXMC" data-ref="_M/ET_MAC_CFG1_RST_TXMC">ET_MAC_CFG1_RST_TXMC</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_RST_RXMC" data-ref="_M/ET_MAC_CFG1_RST_RXMC">ET_MAC_CFG1_RST_RXMC</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_SIM_RST" data-ref="_M/ET_MAC_CFG1_SIM_RST">ET_MAC_CFG1_SIM_RST</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG1_SOFT_RST" data-ref="_M/ET_MAC_CFG1_SOFT_RST">ET_MAC_CFG1_SOFT_RST</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2" data-ref="_M/ET_MAC_CFG2">ET_MAC_CFG2</dfn>			0x5004</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2_FDX" data-ref="_M/ET_MAC_CFG2_FDX">ET_MAC_CFG2_FDX</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2_CRC" data-ref="_M/ET_MAC_CFG2_CRC">ET_MAC_CFG2_CRC</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2_PADCRC" data-ref="_M/ET_MAC_CFG2_PADCRC">ET_MAC_CFG2_PADCRC</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2_LENCHK" data-ref="_M/ET_MAC_CFG2_LENCHK">ET_MAC_CFG2_LENCHK</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2_BIGFRM" data-ref="_M/ET_MAC_CFG2_BIGFRM">ET_MAC_CFG2_BIGFRM</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2_MODE_MII" data-ref="_M/ET_MAC_CFG2_MODE_MII">ET_MAC_CFG2_MODE_MII</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2_MODE_GMII" data-ref="_M/ET_MAC_CFG2_MODE_GMII">ET_MAC_CFG2_MODE_GMII</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CFG2_PREAMBLE_LEN" data-ref="_M/ET_MAC_CFG2_PREAMBLE_LEN">ET_MAC_CFG2_PREAMBLE_LEN</dfn>	0xf000</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/ET_IPG" data-ref="_M/ET_IPG">ET_IPG</dfn>				0x5008</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/ET_IPG_B2B" data-ref="_M/ET_IPG_B2B">ET_IPG_B2B</dfn>			0x0000007f</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/ET_IPG_MINIFG" data-ref="_M/ET_IPG_MINIFG">ET_IPG_MINIFG</dfn>			0x0000ff00</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/ET_IPG_NONB2B_2" data-ref="_M/ET_IPG_NONB2B_2">ET_IPG_NONB2B_2</dfn>			0x007f0000</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/ET_IPG_NONB2B_1" data-ref="_M/ET_IPG_NONB2B_1">ET_IPG_NONB2B_1</dfn>			0x7f000000</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX" data-ref="_M/ET_MAC_HDX">ET_MAC_HDX</dfn>			0x500c</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX_COLLWIN" data-ref="_M/ET_MAC_HDX_COLLWIN">ET_MAC_HDX_COLLWIN</dfn>		0x0003ff</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX_REXMIT_MAX" data-ref="_M/ET_MAC_HDX_REXMIT_MAX">ET_MAC_HDX_REXMIT_MAX</dfn>		0x00f000</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX_REXMIT_MAX" data-ref="_M/ET_MAC_HDX_REXMIT_MAX">ET_MAC_HDX_REXMIT_MAX</dfn>		0x00f000</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX_EXC_DEFER" data-ref="_M/ET_MAC_HDX_EXC_DEFER">ET_MAC_HDX_EXC_DEFER</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX_NOBACKOFF" data-ref="_M/ET_MAC_HDX_NOBACKOFF">ET_MAC_HDX_NOBACKOFF</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX_BP_NOBACKOFF" data-ref="_M/ET_MAC_HDX_BP_NOBACKOFF">ET_MAC_HDX_BP_NOBACKOFF</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX_ALT_BEB" data-ref="_M/ET_MAC_HDX_ALT_BEB">ET_MAC_HDX_ALT_BEB</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_HDX_ALT_BEB_TRUNC" data-ref="_M/ET_MAC_HDX_ALT_BEB_TRUNC">ET_MAC_HDX_ALT_BEB_TRUNC</dfn>	0xf00000</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/ET_MAX_FRMLEN" data-ref="_M/ET_MAX_FRMLEN">ET_MAX_FRMLEN</dfn>			0x5010</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CFG" data-ref="_M/ET_MII_CFG">ET_MII_CFG</dfn>			0x5020</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CFG_CLKRST" data-ref="_M/ET_MII_CFG_CLKRST">ET_MII_CFG_CLKRST</dfn>		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CFG_PREAMBLE_SUP" data-ref="_M/ET_MII_CFG_PREAMBLE_SUP">ET_MII_CFG_PREAMBLE_SUP</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CFG_SCAN_AUTOINC" data-ref="_M/ET_MII_CFG_SCAN_AUTOINC">ET_MII_CFG_SCAN_AUTOINC</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CFG_RST" data-ref="_M/ET_MII_CFG_RST">ET_MII_CFG_RST</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CMD" data-ref="_M/ET_MII_CMD">ET_MII_CMD</dfn>			0x5024</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CMD_READ" data-ref="_M/ET_MII_CMD_READ">ET_MII_CMD_READ</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/ET_MII_ADDR" data-ref="_M/ET_MII_ADDR">ET_MII_ADDR</dfn>			0x5028</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/ET_MII_ADDR_REG" data-ref="_M/ET_MII_ADDR_REG">ET_MII_ADDR_REG</dfn>			0x001f</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/ET_MII_ADDR_PHY" data-ref="_M/ET_MII_ADDR_PHY">ET_MII_ADDR_PHY</dfn>			0x1f00</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/ET_MII_ADDR_SHIFT" data-ref="_M/ET_MII_ADDR_SHIFT">ET_MII_ADDR_SHIFT</dfn>		8</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CTRL" data-ref="_M/ET_MII_CTRL">ET_MII_CTRL</dfn>			0x502c</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/ET_MII_CTRL_VALUE" data-ref="_M/ET_MII_CTRL_VALUE">ET_MII_CTRL_VALUE</dfn>		0xffff</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/ET_MII_STAT" data-ref="_M/ET_MII_STAT">ET_MII_STAT</dfn>			0x5030</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/ET_MII_STAT_VALUE" data-ref="_M/ET_MII_STAT_VALUE">ET_MII_STAT_VALUE</dfn>		0xffff</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/ET_MII_IND" data-ref="_M/ET_MII_IND">ET_MII_IND</dfn>			0x5034</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/ET_MII_IND_BUSY" data-ref="_M/ET_MII_IND_BUSY">ET_MII_IND_BUSY</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/ET_MII_IND_INVALID" data-ref="_M/ET_MII_IND_INVALID">ET_MII_IND_INVALID</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CTRL" data-ref="_M/ET_MAC_CTRL">ET_MAC_CTRL</dfn>			0x5038</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CTRL_MODE_MII" data-ref="_M/ET_MAC_CTRL_MODE_MII">ET_MAC_CTRL_MODE_MII</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CTRL_LHDX" data-ref="_M/ET_MAC_CTRL_LHDX">ET_MAC_CTRL_LHDX</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_CTRL_GHDX" data-ref="_M/ET_MAC_CTRL_GHDX">ET_MAC_CTRL_GHDX</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_ADDR1" data-ref="_M/ET_MAC_ADDR1">ET_MAC_ADDR1</dfn>			0x5040</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/ET_MAC_ADDR2" data-ref="_M/ET_MAC_ADDR2">ET_MAC_ADDR2</dfn>			0x5044</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/ET_MMC_CTRL" data-ref="_M/ET_MMC_CTRL">ET_MMC_CTRL</dfn>			0x7000</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/ET_MMC_CTRL_ENABLE" data-ref="_M/ET_MMC_CTRL_ENABLE">ET_MMC_CTRL_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/ET_MMC_CTRL_ARB_DISABLE" data-ref="_M/ET_MMC_CTRL_ARB_DISABLE">ET_MMC_CTRL_ARB_DISABLE</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/ET_MMC_CTRL_RXMAC_DISABLE" data-ref="_M/ET_MMC_CTRL_RXMAC_DISABLE">ET_MMC_CTRL_RXMAC_DISABLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/ET_MMC_CTRL_TXMAC_DISABLE" data-ref="_M/ET_MMC_CTRL_TXMAC_DISABLE">ET_MMC_CTRL_TXMAC_DISABLE</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/ET_MMC_CTRL_TXDMA_DISABLE" data-ref="_M/ET_MMC_CTRL_TXDMA_DISABLE">ET_MMC_CTRL_TXDMA_DISABLE</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/ET_MMC_CTRL_RXDMA_DISABLE" data-ref="_M/ET_MMC_CTRL_RXDMA_DISABLE">ET_MMC_CTRL_RXDMA_DISABLE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/ET_MMC_CTRL_FORCE_CE" data-ref="_M/ET_MMC_CTRL_FORCE_CE">ET_MMC_CTRL_FORCE_CE</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>/*</i></td></tr>
<tr><th id="311">311</th><td><i> * Interrupts</i></td></tr>
<tr><th id="312">312</th><td><i> */</i></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_TXEOF" data-ref="_M/ET_INTR_TXEOF">ET_INTR_TXEOF</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_TXDMA_ERROR" data-ref="_M/ET_INTR_TXDMA_ERROR">ET_INTR_TXDMA_ERROR</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_RXEOF" data-ref="_M/ET_INTR_RXEOF">ET_INTR_RXEOF</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_RXRING0_LOW" data-ref="_M/ET_INTR_RXRING0_LOW">ET_INTR_RXRING0_LOW</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_RXRING1_LOW" data-ref="_M/ET_INTR_RXRING1_LOW">ET_INTR_RXRING1_LOW</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_RXSTAT_LOW" data-ref="_M/ET_INTR_RXSTAT_LOW">ET_INTR_RXSTAT_LOW</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_RXDMA_ERROR" data-ref="_M/ET_INTR_RXDMA_ERROR">ET_INTR_RXDMA_ERROR</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_TIMER" data-ref="_M/ET_INTR_TIMER">ET_INTR_TIMER</dfn>			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_WOL" data-ref="_M/ET_INTR_WOL">ET_INTR_WOL</dfn>			(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_PHY" data-ref="_M/ET_INTR_PHY">ET_INTR_PHY</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_TXMAC" data-ref="_M/ET_INTR_TXMAC">ET_INTR_TXMAC</dfn>			(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_RXMAC" data-ref="_M/ET_INTR_RXMAC">ET_INTR_RXMAC</dfn>			(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_MAC_STATS" data-ref="_M/ET_INTR_MAC_STATS">ET_INTR_MAC_STATS</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/ET_INTR_SLAVE_TO" data-ref="_M/ET_INTR_SLAVE_TO">ET_INTR_SLAVE_TO</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/ET_INTRS" data-ref="_M/ET_INTRS">ET_INTRS</dfn>			(ET_INTR_TXEOF | \</u></td></tr>
<tr><th id="329">329</th><td><u>					 ET_INTR_RXEOF | \</u></td></tr>
<tr><th id="330">330</th><td><u>					 ET_INTR_TIMER)</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><i>/*</i></td></tr>
<tr><th id="333">333</th><td><i> * RX ring position uses same layout</i></td></tr>
<tr><th id="334">334</th><td><i> */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING_POS_INDEX" data-ref="_M/ET_RX_RING_POS_INDEX">ET_RX_RING_POS_INDEX</dfn>		(0x03ff &lt;&lt; 0)</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING_POS_WRAP" data-ref="_M/ET_RX_RING_POS_WRAP">ET_RX_RING_POS_WRAP</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i>/* $DragonFly: src/sys/dev/netif/et/if_etvar.h,v 1.1 2007/10/12 14:12:42 sephe Exp $ */</i></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/ET_ALIGN" data-ref="_M/ET_ALIGN">ET_ALIGN</dfn>		0x1000</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/ET_NSEG_MAX" data-ref="_M/ET_NSEG_MAX">ET_NSEG_MAX</dfn>		32	/* XXX no limit actually */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/ET_NSEG_SPARE" data-ref="_M/ET_NSEG_SPARE">ET_NSEG_SPARE</dfn>		5</u></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/ET_TX_NDESC" data-ref="_M/ET_TX_NDESC">ET_TX_NDESC</dfn>		512</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/ET_RX_NDESC" data-ref="_M/ET_RX_NDESC">ET_RX_NDESC</dfn>		512</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/ET_RX_NRING" data-ref="_M/ET_RX_NRING">ET_RX_NRING</dfn>		2</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/ET_RX_NSTAT" data-ref="_M/ET_RX_NSTAT">ET_RX_NSTAT</dfn>		(ET_RX_NRING * ET_RX_NDESC)</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/ET_TX_RING_SIZE" data-ref="_M/ET_TX_RING_SIZE">ET_TX_RING_SIZE</dfn>		(ET_TX_NDESC * sizeof(struct et_txdesc))</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/ET_RX_RING_SIZE" data-ref="_M/ET_RX_RING_SIZE">ET_RX_RING_SIZE</dfn>		(ET_RX_NDESC * sizeof(struct et_rxdesc))</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/ET_RXSTAT_RING_SIZE" data-ref="_M/ET_RXSTAT_RING_SIZE">ET_RXSTAT_RING_SIZE</dfn>	(ET_RX_NSTAT * sizeof(struct et_rxstat))</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/CSR_WRITE_4" data-ref="_M/CSR_WRITE_4">CSR_WRITE_4</dfn>(sc, reg, val)	\</u></td></tr>
<tr><th id="355">355</th><td><u>	bus_space_write_4((sc)-&gt;sc_mem_bt, (sc)-&gt;sc_mem_bh, (reg), (val))</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/CSR_READ_4" data-ref="_M/CSR_READ_4">CSR_READ_4</dfn>(sc, reg)		\</u></td></tr>
<tr><th id="357">357</th><td><u>	bus_space_read_4((sc)-&gt;sc_mem_bt, (sc)-&gt;sc_mem_bh, (reg))</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/ET_ADDR_HI" data-ref="_M/ET_ADDR_HI">ET_ADDR_HI</dfn>(addr)	((uint64_t) (addr) &gt;&gt; 32)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/ET_ADDR_LO" data-ref="_M/ET_ADDR_LO">ET_ADDR_LO</dfn>(addr)	((uint64_t) (addr) &amp; 0xffffffff)</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><b>struct</b> <dfn class="type def" id="et_txdesc" title='et_txdesc' data-ref="et_txdesc" data-ref-filename="et_txdesc">et_txdesc</dfn> {</td></tr>
<tr><th id="363">363</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_txdesc::td_addr_hi" title='et_txdesc::td_addr_hi' data-ref="et_txdesc::td_addr_hi" data-ref-filename="et_txdesc..td_addr_hi">td_addr_hi</dfn>;</td></tr>
<tr><th id="364">364</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_txdesc::td_addr_lo" title='et_txdesc::td_addr_lo' data-ref="et_txdesc::td_addr_lo" data-ref-filename="et_txdesc..td_addr_lo">td_addr_lo</dfn>;</td></tr>
<tr><th id="365">365</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_txdesc::td_ctrl1" title='et_txdesc::td_ctrl1' data-ref="et_txdesc::td_ctrl1" data-ref-filename="et_txdesc..td_ctrl1">td_ctrl1</dfn>;	<i>/* ET_TDCTRL1_ */</i></td></tr>
<tr><th id="366">366</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_txdesc::td_ctrl2" title='et_txdesc::td_ctrl2' data-ref="et_txdesc::td_ctrl2" data-ref-filename="et_txdesc..td_ctrl2">td_ctrl2</dfn>;	<i>/* ET_TDCTRL2_ */</i></td></tr>
<tr><th id="367">367</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/ET_TDCTRL1_LEN" data-ref="_M/ET_TDCTRL1_LEN">ET_TDCTRL1_LEN</dfn>		0xffff</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/ET_TDCTRL2_LAST_FRAG" data-ref="_M/ET_TDCTRL2_LAST_FRAG">ET_TDCTRL2_LAST_FRAG</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/ET_TDCTRL2_FIRST_FRAG" data-ref="_M/ET_TDCTRL2_FIRST_FRAG">ET_TDCTRL2_FIRST_FRAG</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/ET_TDCTRL2_INTR" data-ref="_M/ET_TDCTRL2_INTR">ET_TDCTRL2_INTR</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><b>struct</b> <dfn class="type def" id="et_rxdesc" title='et_rxdesc' data-ref="et_rxdesc" data-ref-filename="et_rxdesc">et_rxdesc</dfn> {</td></tr>
<tr><th id="376">376</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_rxdesc::rd_addr_lo" title='et_rxdesc::rd_addr_lo' data-ref="et_rxdesc::rd_addr_lo" data-ref-filename="et_rxdesc..rd_addr_lo">rd_addr_lo</dfn>;</td></tr>
<tr><th id="377">377</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_rxdesc::rd_addr_hi" title='et_rxdesc::rd_addr_hi' data-ref="et_rxdesc::rd_addr_hi" data-ref-filename="et_rxdesc..rd_addr_hi">rd_addr_hi</dfn>;</td></tr>
<tr><th id="378">378</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_rxdesc::rd_ctrl" title='et_rxdesc::rd_ctrl' data-ref="et_rxdesc::rd_ctrl" data-ref-filename="et_rxdesc..rd_ctrl">rd_ctrl</dfn>;	<i>/* ET_RDCTRL_ */</i></td></tr>
<tr><th id="379">379</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/ET_RDCTRL_BUFIDX" data-ref="_M/ET_RDCTRL_BUFIDX">ET_RDCTRL_BUFIDX</dfn>	0x03ff</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><b>struct</b> <dfn class="type def" id="et_rxstat" title='et_rxstat' data-ref="et_rxstat" data-ref-filename="et_rxstat">et_rxstat</dfn> {</td></tr>
<tr><th id="384">384</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_rxstat::rxst_info1" title='et_rxstat::rxst_info1' data-ref="et_rxstat::rxst_info1" data-ref-filename="et_rxstat..rxst_info1">rxst_info1</dfn>;</td></tr>
<tr><th id="385">385</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_rxstat::rxst_info2" title='et_rxstat::rxst_info2' data-ref="et_rxstat::rxst_info2" data-ref-filename="et_rxstat..rxst_info2">rxst_info2</dfn>;	<i>/* ET_RXST_INFO2_ */</i></td></tr>
<tr><th id="386">386</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/ET_RXST_INFO2_LEN" data-ref="_M/ET_RXST_INFO2_LEN">ET_RXST_INFO2_LEN</dfn>	0x000ffff</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/ET_RXST_INFO2_BUFIDX" data-ref="_M/ET_RXST_INFO2_BUFIDX">ET_RXST_INFO2_BUFIDX</dfn>	0x3ff0000</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/ET_RXST_INFO2_RINGIDX" data-ref="_M/ET_RXST_INFO2_RINGIDX">ET_RXST_INFO2_RINGIDX</dfn>	(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><b>struct</b> <dfn class="type def" id="et_rxstatus" title='et_rxstatus' data-ref="et_rxstatus" data-ref-filename="et_rxstatus">et_rxstatus</dfn> {</td></tr>
<tr><th id="393">393</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_rxstatus::rxs_ring" title='et_rxstatus::rxs_ring' data-ref="et_rxstatus::rxs_ring" data-ref-filename="et_rxstatus..rxs_ring">rxs_ring</dfn>;</td></tr>
<tr><th id="394">394</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="et_rxstatus::rxs_stat_ring" title='et_rxstatus::rxs_stat_ring' data-ref="et_rxstatus::rxs_stat_ring" data-ref-filename="et_rxstatus..rxs_stat_ring">rxs_stat_ring</dfn>;	<i>/* ET_RXS_STATRING_ */</i></td></tr>
<tr><th id="395">395</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/ET_RXS_STATRING_INDEX" data-ref="_M/ET_RXS_STATRING_INDEX">ET_RXS_STATRING_INDEX</dfn>	0xfff0000</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/ET_RXS_STATRING_WRAP" data-ref="_M/ET_RXS_STATRING_WRAP">ET_RXS_STATRING_WRAP</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><b>struct</b> <dfn class="type def" id="et_txbuf" title='et_txbuf' data-ref="et_txbuf" data-ref-filename="et_txbuf">et_txbuf</dfn> {</td></tr>
<tr><th id="401">401</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="et_txbuf::tb_mbuf" title='et_txbuf::tb_mbuf' data-ref="et_txbuf::tb_mbuf" data-ref-filename="et_txbuf..tb_mbuf">tb_mbuf</dfn>;</td></tr>
<tr><th id="402">402</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="et_txbuf::tb_dmap" title='et_txbuf::tb_dmap' data-ref="et_txbuf::tb_dmap" data-ref-filename="et_txbuf..tb_dmap">tb_dmap</dfn>;</td></tr>
<tr><th id="403">403</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="et_txbuf::tb_seg" title='et_txbuf::tb_seg' data-ref="et_txbuf::tb_seg" data-ref-filename="et_txbuf..tb_seg">tb_seg</dfn>;</td></tr>
<tr><th id="404">404</th><td>};</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><b>struct</b> <dfn class="type def" id="et_rxbuf" title='et_rxbuf' data-ref="et_rxbuf" data-ref-filename="et_rxbuf">et_rxbuf</dfn> {</td></tr>
<tr><th id="407">407</th><td>	<b>struct</b> <a class="type" href="../../sys/mbuf.h.html#331" title='mbuf' data-ref="mbuf" data-ref-filename="mbuf">mbuf</a>		*<dfn class="decl field" id="et_rxbuf::rb_mbuf" title='et_rxbuf::rb_mbuf' data-ref="et_rxbuf::rb_mbuf" data-ref-filename="et_rxbuf..rb_mbuf">rb_mbuf</dfn>;</td></tr>
<tr><th id="408">408</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="et_rxbuf::rb_dmap" title='et_rxbuf::rb_dmap' data-ref="et_rxbuf::rb_dmap" data-ref-filename="et_rxbuf..rb_dmap">rb_dmap</dfn>;</td></tr>
<tr><th id="409">409</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="et_rxbuf::rb_seg" title='et_rxbuf::rb_seg' data-ref="et_rxbuf::rb_seg" data-ref-filename="et_rxbuf..rb_seg">rb_seg</dfn>;</td></tr>
<tr><th id="410">410</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="et_rxbuf::rb_paddr" title='et_rxbuf::rb_paddr' data-ref="et_rxbuf::rb_paddr" data-ref-filename="et_rxbuf..rb_paddr">rb_paddr</dfn>;</td></tr>
<tr><th id="411">411</th><td>};</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><b>struct</b> <dfn class="type def" id="et_txstatus_data" title='et_txstatus_data' data-ref="et_txstatus_data" data-ref-filename="et_txstatus_data">et_txstatus_data</dfn> {</td></tr>
<tr><th id="414">414</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		*<dfn class="decl field" id="et_txstatus_data::txsd_status" title='et_txstatus_data::txsd_status' data-ref="et_txstatus_data::txsd_status" data-ref-filename="et_txstatus_data..txsd_status">txsd_status</dfn>;</td></tr>
<tr><th id="415">415</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="et_txstatus_data::txsd_paddr" title='et_txstatus_data::txsd_paddr' data-ref="et_txstatus_data::txsd_paddr" data-ref-filename="et_txstatus_data..txsd_paddr">txsd_paddr</dfn>;</td></tr>
<tr><th id="416">416</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="et_txstatus_data::txsd_dtag" title='et_txstatus_data::txsd_dtag' data-ref="et_txstatus_data::txsd_dtag" data-ref-filename="et_txstatus_data..txsd_dtag">txsd_dtag</dfn>;</td></tr>
<tr><th id="417">417</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="et_txstatus_data::txsd_dmap" title='et_txstatus_data::txsd_dmap' data-ref="et_txstatus_data::txsd_dmap" data-ref-filename="et_txstatus_data..txsd_dmap">txsd_dmap</dfn>;</td></tr>
<tr><th id="418">418</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="et_txstatus_data::txsd_seg" title='et_txstatus_data::txsd_seg' data-ref="et_txstatus_data::txsd_seg" data-ref-filename="et_txstatus_data..txsd_seg">txsd_seg</dfn>;</td></tr>
<tr><th id="419">419</th><td>};</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><b>struct</b> <dfn class="type def" id="et_rxstatus_data" title='et_rxstatus_data' data-ref="et_rxstatus_data" data-ref-filename="et_rxstatus_data">et_rxstatus_data</dfn> {</td></tr>
<tr><th id="422">422</th><td>	<b>struct</b> <a class="type" href="#et_rxstatus" title='et_rxstatus' data-ref="et_rxstatus" data-ref-filename="et_rxstatus">et_rxstatus</a>	*<dfn class="decl field" id="et_rxstatus_data::rxsd_status" title='et_rxstatus_data::rxsd_status' data-ref="et_rxstatus_data::rxsd_status" data-ref-filename="et_rxstatus_data..rxsd_status">rxsd_status</dfn>;</td></tr>
<tr><th id="423">423</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="et_rxstatus_data::rxsd_paddr" title='et_rxstatus_data::rxsd_paddr' data-ref="et_rxstatus_data::rxsd_paddr" data-ref-filename="et_rxstatus_data..rxsd_paddr">rxsd_paddr</dfn>;</td></tr>
<tr><th id="424">424</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="et_rxstatus_data::rxsd_dtag" title='et_rxstatus_data::rxsd_dtag' data-ref="et_rxstatus_data::rxsd_dtag" data-ref-filename="et_rxstatus_data..rxsd_dtag">rxsd_dtag</dfn>;</td></tr>
<tr><th id="425">425</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="et_rxstatus_data::rxsd_dmap" title='et_rxstatus_data::rxsd_dmap' data-ref="et_rxstatus_data::rxsd_dmap" data-ref-filename="et_rxstatus_data..rxsd_dmap">rxsd_dmap</dfn>;</td></tr>
<tr><th id="426">426</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="et_rxstatus_data::rxsd_seg" title='et_rxstatus_data::rxsd_seg' data-ref="et_rxstatus_data::rxsd_seg" data-ref-filename="et_rxstatus_data..rxsd_seg">rxsd_seg</dfn>;</td></tr>
<tr><th id="427">427</th><td>};</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><b>struct</b> <dfn class="type def" id="et_rxstat_ring" title='et_rxstat_ring' data-ref="et_rxstat_ring" data-ref-filename="et_rxstat_ring">et_rxstat_ring</dfn> {</td></tr>
<tr><th id="430">430</th><td>	<b>struct</b> <a class="type" href="#et_rxstat" title='et_rxstat' data-ref="et_rxstat" data-ref-filename="et_rxstat">et_rxstat</a>	*<dfn class="decl field" id="et_rxstat_ring::rsr_stat" title='et_rxstat_ring::rsr_stat' data-ref="et_rxstat_ring::rsr_stat" data-ref-filename="et_rxstat_ring..rsr_stat">rsr_stat</dfn>;</td></tr>
<tr><th id="431">431</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="et_rxstat_ring::rsr_paddr" title='et_rxstat_ring::rsr_paddr' data-ref="et_rxstat_ring::rsr_paddr" data-ref-filename="et_rxstat_ring..rsr_paddr">rsr_paddr</dfn>;</td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="et_rxstat_ring::rsr_dtag" title='et_rxstat_ring::rsr_dtag' data-ref="et_rxstat_ring::rsr_dtag" data-ref-filename="et_rxstat_ring..rsr_dtag">rsr_dtag</dfn>;</td></tr>
<tr><th id="433">433</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="et_rxstat_ring::rsr_dmap" title='et_rxstat_ring::rsr_dmap' data-ref="et_rxstat_ring::rsr_dmap" data-ref-filename="et_rxstat_ring..rsr_dmap">rsr_dmap</dfn>;</td></tr>
<tr><th id="434">434</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="et_rxstat_ring::rsr_seg" title='et_rxstat_ring::rsr_seg' data-ref="et_rxstat_ring::rsr_seg" data-ref-filename="et_rxstat_ring..rsr_seg">rsr_seg</dfn>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>	<em>int</em>			<dfn class="decl field" id="et_rxstat_ring::rsr_index" title='et_rxstat_ring::rsr_index' data-ref="et_rxstat_ring::rsr_index" data-ref-filename="et_rxstat_ring..rsr_index">rsr_index</dfn>;</td></tr>
<tr><th id="437">437</th><td>	<em>int</em>			<dfn class="decl field" id="et_rxstat_ring::rsr_wrap" title='et_rxstat_ring::rsr_wrap' data-ref="et_rxstat_ring::rsr_wrap" data-ref-filename="et_rxstat_ring..rsr_wrap">rsr_wrap</dfn>;</td></tr>
<tr><th id="438">438</th><td>};</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><b>struct</b> <dfn class="type def" id="et_txdesc_ring" title='et_txdesc_ring' data-ref="et_txdesc_ring" data-ref-filename="et_txdesc_ring">et_txdesc_ring</dfn> {</td></tr>
<tr><th id="441">441</th><td>	<b>struct</b> <a class="type" href="#et_txdesc" title='et_txdesc' data-ref="et_txdesc" data-ref-filename="et_txdesc">et_txdesc</a>	*<dfn class="decl field" id="et_txdesc_ring::tr_desc" title='et_txdesc_ring::tr_desc' data-ref="et_txdesc_ring::tr_desc" data-ref-filename="et_txdesc_ring..tr_desc">tr_desc</dfn>;</td></tr>
<tr><th id="442">442</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="et_txdesc_ring::tr_paddr" title='et_txdesc_ring::tr_paddr' data-ref="et_txdesc_ring::tr_paddr" data-ref-filename="et_txdesc_ring..tr_paddr">tr_paddr</dfn>;</td></tr>
<tr><th id="443">443</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="et_txdesc_ring::tr_dtag" title='et_txdesc_ring::tr_dtag' data-ref="et_txdesc_ring::tr_dtag" data-ref-filename="et_txdesc_ring..tr_dtag">tr_dtag</dfn>;</td></tr>
<tr><th id="444">444</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="et_txdesc_ring::tr_dmap" title='et_txdesc_ring::tr_dmap' data-ref="et_txdesc_ring::tr_dmap" data-ref-filename="et_txdesc_ring..tr_dmap">tr_dmap</dfn>;</td></tr>
<tr><th id="445">445</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="et_txdesc_ring::tr_seg" title='et_txdesc_ring::tr_seg' data-ref="et_txdesc_ring::tr_seg" data-ref-filename="et_txdesc_ring..tr_seg">tr_seg</dfn>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>	<em>int</em>			<dfn class="decl field" id="et_txdesc_ring::tr_ready_index" title='et_txdesc_ring::tr_ready_index' data-ref="et_txdesc_ring::tr_ready_index" data-ref-filename="et_txdesc_ring..tr_ready_index">tr_ready_index</dfn>;</td></tr>
<tr><th id="448">448</th><td>	<em>int</em>			<dfn class="decl field" id="et_txdesc_ring::tr_ready_wrap" title='et_txdesc_ring::tr_ready_wrap' data-ref="et_txdesc_ring::tr_ready_wrap" data-ref-filename="et_txdesc_ring..tr_ready_wrap">tr_ready_wrap</dfn>;</td></tr>
<tr><th id="449">449</th><td>};</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><b>struct</b> <dfn class="type def" id="et_rxdesc_ring" title='et_rxdesc_ring' data-ref="et_rxdesc_ring" data-ref-filename="et_rxdesc_ring">et_rxdesc_ring</dfn> {</td></tr>
<tr><th id="452">452</th><td>	<b>struct</b> <a class="type" href="#et_rxdesc" title='et_rxdesc' data-ref="et_rxdesc" data-ref-filename="et_rxdesc">et_rxdesc</a>	*<dfn class="decl field" id="et_rxdesc_ring::rr_desc" title='et_rxdesc_ring::rr_desc' data-ref="et_rxdesc_ring::rr_desc" data-ref-filename="et_rxdesc_ring..rr_desc">rr_desc</dfn>;</td></tr>
<tr><th id="453">453</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>		<dfn class="decl field" id="et_rxdesc_ring::rr_paddr" title='et_rxdesc_ring::rr_paddr' data-ref="et_rxdesc_ring::rr_paddr" data-ref-filename="et_rxdesc_ring..rr_paddr">rr_paddr</dfn>;</td></tr>
<tr><th id="454">454</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="et_rxdesc_ring::rr_dtag" title='et_rxdesc_ring::rr_dtag' data-ref="et_rxdesc_ring::rr_dtag" data-ref-filename="et_rxdesc_ring..rr_dtag">rr_dtag</dfn>;</td></tr>
<tr><th id="455">455</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="et_rxdesc_ring::rr_dmap" title='et_rxdesc_ring::rr_dmap' data-ref="et_rxdesc_ring::rr_dmap" data-ref-filename="et_rxdesc_ring..rr_dmap">rr_dmap</dfn>;</td></tr>
<tr><th id="456">456</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_segment_t" title='bus_dma_segment_t' data-type='struct x86_bus_dma_segment' data-ref="bus_dma_segment_t" data-ref-filename="bus_dma_segment_t">bus_dma_segment_t</a>	<dfn class="decl field" id="et_rxdesc_ring::rr_seg" title='et_rxdesc_ring::rr_seg' data-ref="et_rxdesc_ring::rr_seg" data-ref-filename="et_rxdesc_ring..rr_seg">rr_seg</dfn>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="et_rxdesc_ring::rr_posreg" title='et_rxdesc_ring::rr_posreg' data-ref="et_rxdesc_ring::rr_posreg" data-ref-filename="et_rxdesc_ring..rr_posreg">rr_posreg</dfn>;</td></tr>
<tr><th id="459">459</th><td>	<em>int</em>			<dfn class="decl field" id="et_rxdesc_ring::rr_index" title='et_rxdesc_ring::rr_index' data-ref="et_rxdesc_ring::rr_index" data-ref-filename="et_rxdesc_ring..rr_index">rr_index</dfn>;</td></tr>
<tr><th id="460">460</th><td>	<em>int</em>			<dfn class="decl field" id="et_rxdesc_ring::rr_wrap" title='et_rxdesc_ring::rr_wrap' data-ref="et_rxdesc_ring::rr_wrap" data-ref-filename="et_rxdesc_ring..rr_wrap">rr_wrap</dfn>;</td></tr>
<tr><th id="461">461</th><td>};</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><b>struct</b> <dfn class="type def" id="et_txbuf_data" title='et_txbuf_data' data-ref="et_txbuf_data" data-ref-filename="et_txbuf_data">et_txbuf_data</dfn> {</td></tr>
<tr><th id="464">464</th><td>	<b>struct</b> <a class="type" href="#et_txbuf" title='et_txbuf' data-ref="et_txbuf" data-ref-filename="et_txbuf">et_txbuf</a>		<dfn class="decl field" id="et_txbuf_data::tbd_buf" title='et_txbuf_data::tbd_buf' data-ref="et_txbuf_data::tbd_buf" data-ref-filename="et_txbuf_data..tbd_buf">tbd_buf</dfn>[<a class="macro" href="#345" title="512" data-ref="_M/ET_TX_NDESC">ET_TX_NDESC</a>];</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>	<em>int</em>			<dfn class="decl field" id="et_txbuf_data::tbd_start_index" title='et_txbuf_data::tbd_start_index' data-ref="et_txbuf_data::tbd_start_index" data-ref-filename="et_txbuf_data..tbd_start_index">tbd_start_index</dfn>;</td></tr>
<tr><th id="467">467</th><td>	<em>int</em>			<dfn class="decl field" id="et_txbuf_data::tbd_start_wrap" title='et_txbuf_data::tbd_start_wrap' data-ref="et_txbuf_data::tbd_start_wrap" data-ref-filename="et_txbuf_data..tbd_start_wrap">tbd_start_wrap</dfn>;</td></tr>
<tr><th id="468">468</th><td>	<em>int</em>			<dfn class="decl field" id="et_txbuf_data::tbd_used" title='et_txbuf_data::tbd_used' data-ref="et_txbuf_data::tbd_used" data-ref-filename="et_txbuf_data..tbd_used">tbd_used</dfn>;</td></tr>
<tr><th id="469">469</th><td>};</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><b>struct</b> <a class="type" href="#et_softc" title='et_softc' data-ref="et_softc" data-ref-filename="et_softc">et_softc</a>;</td></tr>
<tr><th id="472">472</th><td><b>struct</b> <a class="type" href="#et_rxbuf_data" title='et_rxbuf_data' data-ref="et_rxbuf_data" data-ref-filename="et_rxbuf_data">et_rxbuf_data</a>;</td></tr>
<tr><th id="473">473</th><td><b>typedef</b> <em>int</em>	(*<dfn class="typedef" id="et_newbuf_t" title='et_newbuf_t' data-type='int (*)(struct et_rxbuf_data *, int, int)' data-ref="et_newbuf_t" data-ref-filename="et_newbuf_t">et_newbuf_t</dfn>)(<b>struct</b> <a class="type" href="#et_rxbuf_data" title='et_rxbuf_data' data-ref="et_rxbuf_data" data-ref-filename="et_rxbuf_data">et_rxbuf_data</a> *, <em>int</em>, <em>int</em>);</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><b>struct</b> <dfn class="type def" id="et_rxbuf_data" title='et_rxbuf_data' data-ref="et_rxbuf_data" data-ref-filename="et_rxbuf_data">et_rxbuf_data</dfn> {</td></tr>
<tr><th id="476">476</th><td>	<b>struct</b> <a class="type" href="#et_rxbuf" title='et_rxbuf' data-ref="et_rxbuf" data-ref-filename="et_rxbuf">et_rxbuf</a>		<dfn class="decl field" id="et_rxbuf_data::rbd_buf" title='et_rxbuf_data::rbd_buf' data-ref="et_rxbuf_data::rbd_buf" data-ref-filename="et_rxbuf_data..rbd_buf">rbd_buf</dfn>[<a class="macro" href="#346" title="512" data-ref="_M/ET_RX_NDESC">ET_RX_NDESC</a>];</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>	<b>struct</b> <a class="type" href="#et_softc" title='et_softc' data-ref="et_softc" data-ref-filename="et_softc">et_softc</a>		*<dfn class="decl field" id="et_rxbuf_data::rbd_softc" title='et_rxbuf_data::rbd_softc' data-ref="et_rxbuf_data::rbd_softc" data-ref-filename="et_rxbuf_data..rbd_softc">rbd_softc</dfn>;</td></tr>
<tr><th id="479">479</th><td>	<b>struct</b> <a class="type" href="#et_rxdesc_ring" title='et_rxdesc_ring' data-ref="et_rxdesc_ring" data-ref-filename="et_rxdesc_ring">et_rxdesc_ring</a>	*<dfn class="decl field" id="et_rxbuf_data::rbd_ring" title='et_rxbuf_data::rbd_ring' data-ref="et_rxbuf_data::rbd_ring" data-ref-filename="et_rxbuf_data..rbd_ring">rbd_ring</dfn>;</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>	<em>int</em>			<dfn class="decl field" id="et_rxbuf_data::rbd_bufsize" title='et_rxbuf_data::rbd_bufsize' data-ref="et_rxbuf_data::rbd_bufsize" data-ref-filename="et_rxbuf_data..rbd_bufsize">rbd_bufsize</dfn>;</td></tr>
<tr><th id="482">482</th><td>	<a class="typedef" href="#et_newbuf_t" title='et_newbuf_t' data-type='int (*)(struct et_rxbuf_data *, int, int)' data-ref="et_newbuf_t" data-ref-filename="et_newbuf_t">et_newbuf_t</a>		<dfn class="decl field" id="et_rxbuf_data::rbd_newbuf" title='et_rxbuf_data::rbd_newbuf' data-ref="et_rxbuf_data::rbd_newbuf" data-ref-filename="et_rxbuf_data..rbd_newbuf">rbd_newbuf</dfn>;</td></tr>
<tr><th id="483">483</th><td>};</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><b>struct</b> <dfn class="type def" id="et_softc" title='et_softc' data-ref="et_softc" data-ref-filename="et_softc">et_softc</dfn> {</td></tr>
<tr><th id="486">486</th><td>	<a class="typedef" href="../../sys/device_if.h.html#device_t" title='device_t' data-type='struct device *' data-ref="device_t" data-ref-filename="device_t">device_t</a>		<dfn class="decl field" id="et_softc::sc_dev" title='et_softc::sc_dev' data-ref="et_softc::sc_dev" data-ref-filename="et_softc..sc_dev">sc_dev</dfn>;</td></tr>
<tr><th id="487">487</th><td>	<b>struct</b> <a class="type" href="../../net/if_ether.h.html#ethercom" title='ethercom' data-ref="ethercom" data-ref-filename="ethercom">ethercom</a>		<dfn class="decl field" id="et_softc::sc_ethercom" title='et_softc::sc_ethercom' data-ref="et_softc::sc_ethercom" data-ref-filename="et_softc..sc_ethercom">sc_ethercom</dfn>;</td></tr>
<tr><th id="488">488</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="et_softc::sc_enaddr" title='et_softc::sc_enaddr' data-ref="et_softc::sc_enaddr" data-ref-filename="et_softc..sc_enaddr">sc_enaddr</dfn>[<a class="macro" href="../../net/if_ether.h.html#51" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];</td></tr>
<tr><th id="489">489</th><td>	<em>int</em>			<dfn class="decl field" id="et_softc::sc_if_flags" title='et_softc::sc_if_flags' data-ref="et_softc::sc_if_flags" data-ref-filename="et_softc..sc_if_flags">sc_if_flags</dfn>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>	<em>int</em>			<dfn class="decl field" id="et_softc::sc_mem_rid" title='et_softc::sc_mem_rid' data-ref="et_softc::sc_mem_rid" data-ref-filename="et_softc..sc_mem_rid">sc_mem_rid</dfn>;</td></tr>
<tr><th id="492">492</th><td>	<b>struct</b> <dfn class="type" id="resource" title='resource' data-ref="resource" data-ref-filename="resource"><a class="type" href="#resource" title='resource' data-ref="resource" data-ref-filename="resource">resource</a></dfn>		*<dfn class="decl field" id="et_softc::sc_mem_res" title='et_softc::sc_mem_res' data-ref="et_softc::sc_mem_res" data-ref-filename="et_softc..sc_mem_res">sc_mem_res</dfn>;</td></tr>
<tr><th id="493">493</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a>		<dfn class="decl field" id="et_softc::sc_mem_bt" title='et_softc::sc_mem_bt' data-ref="et_softc::sc_mem_bt" data-ref-filename="et_softc..sc_mem_bt">sc_mem_bt</dfn>;</td></tr>
<tr><th id="494">494</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a>	<dfn class="decl field" id="et_softc::sc_mem_bh" title='et_softc::sc_mem_bh' data-ref="et_softc::sc_mem_bh" data-ref-filename="et_softc..sc_mem_bh">sc_mem_bh</dfn>;</td></tr>
<tr><th id="495">495</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>		<dfn class="decl field" id="et_softc::sc_mem_size" title='et_softc::sc_mem_size' data-ref="et_softc::sc_mem_size" data-ref-filename="et_softc..sc_mem_size">sc_mem_size</dfn>;</td></tr>
<tr><th id="496">496</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>		<dfn class="decl field" id="et_softc::sc_dmat" title='et_softc::sc_dmat' data-ref="et_softc::sc_dmat" data-ref-filename="et_softc..sc_dmat">sc_dmat</dfn>;</td></tr>
<tr><th id="497">497</th><td>	<a class="typedef" href="../../arch/x86/include/pci_machdep_common.h.html#pci_chipset_tag_t" title='pci_chipset_tag_t' data-type='struct pci_chipset_tag *' data-ref="pci_chipset_tag_t" data-ref-filename="pci_chipset_tag_t">pci_chipset_tag_t</a>	<dfn class="decl field" id="et_softc::sc_pct" title='et_softc::sc_pct' data-ref="et_softc::sc_pct" data-ref-filename="et_softc..sc_pct">sc_pct</dfn>;</td></tr>
<tr><th id="498">498</th><td>	<a class="typedef" href="../../arch/x86/include/pci_machdep_common.h.html#pcitag_t" title='pcitag_t' data-type='union x86_pci_tag_u' data-ref="pcitag_t" data-ref-filename="pcitag_t">pcitag_t</a>		<dfn class="decl field" id="et_softc::sc_pcitag" title='et_softc::sc_pcitag' data-ref="et_softc::sc_pcitag" data-ref-filename="et_softc..sc_pcitag">sc_pcitag</dfn>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>	<em>int</em>			<dfn class="decl field" id="et_softc::sc_irq_rid" title='et_softc::sc_irq_rid' data-ref="et_softc::sc_irq_rid" data-ref-filename="et_softc..sc_irq_rid">sc_irq_rid</dfn>;</td></tr>
<tr><th id="501">501</th><td>	<b>struct</b> <a class="type" href="#resource" title='resource' data-ref="resource" data-ref-filename="resource">resource</a>		*<dfn class="decl field" id="et_softc::sc_irq_res" title='et_softc::sc_irq_res' data-ref="et_softc::sc_irq_res" data-ref-filename="et_softc..sc_irq_res">sc_irq_res</dfn>;</td></tr>
<tr><th id="502">502</th><td>	<em>void</em>			*<dfn class="decl field" id="et_softc::sc_irq_handle" title='et_softc::sc_irq_handle' data-ref="et_softc::sc_irq_handle" data-ref-filename="et_softc..sc_irq_handle">sc_irq_handle</dfn>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>	<b>struct</b> <a class="type" href="../mii/miivar.h.html#mii_data" title='mii_data' data-ref="mii_data" data-ref-filename="mii_data">mii_data</a>		<dfn class="decl field" id="et_softc::sc_miibus" title='et_softc::sc_miibus' data-ref="et_softc::sc_miibus" data-ref-filename="et_softc..sc_miibus">sc_miibus</dfn>;</td></tr>
<tr><th id="505">505</th><td>	<a class="typedef" href="../../sys/callout.h.html#callout_t" title='callout_t' data-type='struct callout' data-ref="callout_t" data-ref-filename="callout_t">callout_t</a>		<dfn class="decl field" id="et_softc::sc_tick" title='et_softc::sc_tick' data-ref="et_softc::sc_tick" data-ref-filename="et_softc..sc_tick">sc_tick</dfn>;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>	<b>struct</b> <a class="type" href="#et_rxdesc_ring" title='et_rxdesc_ring' data-ref="et_rxdesc_ring" data-ref-filename="et_rxdesc_ring">et_rxdesc_ring</a>	<dfn class="decl field" id="et_softc::sc_rx_ring" title='et_softc::sc_rx_ring' data-ref="et_softc::sc_rx_ring" data-ref-filename="et_softc..sc_rx_ring">sc_rx_ring</dfn>[<a class="macro" href="#347" title="2" data-ref="_M/ET_RX_NRING">ET_RX_NRING</a>];</td></tr>
<tr><th id="508">508</th><td>	<b>struct</b> <a class="type" href="#et_rxstat_ring" title='et_rxstat_ring' data-ref="et_rxstat_ring" data-ref-filename="et_rxstat_ring">et_rxstat_ring</a>	<dfn class="decl field" id="et_softc::sc_rxstat_ring" title='et_softc::sc_rxstat_ring' data-ref="et_softc::sc_rxstat_ring" data-ref-filename="et_softc..sc_rxstat_ring">sc_rxstat_ring</dfn>;</td></tr>
<tr><th id="509">509</th><td>	<b>struct</b> <a class="type" href="#et_rxstatus_data" title='et_rxstatus_data' data-ref="et_rxstatus_data" data-ref-filename="et_rxstatus_data">et_rxstatus_data</a>	<dfn class="decl field" id="et_softc::sc_rx_status" title='et_softc::sc_rx_status' data-ref="et_softc::sc_rx_status" data-ref-filename="et_softc..sc_rx_status">sc_rx_status</dfn>;</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>	<b>struct</b> <a class="type" href="#et_txdesc_ring" title='et_txdesc_ring' data-ref="et_txdesc_ring" data-ref-filename="et_txdesc_ring">et_txdesc_ring</a>	<dfn class="decl field" id="et_softc::sc_tx_ring" title='et_softc::sc_tx_ring' data-ref="et_softc::sc_tx_ring" data-ref-filename="et_softc..sc_tx_ring">sc_tx_ring</dfn>;</td></tr>
<tr><th id="512">512</th><td>	<b>struct</b> <a class="type" href="#et_txstatus_data" title='et_txstatus_data' data-ref="et_txstatus_data" data-ref-filename="et_txstatus_data">et_txstatus_data</a>	<dfn class="decl field" id="et_softc::sc_tx_status" title='et_softc::sc_tx_status' data-ref="et_softc::sc_tx_status" data-ref-filename="et_softc..sc_tx_status">sc_tx_status</dfn>;</td></tr>
<tr><th id="513">513</th><td>	<a class="typedef" href="../../sys/callout.h.html#callout_t" title='callout_t' data-type='struct callout' data-ref="callout_t" data-ref-filename="callout_t">callout_t</a>		<dfn class="decl field" id="et_softc::sc_txtick" title='et_softc::sc_txtick' data-ref="et_softc::sc_txtick" data-ref-filename="et_softc..sc_txtick">sc_txtick</dfn>;</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a>		<dfn class="decl field" id="et_softc::sc_mbuf_tmp_dmap" title='et_softc::sc_mbuf_tmp_dmap' data-ref="et_softc::sc_mbuf_tmp_dmap" data-ref-filename="et_softc..sc_mbuf_tmp_dmap">sc_mbuf_tmp_dmap</dfn>;</td></tr>
<tr><th id="516">516</th><td>	<b>struct</b> <a class="type" href="#et_rxbuf_data" title='et_rxbuf_data' data-ref="et_rxbuf_data" data-ref-filename="et_rxbuf_data">et_rxbuf_data</a>	<dfn class="decl field" id="et_softc::sc_rx_data" title='et_softc::sc_rx_data' data-ref="et_softc::sc_rx_data" data-ref-filename="et_softc..sc_rx_data">sc_rx_data</dfn>[<a class="macro" href="#347" title="2" data-ref="_M/ET_RX_NRING">ET_RX_NRING</a>];</td></tr>
<tr><th id="517">517</th><td>	<b>struct</b> <a class="type" href="#et_txbuf_data" title='et_txbuf_data' data-ref="et_txbuf_data" data-ref-filename="et_txbuf_data">et_txbuf_data</a>	<dfn class="decl field" id="et_softc::sc_tx_data" title='et_softc::sc_tx_data' data-ref="et_softc::sc_tx_data" data-ref-filename="et_softc..sc_tx_data">sc_tx_data</dfn>;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="et_softc::sc_tx" title='et_softc::sc_tx' data-ref="et_softc::sc_tx" data-ref-filename="et_softc..sc_tx">sc_tx</dfn>;</td></tr>
<tr><th id="520">520</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="et_softc::sc_tx_intr" title='et_softc::sc_tx_intr' data-ref="et_softc::sc_tx_intr" data-ref-filename="et_softc..sc_tx_intr">sc_tx_intr</dfn>;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>	<i>/*</i></td></tr>
<tr><th id="523">523</th><td><i>	 * Sysctl variables</i></td></tr>
<tr><th id="524">524</th><td><i>	 */</i></td></tr>
<tr><th id="525">525</th><td>	<em>int</em>			<dfn class="decl field" id="et_softc::sc_rx_intr_npkts" title='et_softc::sc_rx_intr_npkts' data-ref="et_softc::sc_rx_intr_npkts" data-ref-filename="et_softc..sc_rx_intr_npkts">sc_rx_intr_npkts</dfn>;</td></tr>
<tr><th id="526">526</th><td>	<em>int</em>			<dfn class="decl field" id="et_softc::sc_rx_intr_delay" title='et_softc::sc_rx_intr_delay' data-ref="et_softc::sc_rx_intr_delay" data-ref-filename="et_softc..sc_rx_intr_delay">sc_rx_intr_delay</dfn>;</td></tr>
<tr><th id="527">527</th><td>	<em>int</em>			<dfn class="decl field" id="et_softc::sc_tx_intr_nsegs" title='et_softc::sc_tx_intr_nsegs' data-ref="et_softc::sc_tx_intr_nsegs" data-ref-filename="et_softc..sc_tx_intr_nsegs">sc_tx_intr_nsegs</dfn>;</td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="et_softc::sc_timer" title='et_softc::sc_timer' data-ref="et_softc::sc_timer" data-ref-filename="et_softc..sc_timer">sc_timer</dfn>;</td></tr>
<tr><th id="529">529</th><td>};</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><u>#<span data-ppcond="40">endif</span>	/* !_IF_ETREG_H */</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_et.c.html'>netbsd/sys/dev/pci/if_et.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
