/* Generated by nrf-regtool version 9.2.1 */
#include <uicr/uicr.h>

/* SPU131 feature configuration for 0x5f934000UL ch. 0 */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 0, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f934000UL ch. 1 */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 1, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f934000UL ch. 2 */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 2, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f934000UL ch. 3 */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 3, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f934000UL ch. 4 */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 4, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f934000UL ch. 5 */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 5, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f934000UL ch. 6 */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 6, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f934000UL ch. 7 */
UICR_SPU_FEATURE_GPIOTE_CH_SET(0x5f920000UL, 0, 7, true, NRF_OWNER_APPLICATION);
/* SPU133 feature configuration for GRTC CC4 */
UICR_SPU_FEATURE_GRTC_CC_SET(0x5f990000UL, 4, true, NRF_OWNER_APPLICATION);
/* SPU133 feature configuration for GRTC CC5 */
UICR_SPU_FEATURE_GRTC_CC_SET(0x5f990000UL, 5, false, NRF_OWNER_APPLICATION);
/* SPU133 feature configuration for GRTC CC6 */
UICR_SPU_FEATURE_GRTC_CC_SET(0x5f990000UL, 6, false, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.0 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 0, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.2 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 2, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.3 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 3, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.4 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 4, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.5 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 5, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.6 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 6, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.7 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 7, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.8 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 8, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.9 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 9, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.10 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 10, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.11 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 11, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938c00UL, P6.12 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 6, 12, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938000UL, P0.0 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 0, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938000UL, P0.1 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 1, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938000UL, P0.8 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 8, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938000UL, P0.9 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 9, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938000UL, P0.10 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 10, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938000UL, P0.11 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 0, 11, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f939200UL, P9.0 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 0, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f939200UL, P9.1 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 1, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f939200UL, P9.2 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 2, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f939200UL, P9.3 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 3, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f939200UL, P9.4 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 4, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f939200UL, P9.5 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 9, 5, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938400UL, P2.4 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 4, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938400UL, P2.5 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 5, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938400UL, P2.6 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 6, true, NRF_OWNER_APPLICATION);
/* SPU131 feature configuration for 0x5f938400UL, P2.7 */
UICR_SPU_FEATURE_GPIO_PIN_SET(0x5f920000UL, 2, 7, true, NRF_OWNER_APPLICATION);
/* 0x5f938c00UL - P6.0 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 0, 4);
/* 0x5f938c00UL - P6.2 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 2, 4);
/* 0x5f938c00UL - P6.3 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 3, 4);
/* 0x5f938c00UL - P6.4 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 4, 4);
/* 0x5f938c00UL - P6.5 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 5, 4);
/* 0x5f938c00UL - P6.6 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 6, 4);
/* 0x5f938c00UL - P6.7 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 7, 4);
/* 0x5f938c00UL - P6.8 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 8, 4);
/* 0x5f938c00UL - P6.9 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 9, 4);
/* 0x5f938c00UL - P6.10 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 10, 4);
/* 0x5f938c00UL - P6.11 CTRLSEL = 4 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 11, 4);
/* 0x5f938c00UL - P6.12 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938c00UL, 12, 0);
/* 0x5f938000UL - P0.0 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 0, 0);
/* 0x5f938000UL - P0.1 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 1, 0);
/* 0x5f938000UL - P0.8 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 8, 0);
/* 0x5f938000UL - P0.9 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 9, 0);
/* 0x5f938000UL - P0.10 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 10, 0);
/* 0x5f938000UL - P0.11 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938000UL, 11, 0);
/* 0x5f939200UL - P9.0 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 0, 0);
/* 0x5f939200UL - P9.1 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 1, 0);
/* 0x5f939200UL - P9.2 CTRLSEL = 2 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 2, 2);
/* 0x5f939200UL - P9.3 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 3, 0);
/* 0x5f939200UL - P9.4 CTRLSEL = 6 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 4, 6);
/* 0x5f939200UL - P9.5 CTRLSEL = 6 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f939200UL, 5, 6);
/* 0x5f938400UL - P2.4 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938400UL, 4, 0);
/* 0x5f938400UL - P2.5 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938400UL, 5, 0);
/* 0x5f938400UL - P2.6 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938400UL, 6, 0);
/* 0x5f938400UL - P2.7 CTRLSEL = 0 */
UICR_GPIO_PIN_CNF_CTRLSEL_SET(0x5f938400UL, 7, 0);
/* SPU110 configuration for 0x5f086000UL */
UICR_SPU_PERIPH_PERM_SET(0x5f080000UL, 6, true, true, NRF_OWNER_APPLICATION);
/* SPU111 configuration for 0x5f095000UL */
UICR_SPU_PERIPH_PERM_SET(0x5f090000UL, 5, true, false, NRF_OWNER_APPLICATION);
/* SPU120 configuration for 0x5f8c2000UL */
UICR_SPU_PERIPH_PERM_SET(0x5f8c0000UL, 2, true, false, NRF_OWNER_APPLICATION);
/* SPU121 configuration for 0x5f8d8000UL */
UICR_SPU_PERIPH_PERM_SET(0x5f8d0000UL, 8, true, true, NRF_OWNER_APPLICATION);
/* SPU132 configuration for 0x5f982000UL */
UICR_SPU_PERIPH_PERM_SET(0x5f980000UL, 2, true, true, NRF_OWNER_APPLICATION);
/* SPU132 configuration for 0x5f985000UL */
UICR_SPU_PERIPH_PERM_SET(0x5f980000UL, 5, true, true, NRF_OWNER_APPLICATION);
/* SPU134 configuration for 0x5f9a4000UL */
UICR_SPU_PERIPH_PERM_SET(0x5f9a0000UL, 4, true, true, NRF_OWNER_APPLICATION);
/* SPU137 configuration for 0x5f9d5000UL */
UICR_SPU_PERIPH_PERM_SET(0x5f9d0000UL, 5, true, true, NRF_OWNER_APPLICATION);
/* 0x5f086000UL IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(134, NRF_PROCESSOR_APPLICATION);
/* 0x5f095000UL IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(149, NRF_PROCESSOR_APPLICATION);
/* 0x5f8d8000UL IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(216, NRF_PROCESSOR_APPLICATION);
/* 0x5f982000UL IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(386, NRF_PROCESSOR_APPLICATION);
/* 0x5f985000UL IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(389, NRF_PROCESSOR_APPLICATION);
/* 0x5f9a4000UL IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(420, NRF_PROCESSOR_APPLICATION);
/* 0x5f9d5000UL IRQ => APPLICATION */
UICR_IRQMAP_IRQ_SINK_SET(469, NRF_PROCESSOR_APPLICATION);