{
	"name": "operators_sim",
	"filename": "{2}--simple_{1}_operator_sim.sv",
	"template": [
		"/*",
		":name: simple_{1}_operator_sim",
		":description: minimal {0} operator simulation test (without result verification)",
        ":type: simulation parsing",
		":tags: {2}",
		"*/",
		"module top(input [3:0] a, input [3:0] b, output [3:0] c);",
		"    assign c = a {0} b;",
		"endmodule"
	],
	"values": [
		["+", "plus", "11.4.3"],
		["-", "minus", "11.4.3"],
		["*", "mul", "11.4.3"],
		["/", "div", "11.4.3"],
		["%", "mod", "11.4.3"],
		["**", "exp", "11.4.3"],
		["==", "eq", "11.4.5"],
		["!=", "neq", "11.4.5"],
		["===", "eq_xz", "11.4.5"],
		["!==", "neq_xz", "11.4.5"],
		["<", "lt", "11.4.4"],
		["<=", "le", "11.4.4"],
		[">", "gt", "11.4.4"],
		[">=", "ge", "11.4.4"],
		["&", "bit_and", "11.4.8"],
		["|", "bit_or", "11.4.8"],
		["^", "bit_xor", "11.4.8"],
        ["<<", "log_shl", "11.4.10"],
        [">>", "log_shr", "11.4.10"]
	]
}
