// Seed: 1356737701
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    input logic id_7,
    output logic id_8,
    output logic id_9,
    input logic id_10,
    output logic id_11,
    input id_12,
    output id_13,
    input id_14
);
  always id_13 = id_0;
endmodule
`timescale 1ps / 1 ps
