#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf162c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf16450 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf082d0 .functor NOT 1, L_0xf6d6b0, C4<0>, C4<0>, C4<0>;
L_0xf6d490 .functor XOR 2, L_0xf6d330, L_0xf6d3f0, C4<00>, C4<00>;
L_0xf6d5a0 .functor XOR 2, L_0xf6d490, L_0xf6d500, C4<00>, C4<00>;
v0xf66b50_0 .net *"_ivl_10", 1 0, L_0xf6d500;  1 drivers
v0xf66c50_0 .net *"_ivl_12", 1 0, L_0xf6d5a0;  1 drivers
v0xf66d30_0 .net *"_ivl_2", 1 0, L_0xf69ec0;  1 drivers
v0xf66df0_0 .net *"_ivl_4", 1 0, L_0xf6d330;  1 drivers
v0xf66ed0_0 .net *"_ivl_6", 1 0, L_0xf6d3f0;  1 drivers
v0xf67000_0 .net *"_ivl_8", 1 0, L_0xf6d490;  1 drivers
v0xf670e0_0 .net "a", 0 0, v0xf626a0_0;  1 drivers
v0xf67180_0 .net "b", 0 0, v0xf62740_0;  1 drivers
v0xf67220_0 .net "c", 0 0, v0xf627e0_0;  1 drivers
v0xf672c0_0 .var "clk", 0 0;
v0xf67360_0 .net "d", 0 0, v0xf62920_0;  1 drivers
v0xf67400_0 .net "out_pos_dut", 0 0, L_0xf6cfe0;  1 drivers
v0xf674a0_0 .net "out_pos_ref", 0 0, L_0xf689d0;  1 drivers
v0xf67540_0 .net "out_sop_dut", 0 0, L_0xf6adc0;  1 drivers
v0xf675e0_0 .net "out_sop_ref", 0 0, L_0xf3ce50;  1 drivers
v0xf67680_0 .var/2u "stats1", 223 0;
v0xf67720_0 .var/2u "strobe", 0 0;
v0xf677c0_0 .net "tb_match", 0 0, L_0xf6d6b0;  1 drivers
v0xf67890_0 .net "tb_mismatch", 0 0, L_0xf082d0;  1 drivers
v0xf67930_0 .net "wavedrom_enable", 0 0, v0xf62bf0_0;  1 drivers
v0xf67a00_0 .net "wavedrom_title", 511 0, v0xf62c90_0;  1 drivers
L_0xf69ec0 .concat [ 1 1 0 0], L_0xf689d0, L_0xf3ce50;
L_0xf6d330 .concat [ 1 1 0 0], L_0xf689d0, L_0xf3ce50;
L_0xf6d3f0 .concat [ 1 1 0 0], L_0xf6cfe0, L_0xf6adc0;
L_0xf6d500 .concat [ 1 1 0 0], L_0xf689d0, L_0xf3ce50;
L_0xf6d6b0 .cmp/eeq 2, L_0xf69ec0, L_0xf6d5a0;
S_0xf165e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf16450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf086b0 .functor AND 1, v0xf627e0_0, v0xf62920_0, C4<1>, C4<1>;
L_0xf08a90 .functor NOT 1, v0xf626a0_0, C4<0>, C4<0>, C4<0>;
L_0xf08e70 .functor NOT 1, v0xf62740_0, C4<0>, C4<0>, C4<0>;
L_0xf090f0 .functor AND 1, L_0xf08a90, L_0xf08e70, C4<1>, C4<1>;
L_0xf20ee0 .functor AND 1, L_0xf090f0, v0xf627e0_0, C4<1>, C4<1>;
L_0xf3ce50 .functor OR 1, L_0xf086b0, L_0xf20ee0, C4<0>, C4<0>;
L_0xf67e50 .functor NOT 1, v0xf62740_0, C4<0>, C4<0>, C4<0>;
L_0xf67ec0 .functor OR 1, L_0xf67e50, v0xf62920_0, C4<0>, C4<0>;
L_0xf67fd0 .functor AND 1, v0xf627e0_0, L_0xf67ec0, C4<1>, C4<1>;
L_0xf68090 .functor NOT 1, v0xf626a0_0, C4<0>, C4<0>, C4<0>;
L_0xf68160 .functor OR 1, L_0xf68090, v0xf62740_0, C4<0>, C4<0>;
L_0xf681d0 .functor AND 1, L_0xf67fd0, L_0xf68160, C4<1>, C4<1>;
L_0xf68350 .functor NOT 1, v0xf62740_0, C4<0>, C4<0>, C4<0>;
L_0xf683c0 .functor OR 1, L_0xf68350, v0xf62920_0, C4<0>, C4<0>;
L_0xf682e0 .functor AND 1, v0xf627e0_0, L_0xf683c0, C4<1>, C4<1>;
L_0xf68550 .functor NOT 1, v0xf626a0_0, C4<0>, C4<0>, C4<0>;
L_0xf68650 .functor OR 1, L_0xf68550, v0xf62920_0, C4<0>, C4<0>;
L_0xf68710 .functor AND 1, L_0xf682e0, L_0xf68650, C4<1>, C4<1>;
L_0xf688c0 .functor XNOR 1, L_0xf681d0, L_0xf68710, C4<0>, C4<0>;
v0xf07c00_0 .net *"_ivl_0", 0 0, L_0xf086b0;  1 drivers
v0xf08000_0 .net *"_ivl_12", 0 0, L_0xf67e50;  1 drivers
v0xf083e0_0 .net *"_ivl_14", 0 0, L_0xf67ec0;  1 drivers
v0xf087c0_0 .net *"_ivl_16", 0 0, L_0xf67fd0;  1 drivers
v0xf08ba0_0 .net *"_ivl_18", 0 0, L_0xf68090;  1 drivers
v0xf08f80_0 .net *"_ivl_2", 0 0, L_0xf08a90;  1 drivers
v0xf09200_0 .net *"_ivl_20", 0 0, L_0xf68160;  1 drivers
v0xf60c10_0 .net *"_ivl_24", 0 0, L_0xf68350;  1 drivers
v0xf60cf0_0 .net *"_ivl_26", 0 0, L_0xf683c0;  1 drivers
v0xf60dd0_0 .net *"_ivl_28", 0 0, L_0xf682e0;  1 drivers
v0xf60eb0_0 .net *"_ivl_30", 0 0, L_0xf68550;  1 drivers
v0xf60f90_0 .net *"_ivl_32", 0 0, L_0xf68650;  1 drivers
v0xf61070_0 .net *"_ivl_36", 0 0, L_0xf688c0;  1 drivers
L_0x7f55439b8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf61130_0 .net *"_ivl_38", 0 0, L_0x7f55439b8018;  1 drivers
v0xf61210_0 .net *"_ivl_4", 0 0, L_0xf08e70;  1 drivers
v0xf612f0_0 .net *"_ivl_6", 0 0, L_0xf090f0;  1 drivers
v0xf613d0_0 .net *"_ivl_8", 0 0, L_0xf20ee0;  1 drivers
v0xf614b0_0 .net "a", 0 0, v0xf626a0_0;  alias, 1 drivers
v0xf61570_0 .net "b", 0 0, v0xf62740_0;  alias, 1 drivers
v0xf61630_0 .net "c", 0 0, v0xf627e0_0;  alias, 1 drivers
v0xf616f0_0 .net "d", 0 0, v0xf62920_0;  alias, 1 drivers
v0xf617b0_0 .net "out_pos", 0 0, L_0xf689d0;  alias, 1 drivers
v0xf61870_0 .net "out_sop", 0 0, L_0xf3ce50;  alias, 1 drivers
v0xf61930_0 .net "pos0", 0 0, L_0xf681d0;  1 drivers
v0xf619f0_0 .net "pos1", 0 0, L_0xf68710;  1 drivers
L_0xf689d0 .functor MUXZ 1, L_0x7f55439b8018, L_0xf681d0, L_0xf688c0, C4<>;
S_0xf61b70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf16450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf626a0_0 .var "a", 0 0;
v0xf62740_0 .var "b", 0 0;
v0xf627e0_0 .var "c", 0 0;
v0xf62880_0 .net "clk", 0 0, v0xf672c0_0;  1 drivers
v0xf62920_0 .var "d", 0 0;
v0xf62a10_0 .var/2u "fail", 0 0;
v0xf62ab0_0 .var/2u "fail1", 0 0;
v0xf62b50_0 .net "tb_match", 0 0, L_0xf6d6b0;  alias, 1 drivers
v0xf62bf0_0 .var "wavedrom_enable", 0 0;
v0xf62c90_0 .var "wavedrom_title", 511 0;
E_0xf14c30/0 .event negedge, v0xf62880_0;
E_0xf14c30/1 .event posedge, v0xf62880_0;
E_0xf14c30 .event/or E_0xf14c30/0, E_0xf14c30/1;
S_0xf61ea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf61b70;
 .timescale -12 -12;
v0xf620e0_0 .var/2s "i", 31 0;
E_0xf14ad0 .event posedge, v0xf62880_0;
S_0xf621e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf61b70;
 .timescale -12 -12;
v0xf623e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf624c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf61b70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf62e70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf16450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf68b80 .functor AND 1, v0xf626a0_0, v0xf62740_0, C4<1>, C4<1>;
L_0xf68d20 .functor NOT 1, v0xf627e0_0, C4<0>, C4<0>, C4<0>;
L_0xf68ec0 .functor AND 1, L_0xf68b80, L_0xf68d20, C4<1>, C4<1>;
L_0xf68fd0 .functor NOT 1, v0xf62920_0, C4<0>, C4<0>, C4<0>;
L_0xf69180 .functor AND 1, L_0xf68ec0, L_0xf68fd0, C4<1>, C4<1>;
L_0xf69290 .functor NOT 1, L_0xf69180, C4<0>, C4<0>, C4<0>;
L_0xf69390 .functor NOT 1, v0xf626a0_0, C4<0>, C4<0>, C4<0>;
L_0xf69510 .functor AND 1, L_0xf69390, v0xf62740_0, C4<1>, C4<1>;
L_0xf69620 .functor NOT 1, v0xf627e0_0, C4<0>, C4<0>, C4<0>;
L_0xf69690 .functor AND 1, L_0xf69510, L_0xf69620, C4<1>, C4<1>;
L_0xf69800 .functor NOT 1, v0xf62920_0, C4<0>, C4<0>, C4<0>;
L_0xf69870 .functor AND 1, L_0xf69690, L_0xf69800, C4<1>, C4<1>;
L_0xf699a0 .functor NOT 1, L_0xf69870, C4<0>, C4<0>, C4<0>;
L_0xf69a60 .functor AND 1, L_0xf69290, L_0xf699a0, C4<1>, C4<1>;
L_0xf69930 .functor NOT 1, v0xf626a0_0, C4<0>, C4<0>, C4<0>;
L_0xf69bf0 .functor NOT 1, v0xf62740_0, C4<0>, C4<0>, C4<0>;
L_0xf69cf0 .functor AND 1, L_0xf69930, L_0xf69bf0, C4<1>, C4<1>;
L_0xf69e00 .functor AND 1, L_0xf69cf0, v0xf627e0_0, C4<1>, C4<1>;
L_0xf69f60 .functor NOT 1, v0xf62920_0, C4<0>, C4<0>, C4<0>;
L_0xf69fd0 .functor AND 1, L_0xf69e00, L_0xf69f60, C4<1>, C4<1>;
L_0xf6a190 .functor NOT 1, L_0xf69fd0, C4<0>, C4<0>, C4<0>;
L_0xf6a250 .functor AND 1, L_0xf69a60, L_0xf6a190, C4<1>, C4<1>;
L_0xf6a420 .functor NOT 1, v0xf626a0_0, C4<0>, C4<0>, C4<0>;
L_0xf6a490 .functor NOT 1, v0xf62740_0, C4<0>, C4<0>, C4<0>;
L_0xf6a5d0 .functor AND 1, L_0xf6a420, L_0xf6a490, C4<1>, C4<1>;
L_0xf6a6e0 .functor NOT 1, v0xf627e0_0, C4<0>, C4<0>, C4<0>;
L_0xf6a830 .functor AND 1, L_0xf6a5d0, L_0xf6a6e0, C4<1>, C4<1>;
L_0xf6a940 .functor AND 1, L_0xf6a830, v0xf62920_0, C4<1>, C4<1>;
L_0xf6aaf0 .functor NOT 1, L_0xf6a940, C4<0>, C4<0>, C4<0>;
L_0xf6abb0 .functor AND 1, L_0xf6a250, L_0xf6aaf0, C4<1>, C4<1>;
L_0xf6adc0 .functor NOT 1, L_0xf6abb0, C4<0>, C4<0>, C4<0>;
L_0xf6aed0 .functor OR 1, v0xf626a0_0, v0xf62740_0, C4<0>, C4<0>;
L_0xf6b050 .functor NOT 1, v0xf627e0_0, C4<0>, C4<0>, C4<0>;
L_0xf6b0c0 .functor OR 1, L_0xf6aed0, L_0xf6b050, C4<0>, C4<0>;
L_0xf6b2f0 .functor NOT 1, v0xf62920_0, C4<0>, C4<0>, C4<0>;
L_0xf6b360 .functor OR 1, L_0xf6b0c0, L_0xf6b2f0, C4<0>, C4<0>;
L_0xf6b5a0 .functor NOT 1, v0xf62740_0, C4<0>, C4<0>, C4<0>;
L_0xf6b610 .functor OR 1, v0xf626a0_0, L_0xf6b5a0, C4<0>, C4<0>;
L_0xf6b470 .functor NOT 1, v0xf627e0_0, C4<0>, C4<0>, C4<0>;
L_0xf6b4e0 .functor OR 1, L_0xf6b610, L_0xf6b470, C4<0>, C4<0>;
L_0xf6b9b0 .functor NOT 1, v0xf62920_0, C4<0>, C4<0>, C4<0>;
L_0xf6ba20 .functor OR 1, L_0xf6b4e0, L_0xf6b9b0, C4<0>, C4<0>;
L_0xf6bc90 .functor AND 1, L_0xf6b360, L_0xf6ba20, C4<1>, C4<1>;
L_0xf6bda0 .functor NOT 1, v0xf626a0_0, C4<0>, C4<0>, C4<0>;
L_0xf6bf80 .functor OR 1, L_0xf6bda0, v0xf62740_0, C4<0>, C4<0>;
L_0xf6c040 .functor OR 1, L_0xf6bf80, v0xf627e0_0, C4<0>, C4<0>;
L_0xf6c280 .functor NOT 1, v0xf62920_0, C4<0>, C4<0>, C4<0>;
L_0xf6c2f0 .functor OR 1, L_0xf6c040, L_0xf6c280, C4<0>, C4<0>;
L_0xf6c590 .functor AND 1, L_0xf6bc90, L_0xf6c2f0, C4<1>, C4<1>;
L_0xf6c6a0 .functor NOT 1, v0xf626a0_0, C4<0>, C4<0>, C4<0>;
L_0xf6c8b0 .functor NOT 1, v0xf62740_0, C4<0>, C4<0>, C4<0>;
L_0xf6c920 .functor OR 1, L_0xf6c6a0, L_0xf6c8b0, C4<0>, C4<0>;
L_0xf6cbe0 .functor NOT 1, v0xf627e0_0, C4<0>, C4<0>, C4<0>;
L_0xf6cc50 .functor OR 1, L_0xf6c920, L_0xf6cbe0, C4<0>, C4<0>;
L_0xf6cf20 .functor OR 1, L_0xf6cc50, v0xf62920_0, C4<0>, C4<0>;
L_0xf6cfe0 .functor AND 1, L_0xf6c590, L_0xf6cf20, C4<1>, C4<1>;
v0xf63030_0 .net *"_ivl_0", 0 0, L_0xf68b80;  1 drivers
v0xf63110_0 .net *"_ivl_10", 0 0, L_0xf69290;  1 drivers
v0xf631f0_0 .net *"_ivl_100", 0 0, L_0xf6c8b0;  1 drivers
v0xf632e0_0 .net *"_ivl_102", 0 0, L_0xf6c920;  1 drivers
v0xf633c0_0 .net *"_ivl_104", 0 0, L_0xf6cbe0;  1 drivers
v0xf634f0_0 .net *"_ivl_106", 0 0, L_0xf6cc50;  1 drivers
v0xf635d0_0 .net *"_ivl_108", 0 0, L_0xf6cf20;  1 drivers
v0xf636b0_0 .net *"_ivl_12", 0 0, L_0xf69390;  1 drivers
v0xf63790_0 .net *"_ivl_14", 0 0, L_0xf69510;  1 drivers
v0xf63900_0 .net *"_ivl_16", 0 0, L_0xf69620;  1 drivers
v0xf639e0_0 .net *"_ivl_18", 0 0, L_0xf69690;  1 drivers
v0xf63ac0_0 .net *"_ivl_2", 0 0, L_0xf68d20;  1 drivers
v0xf63ba0_0 .net *"_ivl_20", 0 0, L_0xf69800;  1 drivers
v0xf63c80_0 .net *"_ivl_22", 0 0, L_0xf69870;  1 drivers
v0xf63d60_0 .net *"_ivl_24", 0 0, L_0xf699a0;  1 drivers
v0xf63e40_0 .net *"_ivl_26", 0 0, L_0xf69a60;  1 drivers
v0xf63f20_0 .net *"_ivl_28", 0 0, L_0xf69930;  1 drivers
v0xf64110_0 .net *"_ivl_30", 0 0, L_0xf69bf0;  1 drivers
v0xf641f0_0 .net *"_ivl_32", 0 0, L_0xf69cf0;  1 drivers
v0xf642d0_0 .net *"_ivl_34", 0 0, L_0xf69e00;  1 drivers
v0xf643b0_0 .net *"_ivl_36", 0 0, L_0xf69f60;  1 drivers
v0xf64490_0 .net *"_ivl_38", 0 0, L_0xf69fd0;  1 drivers
v0xf64570_0 .net *"_ivl_4", 0 0, L_0xf68ec0;  1 drivers
v0xf64650_0 .net *"_ivl_40", 0 0, L_0xf6a190;  1 drivers
v0xf64730_0 .net *"_ivl_42", 0 0, L_0xf6a250;  1 drivers
v0xf64810_0 .net *"_ivl_44", 0 0, L_0xf6a420;  1 drivers
v0xf648f0_0 .net *"_ivl_46", 0 0, L_0xf6a490;  1 drivers
v0xf649d0_0 .net *"_ivl_48", 0 0, L_0xf6a5d0;  1 drivers
v0xf64ab0_0 .net *"_ivl_50", 0 0, L_0xf6a6e0;  1 drivers
v0xf64b90_0 .net *"_ivl_52", 0 0, L_0xf6a830;  1 drivers
v0xf64c70_0 .net *"_ivl_54", 0 0, L_0xf6a940;  1 drivers
v0xf64d50_0 .net *"_ivl_56", 0 0, L_0xf6aaf0;  1 drivers
v0xf64e30_0 .net *"_ivl_58", 0 0, L_0xf6abb0;  1 drivers
v0xf65120_0 .net *"_ivl_6", 0 0, L_0xf68fd0;  1 drivers
v0xf65200_0 .net *"_ivl_62", 0 0, L_0xf6aed0;  1 drivers
v0xf652e0_0 .net *"_ivl_64", 0 0, L_0xf6b050;  1 drivers
v0xf653c0_0 .net *"_ivl_66", 0 0, L_0xf6b0c0;  1 drivers
v0xf654a0_0 .net *"_ivl_68", 0 0, L_0xf6b2f0;  1 drivers
v0xf65580_0 .net *"_ivl_70", 0 0, L_0xf6b360;  1 drivers
v0xf65660_0 .net *"_ivl_72", 0 0, L_0xf6b5a0;  1 drivers
v0xf65740_0 .net *"_ivl_74", 0 0, L_0xf6b610;  1 drivers
v0xf65820_0 .net *"_ivl_76", 0 0, L_0xf6b470;  1 drivers
v0xf65900_0 .net *"_ivl_78", 0 0, L_0xf6b4e0;  1 drivers
v0xf659e0_0 .net *"_ivl_8", 0 0, L_0xf69180;  1 drivers
v0xf65ac0_0 .net *"_ivl_80", 0 0, L_0xf6b9b0;  1 drivers
v0xf65ba0_0 .net *"_ivl_82", 0 0, L_0xf6ba20;  1 drivers
v0xf65c80_0 .net *"_ivl_84", 0 0, L_0xf6bc90;  1 drivers
v0xf65d60_0 .net *"_ivl_86", 0 0, L_0xf6bda0;  1 drivers
v0xf65e40_0 .net *"_ivl_88", 0 0, L_0xf6bf80;  1 drivers
v0xf65f20_0 .net *"_ivl_90", 0 0, L_0xf6c040;  1 drivers
v0xf66000_0 .net *"_ivl_92", 0 0, L_0xf6c280;  1 drivers
v0xf660e0_0 .net *"_ivl_94", 0 0, L_0xf6c2f0;  1 drivers
v0xf661c0_0 .net *"_ivl_96", 0 0, L_0xf6c590;  1 drivers
v0xf662a0_0 .net *"_ivl_98", 0 0, L_0xf6c6a0;  1 drivers
v0xf66380_0 .net "a", 0 0, v0xf626a0_0;  alias, 1 drivers
v0xf66420_0 .net "b", 0 0, v0xf62740_0;  alias, 1 drivers
v0xf66510_0 .net "c", 0 0, v0xf627e0_0;  alias, 1 drivers
v0xf66600_0 .net "d", 0 0, v0xf62920_0;  alias, 1 drivers
v0xf666f0_0 .net "out_pos", 0 0, L_0xf6cfe0;  alias, 1 drivers
v0xf667b0_0 .net "out_sop", 0 0, L_0xf6adc0;  alias, 1 drivers
S_0xf66930 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf16450;
 .timescale -12 -12;
E_0xefd9f0 .event anyedge, v0xf67720_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf67720_0;
    %nor/r;
    %assign/vec4 v0xf67720_0, 0;
    %wait E_0xefd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf61b70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf62a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf62ab0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf61b70;
T_4 ;
    %wait E_0xf14c30;
    %load/vec4 v0xf62b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf62a10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf61b70;
T_5 ;
    %wait E_0xf14ad0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %wait E_0xf14ad0;
    %load/vec4 v0xf62a10_0;
    %store/vec4 v0xf62ab0_0, 0, 1;
    %fork t_1, S_0xf61ea0;
    %jmp t_0;
    .scope S_0xf61ea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf620e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf620e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf14ad0;
    %load/vec4 v0xf620e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf620e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf620e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf61b70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf14c30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf62920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf627e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf62740_0, 0;
    %assign/vec4 v0xf626a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf62a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf62ab0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf16450;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf672c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf67720_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf16450;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf672c0_0;
    %inv;
    %store/vec4 v0xf672c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf16450;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf62880_0, v0xf67890_0, v0xf670e0_0, v0xf67180_0, v0xf67220_0, v0xf67360_0, v0xf675e0_0, v0xf67540_0, v0xf674a0_0, v0xf67400_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf16450;
T_9 ;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf67680_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf16450;
T_10 ;
    %wait E_0xf14c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf67680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf67680_0, 4, 32;
    %load/vec4 v0xf677c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf67680_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf67680_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf67680_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf675e0_0;
    %load/vec4 v0xf675e0_0;
    %load/vec4 v0xf67540_0;
    %xor;
    %load/vec4 v0xf675e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf67680_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf67680_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf674a0_0;
    %load/vec4 v0xf674a0_0;
    %load/vec4 v0xf67400_0;
    %xor;
    %load/vec4 v0xf674a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf67680_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf67680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf67680_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2013_q2/iter0/response17/top_module.sv";
