Warning: Design 'Conv' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : Conv
Version: L-2016.03-SP5-5
Date   : Sun Feb 23 21:29:13 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          0.60
  Critical Path Slack:           4.36
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.50
  Critical Path Slack:           9.50
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              69.00
  Critical Path Length:          5.13
  Critical Path Slack:           4.83
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1160
  Hierarchical Port Count:      66618
  Leaf Cell Count:              76162
  Buf/Inv Cell Count:           17143
  Buf Cell Count:                9190
  Inv Cell Count:                7953
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     53451
  Sequential Cell Count:        22711
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    68742.380547
  Noncombinational Area:
                        124656.115555
  Buf/Inv Area:          11568.871841
  Total Buffer Area:          7337.61
  Total Inverter Area:        4231.26
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :     1125888.75
  Net YLength        :      913731.56
  -----------------------------------
  Cell Area:            193398.496102
  Design Area:          193398.496102
  Net Length        :      2039620.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         93845
  Nets With Violations:            27
  Max Trans Violations:             0
  Max Cap Violations:              10
  Max Fanout Violations:           17
  -----------------------------------


  Hostname: caddy10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   48.97
  Logic Optimization:                259.61
  Mapping Optimization:             2436.56
  -----------------------------------------
  Overall Compile Time:             3556.63
  Overall Compile Wall Clock Time:   787.84

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
