// Seed: 780680967
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1 != 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14, id_15;
  wand id_16;
  assign id_5[1 : 1] = id_3++;
  module_0(
      id_16
  );
  supply1 id_17;
  always @(posedge !(id_17)) begin
    assume #1  (id_16 == id_10)
    else $display;
  end
endmodule
