// Seed: 198944141
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input wor module_0,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    input wand id_6
);
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_5;
  ;
  wire [-1 : -1] id_6;
  assign id_5 = id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_3 #(
    parameter id_4 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout supply0 id_8;
  input wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  input wire _id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_6,
      id_7,
      id_8,
      id_3,
      id_8,
      id_1,
      id_8,
      id_1,
      id_1,
      id_7,
      id_1,
      id_6,
      id_8,
      id_1,
      id_2,
      id_8,
      id_8,
      id_8,
      id_6,
      id_8,
      id_8
  );
  assign #(id_3) id_5[1] = 1 - id_8 ? id_1 == id_3[1'h0] : id_1;
  localparam id_9 = 1;
  wire [1 'h0 : -1] id_10;
  wire [ id_4 : -1] id_11;
  assign id_8 = -1'b0;
  final $signed(91);
  ;
  wire id_12;
endmodule
