Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: topDesign.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topDesign.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topDesign"
Output Format                      : NGC
Target Device                      : xc7z010-1-clg400

---- Source Options
Top Module Name                    : topDesign
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Xilinx\period_cul\ipcore_dir\clk_10Mc.vhd" into library work
Parsing entity <clk_10Mc>.
Parsing architecture <xilinx> of entity <clk_10mc>.
Parsing VHDL file "D:\Xilinx\period_cul\roModule.vhd" into library work
Parsing entity <roModule>.
Parsing architecture <Behavioral> of entity <romodule>.
Parsing VHDL file "D:\Xilinx\period_cul\roCounter.vhd" into library work
Parsing entity <roCounter>.
Parsing architecture <Behavioral> of entity <rocounter>.
Parsing VHDL file "D:\Xilinx\period_cul\counterCompare.vhd" into library work
Parsing entity <counterCompare>.
Parsing architecture <Behavioral> of entity <countercompare>.
Parsing VHDL file "D:\Xilinx\period_cul\roDriver.vhd" into library work
Parsing entity <roDriver>.
Parsing architecture <Behavioral> of entity <rodriver>.
Parsing VHDL file "D:\Xilinx\period_cul\RO.vhd" into library work
Parsing entity <RO>.
Parsing architecture <Behavioral> of entity <ro>.
Parsing VHDL file "D:\Xilinx\period_cul\counterOutPut.vhd" into library work
Parsing entity <counterOutPut>.
Parsing architecture <Behavioral> of entity <counteroutput>.
Parsing VHDL file "D:\Xilinx\period_cul\topDesign.vhd" into library work
Parsing entity <topDesign>.
Parsing architecture <Behavioral> of entity <topdesign>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <topDesign> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_10Mc> (architecture <xilinx>) from library <work>.

Elaborating entity <roDriver> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:439 - "D:\Xilinx\period_cul\topDesign.vhd" Line 74: Formal port rocompareout of mode out cannot be associated with actual port rocompareout of mode in
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here

Elaborating entity <RO> (architecture <Behavioral>) from library <work>.

Elaborating entity <roModule> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "D:\Xilinx\period_cul\roModule.vhd" Line 41: <hm_ro> remains a black-box since it has no binding entity.

Elaborating entity <roCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <counterCompare> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here
INFO:HDLCompiler:1408 - "D:\Xilinx\period_cul\RO.vhd" Line 39. rocompareout is declared here

Elaborating entity <counterOutPut> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Xilinx\period_cul\counterOutPut.vhd" Line 111: countpartbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Xilinx\period_cul\counterOutPut.vhd" Line 112: countpartbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Xilinx\period_cul\counterOutPut.vhd" Line 113: countpartbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Xilinx\period_cul\counterOutPut.vhd" Line 114: countpartbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Xilinx\period_cul\counterOutPut.vhd" Line 115: countpartbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Xilinx\period_cul\counterOutPut.vhd" Line 116: countpartbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Xilinx\period_cul\counterOutPut.vhd" Line 117: countpartbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Xilinx\period_cul\counterOutPut.vhd" Line 118: countpartbuf should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topDesign>.
    Related source file is "D:\Xilinx\period_cul\topDesign.vhd".
    Summary:
	no macro.
Unit <topDesign> synthesized.

Synthesizing Unit <clk_10Mc>.
    Related source file is "D:\Xilinx\period_cul\ipcore_dir\clk_10Mc.vhd".
    Summary:
	no macro.
Unit <clk_10Mc> synthesized.

Synthesizing Unit <roDriver>.
    Related source file is "D:\Xilinx\period_cul\roDriver.vhd".
    Found 1-bit register for signal <diverOutBuf>.
    Found 1-bit register for signal <dCounterBuf>.
    Found 15-bit register for signal <timeInv>.
    Found 15-bit adder for signal <timeInv[14]_GND_41_o_add_5_OUT> created at line 69.
    Found 15-bit comparator greater for signal <GND_41_o_timeInv[14]_LessThan_2_o> created at line 60
    Found 15-bit comparator greater for signal <GND_41_o_timeInv[14]_LessThan_4_o> created at line 64
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <roDriver> synthesized.

Synthesizing Unit <RO>.
    Related source file is "D:\Xilinx\period_cul\RO.vhd".
INFO:Xst:3210 - "D:\Xilinx\period_cul\RO.vhd" line 109: Output port <counterCarry> of the instance <RO_inst_counter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Xilinx\period_cul\RO.vhd" line 115: Output port <counterCarry> of the instance <RO_inst_counter0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <RO> synthesized.

Synthesizing Unit <roModule>.
    Related source file is "D:\Xilinx\period_cul\roModule.vhd".
    Summary:
	no macro.
Unit <roModule> synthesized.

Synthesizing Unit <roCounter>.
    Related source file is "D:\Xilinx\period_cul\roCounter.vhd".
    Found 1-bit register for signal <carryBuf>.
    Found 32-bit register for signal <countBuf>.
    Found 32-bit adder for signal <countBuf[31]_GND_44_o_add_1_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <roCounter> synthesized.

Synthesizing Unit <counterCompare>.
    Related source file is "D:\Xilinx\period_cul\counterCompare.vhd".
    Found 32-bit comparator greater for signal <countPart> created at line 41
    Summary:
	inferred   1 Comparator(s).
Unit <counterCompare> synthesized.

Synthesizing Unit <counterOutPut>.
    Related source file is "D:\Xilinx\period_cul\counterOutPut.vhd".
    Found 4-bit 12-to-1 multiplexer for signal <countPart> created at line 110.
    Summary:
	inferred   1 Multiplexer(s).
Unit <counterOutPut> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 65
 15-bit adder                                          : 1
 32-bit adder                                          : 64
# Registers                                            : 131
 1-bit register                                        : 66
 15-bit register                                       : 1
 32-bit register                                       : 64
# Comparators                                          : 34
 15-bit comparator greater                             : 2
 32-bit comparator greater                             : 32
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 3
 15-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 64
 4-bit 12-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <roCounter>.
The following registers are absorbed into counter <countBuf>: 1 register on signal <countBuf>.
Unit <roCounter> synthesized (advanced).

Synthesizing (advanced) Unit <roDriver>.
The following registers are absorbed into counter <timeInv>: 1 register on signal <timeInv>.
Unit <roDriver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 65
 15-bit up counter                                     : 1
 32-bit up counter                                     : 64
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 34
 15-bit comparator greater                             : 2
 32-bit comparator greater                             : 32
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 4-bit 12-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ro_inst_top/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_1/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_1/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_2/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_2/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_3/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_3/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_4/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_4/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_5/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_5/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_6/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_6/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_7/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_7/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_8/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_8/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_9/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_9/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_10/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_10/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_11/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_11/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_12/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_12/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_13/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_13/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_14/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_14/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_15/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_15/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_16/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_16/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_17/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_17/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_18/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_18/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_19/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_19/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_20/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_20/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_21/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_21/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_22/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_22/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_23/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_23/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_24/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_24/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_25/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_25/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_26/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_26/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_27/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_27/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_28/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_28/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_29/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_29/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_30/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_30/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_31/RO_inst_counter0/carryBuf> of sequential type is unconnected in block <topDesign>.
WARNING:Xst:2677 - Node <ro_inst_top_31/RO_inst_counter/carryBuf> of sequential type is unconnected in block <topDesign>.

Optimizing unit <topDesign> ...

Optimizing unit <roDriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topDesign, actual ratio is 40.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2065
 Flip-Flops                                            : 2065

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topDesign.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10136
#      GND                         : 1
#      INV                         : 65
#      LUT1                        : 1998
#      LUT2                        : 2112
#      LUT3                        : 1
#      LUT4                        : 960
#      LUT5                        : 45
#      LUT6                        : 411
#      MUXCY                       : 2478
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 2063
# FlipFlops/Latches                : 2065
#      FDC                         : 17
#      FDCE                        : 2048
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 7
#      IBUFG                       : 1
#      OBUF                        : 4
# Others                           : 65
#      HM_ro                       : 64
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2065  out of  35200     5%  
 Number of Slice LUTs:                 5592  out of  17600    31%  
    Number used as Logic:              5592  out of  17600    31%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5592
   Number with an unused Flip Flop:    3527  out of   5592    63%  
   Number with an unused LUT:             0  out of   5592     0%  
   Number of fully used LUT-FF pairs:  2065  out of   5592    36%  
   Number of unique control sets:        65

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    100    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                           | Load  |
-----------------------------------+-------------------------------------------------+-------+
ro_inst_top/ro0_to_counter0        | NONE(ro_inst_top/RO_inst_counter0/countBuf_0)   | 32    |
ro_inst_top_1/ro0_to_counter0      | NONE(ro_inst_top_1/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top/ro_to_counter          | NONE(ro_inst_top/RO_inst_counter/countBuf_0)    | 32    |
ro_inst_top_2/ro_to_counter        | NONE(ro_inst_top_2/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_1/ro_to_counter        | NONE(ro_inst_top_1/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_2/ro0_to_counter0      | NONE(ro_inst_top_2/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top_3/ro0_to_counter0      | NONE(ro_inst_top_3/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top_3/ro_to_counter        | NONE(ro_inst_top_3/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_5/ro0_to_counter0      | NONE(ro_inst_top_5/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top_4/ro0_to_counter0      | NONE(ro_inst_top_4/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top_4/ro_to_counter        | NONE(ro_inst_top_4/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_5/ro_to_counter        | NONE(ro_inst_top_5/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_7/ro_to_counter        | NONE(ro_inst_top_7/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_6/ro0_to_counter0      | NONE(ro_inst_top_6/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top_6/ro_to_counter        | NONE(ro_inst_top_6/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_7/ro0_to_counter0      | NONE(ro_inst_top_7/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top_9/ro0_to_counter0      | NONE(ro_inst_top_9/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top_8/ro0_to_counter0      | NONE(ro_inst_top_8/RO_inst_counter0/countBuf_0) | 32    |
ro_inst_top_8/ro_to_counter        | NONE(ro_inst_top_8/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_9/ro_to_counter        | NONE(ro_inst_top_9/RO_inst_counter/countBuf_0)  | 32    |
ro_inst_top_10/ro_to_counter       | NONE(ro_inst_top_10/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_10/ro0_to_counter0     | NONE(ro_inst_top_10/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_11/ro0_to_counter0     | NONE(ro_inst_top_11/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_11/ro_to_counter       | NONE(ro_inst_top_11/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_13/ro0_to_counter0     | NONE(ro_inst_top_13/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_12/ro0_to_counter0     | NONE(ro_inst_top_12/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_12/ro_to_counter       | NONE(ro_inst_top_12/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_13/ro_to_counter       | NONE(ro_inst_top_13/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_14/ro0_to_counter0     | NONE(ro_inst_top_14/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_15/ro_to_counter       | NONE(ro_inst_top_15/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_15/ro0_to_counter0     | NONE(ro_inst_top_15/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_14/ro_to_counter       | NONE(ro_inst_top_14/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_16/ro0_to_counter0     | NONE(ro_inst_top_16/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_16/ro_to_counter       | NONE(ro_inst_top_16/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_18/ro0_to_counter0     | NONE(ro_inst_top_18/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_17/ro0_to_counter0     | NONE(ro_inst_top_17/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_17/ro_to_counter       | NONE(ro_inst_top_17/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_19/ro_to_counter       | NONE(ro_inst_top_19/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_18/ro_to_counter       | NONE(ro_inst_top_18/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_19/ro0_to_counter0     | NONE(ro_inst_top_19/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_21/ro0_to_counter0     | NONE(ro_inst_top_21/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_20/ro_to_counter       | NONE(ro_inst_top_20/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_20/ro0_to_counter0     | NONE(ro_inst_top_20/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_21/ro_to_counter       | NONE(ro_inst_top_21/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_22/ro0_to_counter0     | NONE(ro_inst_top_22/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_23/ro_to_counter       | NONE(ro_inst_top_23/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_22/ro_to_counter       | NONE(ro_inst_top_22/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_23/ro0_to_counter0     | NONE(ro_inst_top_23/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_24/ro_to_counter       | NONE(ro_inst_top_24/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_24/ro0_to_counter0     | NONE(ro_inst_top_24/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_26/ro0_to_counter0     | NONE(ro_inst_top_26/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_25/ro0_to_counter0     | NONE(ro_inst_top_25/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_25/ro_to_counter       | NONE(ro_inst_top_25/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_26/ro_to_counter       | NONE(ro_inst_top_26/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_27/ro0_to_counter0     | NONE(ro_inst_top_27/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_27/ro_to_counter       | NONE(ro_inst_top_27/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_28/ro_to_counter       | NONE(ro_inst_top_28/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_28/ro0_to_counter0     | NONE(ro_inst_top_28/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_30/ro0_to_counter0     | NONE(ro_inst_top_30/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_29/ro0_to_counter0     | NONE(ro_inst_top_29/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_29/ro_to_counter       | NONE(ro_inst_top_29/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_31/ro_to_counter       | NONE(ro_inst_top_31/RO_inst_counter/countBuf_0) | 32    |
ro_inst_top_31/ro0_to_counter0     | NONE(ro_inst_top_31/RO_inst_counter0/countBuf_0)| 32    |
ro_inst_top_30/ro_to_counter       | NONE(ro_inst_top_30/RO_inst_counter/countBuf_0) | 32    |
clock_inst/clkout0                 | BUFG                                            | 17    |
-----------------------------------+-------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.502ns (Maximum Frequency: 399.755MHz)
   Minimum input arrival time before clock: 1.048ns
   Maximum output required time after clock: 4.187ns
   Maximum combinational path delay: 2.165ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top/ro0_to_counter0 rising
  Destination Clock: ro_inst_top/ro0_to_counter0 rising

  Data Path: ro_inst_top/RO_inst_counter0/countBuf_3 to ro_inst_top/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top/RO_inst_counter0/countBuf_3 (ro_inst_top/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_1/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_1/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_1/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_1/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_1/ro0_to_counter0 rising

  Data Path: ro_inst_top_1/RO_inst_counter0/countBuf_3 to ro_inst_top_1/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_1/RO_inst_counter0/countBuf_3 (ro_inst_top_1/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_1/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_1/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_1/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_1/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_1/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_1/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_1/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top/ro_to_counter rising
  Destination Clock: ro_inst_top/ro_to_counter rising

  Data Path: ro_inst_top/RO_inst_counter/countBuf_3 to ro_inst_top/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top/RO_inst_counter/countBuf_3 (ro_inst_top/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_2/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_2/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_2/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_2/ro_to_counter rising
  Destination Clock: ro_inst_top_2/ro_to_counter rising

  Data Path: ro_inst_top_2/RO_inst_counter/countBuf_3 to ro_inst_top_2/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_2/RO_inst_counter/countBuf_3 (ro_inst_top_2/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_2/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_2/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_2/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_2/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_2/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_2/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_2/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_1/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_1/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_1/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_1/ro_to_counter rising
  Destination Clock: ro_inst_top_1/ro_to_counter rising

  Data Path: ro_inst_top_1/RO_inst_counter/countBuf_3 to ro_inst_top_1/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_1/RO_inst_counter/countBuf_3 (ro_inst_top_1/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_1/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_1/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_1/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_1/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_1/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_1/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_1/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_2/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_2/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_2/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_2/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_2/ro0_to_counter0 rising

  Data Path: ro_inst_top_2/RO_inst_counter0/countBuf_3 to ro_inst_top_2/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_2/RO_inst_counter0/countBuf_3 (ro_inst_top_2/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_2/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_2/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_2/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_2/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_2/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_2/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_2/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_3/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_3/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_3/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_3/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_3/ro0_to_counter0 rising

  Data Path: ro_inst_top_3/RO_inst_counter0/countBuf_3 to ro_inst_top_3/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_3/RO_inst_counter0/countBuf_3 (ro_inst_top_3/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_3/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_3/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_3/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_3/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_3/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_3/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_3/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_3/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_3/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_3/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_3/ro_to_counter rising
  Destination Clock: ro_inst_top_3/ro_to_counter rising

  Data Path: ro_inst_top_3/RO_inst_counter/countBuf_3 to ro_inst_top_3/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_3/RO_inst_counter/countBuf_3 (ro_inst_top_3/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_3/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_3/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_3/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_3/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_3/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_3/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_3/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_5/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_5/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_5/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_5/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_5/ro0_to_counter0 rising

  Data Path: ro_inst_top_5/RO_inst_counter0/countBuf_3 to ro_inst_top_5/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_5/RO_inst_counter0/countBuf_3 (ro_inst_top_5/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_5/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_5/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_5/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_5/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_5/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_5/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_5/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_4/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_4/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_4/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_4/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_4/ro0_to_counter0 rising

  Data Path: ro_inst_top_4/RO_inst_counter0/countBuf_3 to ro_inst_top_4/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_4/RO_inst_counter0/countBuf_3 (ro_inst_top_4/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_4/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_4/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_4/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_4/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_4/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_4/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_4/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_4/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_4/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_4/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_4/ro_to_counter rising
  Destination Clock: ro_inst_top_4/ro_to_counter rising

  Data Path: ro_inst_top_4/RO_inst_counter/countBuf_3 to ro_inst_top_4/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_4/RO_inst_counter/countBuf_3 (ro_inst_top_4/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_4/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_4/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_4/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_4/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_4/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_4/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_4/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_5/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_5/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_5/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_5/ro_to_counter rising
  Destination Clock: ro_inst_top_5/ro_to_counter rising

  Data Path: ro_inst_top_5/RO_inst_counter/countBuf_3 to ro_inst_top_5/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_5/RO_inst_counter/countBuf_3 (ro_inst_top_5/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_5/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_5/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_5/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_5/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_5/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_5/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_5/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_7/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_7/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_7/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_7/ro_to_counter rising
  Destination Clock: ro_inst_top_7/ro_to_counter rising

  Data Path: ro_inst_top_7/RO_inst_counter/countBuf_3 to ro_inst_top_7/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_7/RO_inst_counter/countBuf_3 (ro_inst_top_7/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_7/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_7/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_7/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_7/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_7/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_7/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_7/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_6/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_6/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_6/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_6/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_6/ro0_to_counter0 rising

  Data Path: ro_inst_top_6/RO_inst_counter0/countBuf_3 to ro_inst_top_6/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_6/RO_inst_counter0/countBuf_3 (ro_inst_top_6/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_6/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_6/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_6/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_6/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_6/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_6/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_6/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_6/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_6/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_6/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_6/ro_to_counter rising
  Destination Clock: ro_inst_top_6/ro_to_counter rising

  Data Path: ro_inst_top_6/RO_inst_counter/countBuf_3 to ro_inst_top_6/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_6/RO_inst_counter/countBuf_3 (ro_inst_top_6/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_6/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_6/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_6/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_6/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_6/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_6/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_6/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_7/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_7/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_7/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_7/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_7/ro0_to_counter0 rising

  Data Path: ro_inst_top_7/RO_inst_counter0/countBuf_3 to ro_inst_top_7/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_7/RO_inst_counter0/countBuf_3 (ro_inst_top_7/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_7/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_7/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_7/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_7/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_7/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_7/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_7/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_9/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_9/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_9/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_9/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_9/ro0_to_counter0 rising

  Data Path: ro_inst_top_9/RO_inst_counter0/countBuf_3 to ro_inst_top_9/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_9/RO_inst_counter0/countBuf_3 (ro_inst_top_9/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_9/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_9/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_9/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_9/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_9/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_9/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_9/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_8/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_8/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_8/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_8/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_8/ro0_to_counter0 rising

  Data Path: ro_inst_top_8/RO_inst_counter0/countBuf_3 to ro_inst_top_8/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_8/RO_inst_counter0/countBuf_3 (ro_inst_top_8/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_8/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_8/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_8/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_8/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_8/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_8/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_8/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_8/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_8/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_8/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_8/ro_to_counter rising
  Destination Clock: ro_inst_top_8/ro_to_counter rising

  Data Path: ro_inst_top_8/RO_inst_counter/countBuf_3 to ro_inst_top_8/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_8/RO_inst_counter/countBuf_3 (ro_inst_top_8/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_8/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_8/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_8/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_8/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_8/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_8/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_8/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_9/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_9/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_9/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_9/ro_to_counter rising
  Destination Clock: ro_inst_top_9/ro_to_counter rising

  Data Path: ro_inst_top_9/RO_inst_counter/countBuf_3 to ro_inst_top_9/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_9/RO_inst_counter/countBuf_3 (ro_inst_top_9/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_9/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_9/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_9/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_9/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_9/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_9/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_9/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_10/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_10/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_10/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_10/ro_to_counter rising
  Destination Clock: ro_inst_top_10/ro_to_counter rising

  Data Path: ro_inst_top_10/RO_inst_counter/countBuf_3 to ro_inst_top_10/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_10/RO_inst_counter/countBuf_3 (ro_inst_top_10/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_10/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_10/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_10/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_10/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_10/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_10/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_10/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_10/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_10/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_10/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_10/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_10/ro0_to_counter0 rising

  Data Path: ro_inst_top_10/RO_inst_counter0/countBuf_3 to ro_inst_top_10/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_10/RO_inst_counter0/countBuf_3 (ro_inst_top_10/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_10/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_10/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_10/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_10/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_10/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_10/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_10/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_11/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_11/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_11/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_11/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_11/ro0_to_counter0 rising

  Data Path: ro_inst_top_11/RO_inst_counter0/countBuf_3 to ro_inst_top_11/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_11/RO_inst_counter0/countBuf_3 (ro_inst_top_11/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_11/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_11/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_11/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_11/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_11/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_11/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_11/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_11/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_11/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_11/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_11/ro_to_counter rising
  Destination Clock: ro_inst_top_11/ro_to_counter rising

  Data Path: ro_inst_top_11/RO_inst_counter/countBuf_3 to ro_inst_top_11/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_11/RO_inst_counter/countBuf_3 (ro_inst_top_11/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_11/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_11/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_11/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_11/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_11/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_11/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_11/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_13/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_13/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_13/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_13/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_13/ro0_to_counter0 rising

  Data Path: ro_inst_top_13/RO_inst_counter0/countBuf_3 to ro_inst_top_13/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_13/RO_inst_counter0/countBuf_3 (ro_inst_top_13/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_13/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_13/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_13/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_13/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_13/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_13/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_13/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_12/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_12/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_12/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_12/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_12/ro0_to_counter0 rising

  Data Path: ro_inst_top_12/RO_inst_counter0/countBuf_3 to ro_inst_top_12/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_12/RO_inst_counter0/countBuf_3 (ro_inst_top_12/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_12/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_12/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_12/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_12/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_12/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_12/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_12/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_12/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_12/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_12/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_12/ro_to_counter rising
  Destination Clock: ro_inst_top_12/ro_to_counter rising

  Data Path: ro_inst_top_12/RO_inst_counter/countBuf_3 to ro_inst_top_12/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_12/RO_inst_counter/countBuf_3 (ro_inst_top_12/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_12/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_12/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_12/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_12/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_12/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_12/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_12/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_13/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_13/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_13/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_13/ro_to_counter rising
  Destination Clock: ro_inst_top_13/ro_to_counter rising

  Data Path: ro_inst_top_13/RO_inst_counter/countBuf_3 to ro_inst_top_13/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_13/RO_inst_counter/countBuf_3 (ro_inst_top_13/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_13/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_13/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_13/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_13/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_13/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_13/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_13/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_14/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_14/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_14/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_14/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_14/ro0_to_counter0 rising

  Data Path: ro_inst_top_14/RO_inst_counter0/countBuf_3 to ro_inst_top_14/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_14/RO_inst_counter0/countBuf_3 (ro_inst_top_14/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_14/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_14/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_14/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_14/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_14/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_14/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_14/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_15/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_15/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_15/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_15/ro_to_counter rising
  Destination Clock: ro_inst_top_15/ro_to_counter rising

  Data Path: ro_inst_top_15/RO_inst_counter/countBuf_3 to ro_inst_top_15/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_15/RO_inst_counter/countBuf_3 (ro_inst_top_15/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_15/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_15/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_15/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_15/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_15/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_15/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_15/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_15/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_15/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_15/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_15/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_15/ro0_to_counter0 rising

  Data Path: ro_inst_top_15/RO_inst_counter0/countBuf_3 to ro_inst_top_15/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_15/RO_inst_counter0/countBuf_3 (ro_inst_top_15/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_15/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_15/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_15/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_15/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_15/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_15/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_15/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_14/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_14/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_14/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_14/ro_to_counter rising
  Destination Clock: ro_inst_top_14/ro_to_counter rising

  Data Path: ro_inst_top_14/RO_inst_counter/countBuf_3 to ro_inst_top_14/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_14/RO_inst_counter/countBuf_3 (ro_inst_top_14/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_14/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_14/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_14/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_14/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_14/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_14/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_14/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_16/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_16/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_16/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_16/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_16/ro0_to_counter0 rising

  Data Path: ro_inst_top_16/RO_inst_counter0/countBuf_3 to ro_inst_top_16/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_16/RO_inst_counter0/countBuf_3 (ro_inst_top_16/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_16/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_16/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_16/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_16/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_16/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_16/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_16/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_16/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_16/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_16/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_16/ro_to_counter rising
  Destination Clock: ro_inst_top_16/ro_to_counter rising

  Data Path: ro_inst_top_16/RO_inst_counter/countBuf_3 to ro_inst_top_16/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_16/RO_inst_counter/countBuf_3 (ro_inst_top_16/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_16/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_16/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_16/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_16/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_16/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_16/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_16/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_18/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_18/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_18/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_18/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_18/ro0_to_counter0 rising

  Data Path: ro_inst_top_18/RO_inst_counter0/countBuf_3 to ro_inst_top_18/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_18/RO_inst_counter0/countBuf_3 (ro_inst_top_18/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_18/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_18/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_18/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_18/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_18/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_18/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_18/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_17/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_17/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_17/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_17/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_17/ro0_to_counter0 rising

  Data Path: ro_inst_top_17/RO_inst_counter0/countBuf_3 to ro_inst_top_17/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_17/RO_inst_counter0/countBuf_3 (ro_inst_top_17/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_17/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_17/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_17/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_17/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_17/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_17/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_17/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_17/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_17/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_17/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_17/ro_to_counter rising
  Destination Clock: ro_inst_top_17/ro_to_counter rising

  Data Path: ro_inst_top_17/RO_inst_counter/countBuf_3 to ro_inst_top_17/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_17/RO_inst_counter/countBuf_3 (ro_inst_top_17/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_17/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_17/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_17/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_17/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_17/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_17/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_17/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_19/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_19/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_19/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_19/ro_to_counter rising
  Destination Clock: ro_inst_top_19/ro_to_counter rising

  Data Path: ro_inst_top_19/RO_inst_counter/countBuf_3 to ro_inst_top_19/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_19/RO_inst_counter/countBuf_3 (ro_inst_top_19/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_19/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_19/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_19/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_19/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_19/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_19/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_19/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_18/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_18/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_18/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_18/ro_to_counter rising
  Destination Clock: ro_inst_top_18/ro_to_counter rising

  Data Path: ro_inst_top_18/RO_inst_counter/countBuf_3 to ro_inst_top_18/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_18/RO_inst_counter/countBuf_3 (ro_inst_top_18/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_18/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_18/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_18/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_18/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_18/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_18/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_18/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_19/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_19/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_19/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_19/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_19/ro0_to_counter0 rising

  Data Path: ro_inst_top_19/RO_inst_counter0/countBuf_3 to ro_inst_top_19/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_19/RO_inst_counter0/countBuf_3 (ro_inst_top_19/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_19/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_19/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_19/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_19/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_19/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_19/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_19/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_21/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_21/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_21/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_21/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_21/ro0_to_counter0 rising

  Data Path: ro_inst_top_21/RO_inst_counter0/countBuf_3 to ro_inst_top_21/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_21/RO_inst_counter0/countBuf_3 (ro_inst_top_21/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_21/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_21/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_21/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_21/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_21/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_21/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_21/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_20/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_20/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_20/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_20/ro_to_counter rising
  Destination Clock: ro_inst_top_20/ro_to_counter rising

  Data Path: ro_inst_top_20/RO_inst_counter/countBuf_3 to ro_inst_top_20/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_20/RO_inst_counter/countBuf_3 (ro_inst_top_20/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_20/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_20/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_20/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_20/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_20/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_20/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_20/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_20/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_20/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_20/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_20/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_20/ro0_to_counter0 rising

  Data Path: ro_inst_top_20/RO_inst_counter0/countBuf_3 to ro_inst_top_20/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_20/RO_inst_counter0/countBuf_3 (ro_inst_top_20/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_20/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_20/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_20/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_20/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_20/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_20/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_20/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_21/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_21/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_21/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_21/ro_to_counter rising
  Destination Clock: ro_inst_top_21/ro_to_counter rising

  Data Path: ro_inst_top_21/RO_inst_counter/countBuf_3 to ro_inst_top_21/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_21/RO_inst_counter/countBuf_3 (ro_inst_top_21/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_21/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_21/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_21/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_21/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_21/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_21/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_21/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_22/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_22/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_22/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_22/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_22/ro0_to_counter0 rising

  Data Path: ro_inst_top_22/RO_inst_counter0/countBuf_3 to ro_inst_top_22/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_22/RO_inst_counter0/countBuf_3 (ro_inst_top_22/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_22/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_22/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_22/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_22/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_22/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_22/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_22/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_23/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_23/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_23/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_23/ro_to_counter rising
  Destination Clock: ro_inst_top_23/ro_to_counter rising

  Data Path: ro_inst_top_23/RO_inst_counter/countBuf_3 to ro_inst_top_23/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_23/RO_inst_counter/countBuf_3 (ro_inst_top_23/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_23/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_23/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_23/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_23/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_23/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_23/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_23/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_22/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_22/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_22/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_22/ro_to_counter rising
  Destination Clock: ro_inst_top_22/ro_to_counter rising

  Data Path: ro_inst_top_22/RO_inst_counter/countBuf_3 to ro_inst_top_22/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_22/RO_inst_counter/countBuf_3 (ro_inst_top_22/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_22/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_22/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_22/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_22/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_22/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_22/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_22/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_23/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_23/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_23/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_23/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_23/ro0_to_counter0 rising

  Data Path: ro_inst_top_23/RO_inst_counter0/countBuf_3 to ro_inst_top_23/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_23/RO_inst_counter0/countBuf_3 (ro_inst_top_23/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_23/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_23/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_23/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_23/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_23/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_23/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_23/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_24/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_24/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_24/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_24/ro_to_counter rising
  Destination Clock: ro_inst_top_24/ro_to_counter rising

  Data Path: ro_inst_top_24/RO_inst_counter/countBuf_3 to ro_inst_top_24/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_24/RO_inst_counter/countBuf_3 (ro_inst_top_24/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_24/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_24/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_24/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_24/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_24/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_24/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_24/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_24/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_24/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_24/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_24/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_24/ro0_to_counter0 rising

  Data Path: ro_inst_top_24/RO_inst_counter0/countBuf_3 to ro_inst_top_24/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_24/RO_inst_counter0/countBuf_3 (ro_inst_top_24/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_24/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_24/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_24/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_24/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_24/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_24/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_24/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_26/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_26/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_26/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_26/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_26/ro0_to_counter0 rising

  Data Path: ro_inst_top_26/RO_inst_counter0/countBuf_3 to ro_inst_top_26/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_26/RO_inst_counter0/countBuf_3 (ro_inst_top_26/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_26/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_26/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_26/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_26/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_26/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_26/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_26/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_25/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_25/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_25/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_25/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_25/ro0_to_counter0 rising

  Data Path: ro_inst_top_25/RO_inst_counter0/countBuf_3 to ro_inst_top_25/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_25/RO_inst_counter0/countBuf_3 (ro_inst_top_25/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_25/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_25/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_25/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_25/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_25/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_25/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_25/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_25/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_25/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_25/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_25/ro_to_counter rising
  Destination Clock: ro_inst_top_25/ro_to_counter rising

  Data Path: ro_inst_top_25/RO_inst_counter/countBuf_3 to ro_inst_top_25/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_25/RO_inst_counter/countBuf_3 (ro_inst_top_25/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_25/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_25/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_25/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_25/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_25/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_25/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_25/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_26/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_26/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_26/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_26/ro_to_counter rising
  Destination Clock: ro_inst_top_26/ro_to_counter rising

  Data Path: ro_inst_top_26/RO_inst_counter/countBuf_3 to ro_inst_top_26/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_26/RO_inst_counter/countBuf_3 (ro_inst_top_26/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_26/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_26/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_26/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_26/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_26/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_26/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_26/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_27/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_27/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_27/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_27/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_27/ro0_to_counter0 rising

  Data Path: ro_inst_top_27/RO_inst_counter0/countBuf_3 to ro_inst_top_27/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_27/RO_inst_counter0/countBuf_3 (ro_inst_top_27/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_27/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_27/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_27/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_27/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_27/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_27/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_27/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_27/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_27/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_27/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_27/ro_to_counter rising
  Destination Clock: ro_inst_top_27/ro_to_counter rising

  Data Path: ro_inst_top_27/RO_inst_counter/countBuf_3 to ro_inst_top_27/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_27/RO_inst_counter/countBuf_3 (ro_inst_top_27/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_27/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_27/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_27/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_27/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_27/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_27/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_27/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_28/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_28/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_28/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_28/ro_to_counter rising
  Destination Clock: ro_inst_top_28/ro_to_counter rising

  Data Path: ro_inst_top_28/RO_inst_counter/countBuf_3 to ro_inst_top_28/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_28/RO_inst_counter/countBuf_3 (ro_inst_top_28/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_28/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_28/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_28/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_28/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_28/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_28/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_28/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_28/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_28/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_28/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_28/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_28/ro0_to_counter0 rising

  Data Path: ro_inst_top_28/RO_inst_counter0/countBuf_3 to ro_inst_top_28/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_28/RO_inst_counter0/countBuf_3 (ro_inst_top_28/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_28/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_28/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_28/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_28/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_28/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_28/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_28/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_30/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_30/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_30/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_30/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_30/ro0_to_counter0 rising

  Data Path: ro_inst_top_30/RO_inst_counter0/countBuf_3 to ro_inst_top_30/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_30/RO_inst_counter0/countBuf_3 (ro_inst_top_30/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_30/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_30/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_30/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_30/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_30/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_30/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_30/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_29/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_29/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_29/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_29/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_29/ro0_to_counter0 rising

  Data Path: ro_inst_top_29/RO_inst_counter0/countBuf_3 to ro_inst_top_29/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_29/RO_inst_counter0/countBuf_3 (ro_inst_top_29/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_29/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_29/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_29/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_29/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_29/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_29/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_29/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_29/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_29/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_29/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_29/ro_to_counter rising
  Destination Clock: ro_inst_top_29/ro_to_counter rising

  Data Path: ro_inst_top_29/RO_inst_counter/countBuf_3 to ro_inst_top_29/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_29/RO_inst_counter/countBuf_3 (ro_inst_top_29/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_29/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_29/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_29/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_29/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_29/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_29/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_29/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_31/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_31/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_31/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_31/ro_to_counter rising
  Destination Clock: ro_inst_top_31/ro_to_counter rising

  Data Path: ro_inst_top_31/RO_inst_counter/countBuf_3 to ro_inst_top_31/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_31/RO_inst_counter/countBuf_3 (ro_inst_top_31/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_31/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_31/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_31/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_31/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_31/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_31/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_31/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_31/ro0_to_counter0'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_31/RO_inst_counter0/countBuf_3 (FF)
  Destination:       ro_inst_top_31/RO_inst_counter0/countBuf_0 (FF)
  Source Clock:      ro_inst_top_31/ro0_to_counter0 rising
  Destination Clock: ro_inst_top_31/ro0_to_counter0 rising

  Data Path: ro_inst_top_31/RO_inst_counter0/countBuf_3 to ro_inst_top_31/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_31/RO_inst_counter0/countBuf_3 (ro_inst_top_31/RO_inst_counter0/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_31/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_31/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_31/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_31/RO_inst_counter0/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_31/RO_inst_counter0/Mcount_countBuf_eqn_01 (ro_inst_top_31/RO_inst_counter0/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_31/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro_inst_top_30/ro_to_counter'
  Clock period: 2.502ns (frequency: 399.755MHz)
  Total number of paths / destination ports: 1552 / 32
-------------------------------------------------------------------------
Delay:               2.502ns (Levels of Logic = 3)
  Source:            ro_inst_top_30/RO_inst_counter/countBuf_3 (FF)
  Destination:       ro_inst_top_30/RO_inst_counter/countBuf_0 (FF)
  Source Clock:      ro_inst_top_30/ro_to_counter rising
  Destination Clock: ro_inst_top_30/ro_to_counter rising

  Data Path: ro_inst_top_30/RO_inst_counter/countBuf_3 to ro_inst_top_30/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.759  ro_inst_top_30/RO_inst_counter/countBuf_3 (ro_inst_top_30/RO_inst_counter/countBuf_3)
     LUT6:I0->O            1   0.053   0.725  ro_inst_top_30/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>6 (ro_inst_top_30/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>5)
     LUT6:I1->O           32   0.053   0.566  ro_inst_top_30/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o<31>7 (ro_inst_top_30/RO_inst_counter/countBuf[31]_PWR_13_o_equal_1_o)
     LUT2:I1->O            1   0.053   0.000  ro_inst_top_30/RO_inst_counter/Mcount_countBuf_eqn_01 (ro_inst_top_30/RO_inst_counter/Mcount_countBuf_eqn_0)
     FDCE:D                    0.011          ro_inst_top_30/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      2.502ns (0.452ns logic, 2.050ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_inst/clkout0'
  Clock period: 2.215ns (frequency: 451.467MHz)
  Total number of paths / destination ports: 405 / 17
-------------------------------------------------------------------------
Delay:               2.215ns (Levels of Logic = 3)
  Source:            roDriver_inst/timeInv_6 (FF)
  Destination:       roDriver_inst/dCounterBuf (FF)
  Source Clock:      clock_inst/clkout0 rising
  Destination Clock: clock_inst/clkout0 rising

  Data Path: roDriver_inst/timeInv_6 to roDriver_inst/dCounterBuf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.759  roDriver_inst/timeInv_6 (roDriver_inst/timeInv_6)
     LUT6:I0->O           17   0.053   0.591  roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>2 (roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>1)
     LUT5:I3->O            1   0.053   0.413  roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o<14>3 (roDriver_inst/PWR_10_o_timeInv[14]_equal_1_o)
     LUT6:I5->O            1   0.053   0.000  roDriver_inst/Mmux_GND_41_o_GND_41_o_MUX_33_o14 (roDriver_inst/GND_41_o_GND_41_o_MUX_33_o)
     FDC:D                     0.011          roDriver_inst/dCounterBuf
    ----------------------------------------
    Total                      2.215ns (0.452ns logic, 1.763ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_1/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_1/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_1/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_1/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_1/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top/ro_to_counter rising

  Data Path: sysRst to ro_inst_top/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_2/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_2/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_2/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_2/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_2/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_1/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_1/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_1/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_1/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_1/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_2/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_2/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_2/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_2/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_2/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_3/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_3/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_3/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_3/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_3/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_3/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_3/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_3/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_3/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_3/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_5/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_5/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_5/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_5/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_5/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_4/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_4/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_4/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_4/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_4/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_4/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_4/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_4/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_4/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_4/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_5/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_5/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_5/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_5/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_5/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_7/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_7/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_7/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_7/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_7/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_6/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_6/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_6/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_6/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_6/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_6/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_6/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_6/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_6/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_6/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_7/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_7/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_7/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_7/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_7/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_9/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_9/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_9/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_9/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_9/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_8/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_8/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_8/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_8/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_8/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_8/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_8/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_8/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_8/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_8/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_9/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_9/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_9/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_9/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_9/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_10/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_10/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_10/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_10/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_10/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_10/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_10/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_10/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_10/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_10/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_11/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_11/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_11/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_11/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_11/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_11/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_11/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_11/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_11/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_11/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_13/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_13/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_13/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_13/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_13/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_12/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_12/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_12/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_12/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_12/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_12/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_12/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_12/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_12/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_12/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_13/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_13/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_13/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_13/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_13/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_14/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_14/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_14/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_14/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_14/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_15/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_15/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_15/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_15/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_15/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_15/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_15/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_15/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_15/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_15/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_14/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_14/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_14/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_14/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_14/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_16/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_16/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_16/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_16/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_16/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_16/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_16/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_16/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_16/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_16/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_18/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_18/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_18/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_18/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_18/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_17/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_17/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_17/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_17/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_17/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_17/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_17/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_17/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_17/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_17/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_19/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_19/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_19/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_19/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_19/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_18/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_18/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_18/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_18/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_18/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_19/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_19/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_19/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_19/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_19/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_21/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_21/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_21/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_21/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_21/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_20/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_20/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_20/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_20/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_20/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_20/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_20/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_20/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_20/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_20/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_21/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_21/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_21/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_21/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_21/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_22/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_22/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_22/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_22/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_22/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_23/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_23/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_23/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_23/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_23/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_22/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_22/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_22/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_22/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_22/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_23/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_23/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_23/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_23/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_23/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_24/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_24/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_24/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_24/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_24/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_24/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_24/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_24/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_24/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_24/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_26/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_26/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_26/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_26/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_26/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_25/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_25/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_25/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_25/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_25/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_25/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_25/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_25/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_25/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_25/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_26/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_26/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_26/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_26/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_26/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_27/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_27/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_27/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_27/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_27/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_27/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_27/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_27/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_27/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_27/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_28/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_28/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_28/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_28/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_28/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_28/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_28/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_28/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_28/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_28/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_30/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_30/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_30/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_30/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_30/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_29/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_29/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_29/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_29/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_29/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_29/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_29/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_29/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_29/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_29/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_31/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_31/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_31/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_31/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_31/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_31/ro0_to_counter0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_31/RO_inst_counter0/countBuf_0 (FF)
  Destination Clock: ro_inst_top_31/ro0_to_counter0 rising

  Data Path: sysRst to ro_inst_top_31/RO_inst_counter0/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_31/RO_inst_counter0/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ro_inst_top_30/ro_to_counter'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       ro_inst_top_30/RO_inst_counter/countBuf_0 (FF)
  Destination Clock: ro_inst_top_30/ro_to_counter rising

  Data Path: sysRst to ro_inst_top_30/RO_inst_counter/countBuf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDCE:CLR                  0.325          ro_inst_top_30/RO_inst_counter/countBuf_0
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_inst/clkout0'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.048ns (Levels of Logic = 1)
  Source:            sysRst (PAD)
  Destination:       roDriver_inst/timeInv_14 (FF)
  Destination Clock: clock_inst/clkout0 rising

  Data Path: sysRst to roDriver_inst/timeInv_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2065   0.000   0.723  sysRst_IBUF (sysRst_IBUF)
     FDC:CLR                   0.325          roDriver_inst/dCounterBuf
    ----------------------------------------
    Total                      1.048ns (0.325ns logic, 0.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_11/ro_to_counter'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              4.187ns (Levels of Logic = 21)
  Source:            ro_inst_top_11/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_11/ro_to_counter rising

  Data Path: ro_inst_top_11/RO_inst_counter/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_11/RO_inst_counter/countBuf_0 (ro_inst_top_11/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.635  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I2->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      4.187ns (1.372ns logic, 2.815ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_11/ro0_to_counter0'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 21)
  Source:            ro_inst_top_11/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_11/ro0_to_counter0 rising

  Data Path: ro_inst_top_11/RO_inst_counter0/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_11/RO_inst_counter0/countBuf_1 (ro_inst_top_11/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.635  ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_11/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I2->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      4.174ns (1.359ns logic, 2.815ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_27/ro_to_counter'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              4.154ns (Levels of Logic = 21)
  Source:            ro_inst_top_27/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_27/ro_to_counter rising

  Data Path: ro_inst_top_27/RO_inst_counter/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_27/RO_inst_counter/countBuf_0 (ro_inst_top_27/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      4.154ns (1.372ns logic, 2.782ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_27/ro0_to_counter0'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              4.141ns (Levels of Logic = 21)
  Source:            ro_inst_top_27/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_27/ro0_to_counter0 rising

  Data Path: ro_inst_top_27/RO_inst_counter0/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_27/RO_inst_counter0/countBuf_1 (ro_inst_top_27/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_27/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      4.141ns (1.359ns logic, 2.782ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_19/ro_to_counter'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              4.037ns (Levels of Logic = 21)
  Source:            ro_inst_top_19/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_19/ro_to_counter rising

  Data Path: ro_inst_top_19/RO_inst_counter/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_19/RO_inst_counter/countBuf_0 (ro_inst_top_19/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      4.037ns (1.372ns logic, 2.665ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_19/ro0_to_counter0'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              4.024ns (Levels of Logic = 21)
  Source:            ro_inst_top_19/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_19/ro0_to_counter0 rising

  Data Path: ro_inst_top_19/RO_inst_counter0/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_19/RO_inst_counter0/countBuf_1 (ro_inst_top_19/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_19/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      4.024ns (1.359ns logic, 2.665ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_3/ro_to_counter'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              3.965ns (Levels of Logic = 21)
  Source:            ro_inst_top_3/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_3/ro_to_counter rising

  Data Path: ro_inst_top_3/RO_inst_counter/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_3/RO_inst_counter/countBuf_0 (ro_inst_top_3/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.965ns (1.372ns logic, 2.593ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_3/ro0_to_counter0'
  Total number of paths / destination ports: 124 / 1
-------------------------------------------------------------------------
Offset:              3.952ns (Levels of Logic = 21)
  Source:            ro_inst_top_3/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_3/ro0_to_counter0 rising

  Data Path: ro_inst_top_3/RO_inst_counter0/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_3/RO_inst_counter0/countBuf_1 (ro_inst_top_3/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_3/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.952ns (1.359ns logic, 2.593ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_15/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.343ns (Levels of Logic = 20)
  Source:            ro_inst_top_15/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_15/ro_to_counter rising

  Data Path: ro_inst_top_15/RO_inst_counter/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_15/RO_inst_counter/countBuf_0 (ro_inst_top_15/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.343ns (1.319ns logic, 2.024ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_15/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.330ns (Levels of Logic = 20)
  Source:            ro_inst_top_15/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_15/ro0_to_counter0 rising

  Data Path: ro_inst_top_15/RO_inst_counter0/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_15/RO_inst_counter0/countBuf_1 (ro_inst_top_15/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_15/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.330ns (1.306ns logic, 2.024ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_31/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.271ns (Levels of Logic = 20)
  Source:            ro_inst_top_31/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_31/ro_to_counter rising

  Data Path: ro_inst_top_31/RO_inst_counter/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_31/RO_inst_counter/countBuf_0 (ro_inst_top_31/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.271ns (1.319ns logic, 1.952ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_31/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.258ns (Levels of Logic = 20)
  Source:            ro_inst_top_31/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_31/ro0_to_counter0 rising

  Data Path: ro_inst_top_31/RO_inst_counter0/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_31/RO_inst_counter0/countBuf_1 (ro_inst_top_31/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_31/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.258ns (1.306ns logic, 1.952ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_23/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.463ns (Levels of Logic = 20)
  Source:            ro_inst_top_23/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_23/ro_to_counter rising

  Data Path: ro_inst_top_23/RO_inst_counter/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_23/RO_inst_counter/countBuf_0 (ro_inst_top_23/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_G (N67)
     MUXF7:I1->O           1   0.217   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.463ns (1.322ns logic, 2.141ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_23/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.450ns (Levels of Logic = 20)
  Source:            ro_inst_top_23/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_23/ro0_to_counter0 rising

  Data Path: ro_inst_top_23/RO_inst_counter0/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_23/RO_inst_counter0/countBuf_1 (ro_inst_top_23/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_23/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_G (N67)
     MUXF7:I1->O           1   0.217   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.450ns (1.309ns logic, 2.141ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_7/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.346ns (Levels of Logic = 20)
  Source:            ro_inst_top_7/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_7/ro_to_counter rising

  Data Path: ro_inst_top_7/RO_inst_counter/countBuf_0 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_7/RO_inst_counter/countBuf_0 (ro_inst_top_7/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_G (N67)
     MUXF7:I1->O           1   0.217   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.346ns (1.322ns logic, 2.024ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_7/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.333ns (Levels of Logic = 20)
  Source:            ro_inst_top_7/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<3> (PAD)
  Source Clock:      ro_inst_top_7/ro0_to_counter0 rising

  Data Path: ro_inst_top_7/RO_inst_counter0/countBuf_1 to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_7/RO_inst_counter0/countBuf_1 (ro_inst_top_7/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_7/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_G (N67)
     MUXF7:I1->O           1   0.217   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      3.333ns (1.309ns logic, 2.024ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_6/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.901ns (Levels of Logic = 20)
  Source:            ro_inst_top_6/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_6/ro_to_counter rising

  Data Path: ro_inst_top_6/RO_inst_counter/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_6/RO_inst_counter/countBuf_0 (ro_inst_top_6/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I2->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart63 (counterOutPut_inst/Mmux_countPart62)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.901ns (1.158ns logic, 2.743ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_6/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.888ns (Levels of Logic = 20)
  Source:            ro_inst_top_6/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_6/ro0_to_counter0 rising

  Data Path: ro_inst_top_6/RO_inst_counter0/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_6/RO_inst_counter0/countBuf_1 (ro_inst_top_6/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_6/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I2->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart63 (counterOutPut_inst/Mmux_countPart62)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.888ns (1.145ns logic, 2.743ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_22/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.784ns (Levels of Logic = 20)
  Source:            ro_inst_top_22/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_22/ro_to_counter rising

  Data Path: ro_inst_top_22/RO_inst_counter/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_22/RO_inst_counter/countBuf_0 (ro_inst_top_22/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I3->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart63 (counterOutPut_inst/Mmux_countPart62)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.784ns (1.158ns logic, 2.626ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_22/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.771ns (Levels of Logic = 20)
  Source:            ro_inst_top_22/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_22/ro0_to_counter0 rising

  Data Path: ro_inst_top_22/RO_inst_counter0/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_22/RO_inst_counter0/countBuf_1 (ro_inst_top_22/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_22/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I3->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart63 (counterOutPut_inst/Mmux_countPart62)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.771ns (1.145ns logic, 2.626ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_14/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.712ns (Levels of Logic = 20)
  Source:            ro_inst_top_14/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_14/ro_to_counter rising

  Data Path: ro_inst_top_14/RO_inst_counter/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_14/RO_inst_counter/countBuf_0 (ro_inst_top_14/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart63 (counterOutPut_inst/Mmux_countPart62)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.712ns (1.158ns logic, 2.554ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_14/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.699ns (Levels of Logic = 20)
  Source:            ro_inst_top_14/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_14/ro0_to_counter0 rising

  Data Path: ro_inst_top_14/RO_inst_counter0/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_14/RO_inst_counter0/countBuf_1 (ro_inst_top_14/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_14/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart63 (counterOutPut_inst/Mmux_countPart62)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.699ns (1.145ns logic, 2.554ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_10/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.817ns (Levels of Logic = 20)
  Source:            ro_inst_top_10/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_10/ro_to_counter rising

  Data Path: ro_inst_top_10/RO_inst_counter/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_10/RO_inst_counter/countBuf_0 (ro_inst_top_10/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.635  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I2->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart62 (counterOutPut_inst/Mmux_countPart61)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.817ns (1.158ns logic, 2.659ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_10/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.804ns (Levels of Logic = 20)
  Source:            ro_inst_top_10/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_10/ro0_to_counter0 rising

  Data Path: ro_inst_top_10/RO_inst_counter0/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_10/RO_inst_counter0/countBuf_1 (ro_inst_top_10/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.635  ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_10/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I2->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart62 (counterOutPut_inst/Mmux_countPart61)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.804ns (1.145ns logic, 2.659ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_26/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.784ns (Levels of Logic = 20)
  Source:            ro_inst_top_26/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_26/ro_to_counter rising

  Data Path: ro_inst_top_26/RO_inst_counter/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_26/RO_inst_counter/countBuf_0 (ro_inst_top_26/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart62 (counterOutPut_inst/Mmux_countPart61)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.784ns (1.158ns logic, 2.626ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_26/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.771ns (Levels of Logic = 20)
  Source:            ro_inst_top_26/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_26/ro0_to_counter0 rising

  Data Path: ro_inst_top_26/RO_inst_counter0/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_26/RO_inst_counter0/countBuf_1 (ro_inst_top_26/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_26/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart62 (counterOutPut_inst/Mmux_countPart61)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.771ns (1.145ns logic, 2.626ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_18/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.667ns (Levels of Logic = 20)
  Source:            ro_inst_top_18/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_18/ro_to_counter rising

  Data Path: ro_inst_top_18/RO_inst_counter/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_18/RO_inst_counter/countBuf_0 (ro_inst_top_18/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart62 (counterOutPut_inst/Mmux_countPart61)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.667ns (1.158ns logic, 2.509ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_18/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.654ns (Levels of Logic = 20)
  Source:            ro_inst_top_18/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_18/ro0_to_counter0 rising

  Data Path: ro_inst_top_18/RO_inst_counter0/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_18/RO_inst_counter0/countBuf_1 (ro_inst_top_18/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_18/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart62 (counterOutPut_inst/Mmux_countPart61)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.654ns (1.145ns logic, 2.509ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_2/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.595ns (Levels of Logic = 20)
  Source:            ro_inst_top_2/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_2/ro_to_counter rising

  Data Path: ro_inst_top_2/RO_inst_counter/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_2/RO_inst_counter/countBuf_0 (ro_inst_top_2/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart62 (counterOutPut_inst/Mmux_countPart61)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.595ns (1.158ns logic, 2.437ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_2/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.582ns (Levels of Logic = 20)
  Source:            ro_inst_top_2/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_2/ro0_to_counter0 rising

  Data Path: ro_inst_top_2/RO_inst_counter0/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_2/RO_inst_counter0/countBuf_1 (ro_inst_top_2/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_2/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart62 (counterOutPut_inst/Mmux_countPart61)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.582ns (1.145ns logic, 2.437ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_30/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.523ns (Levels of Logic = 20)
  Source:            ro_inst_top_30/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_30/ro_to_counter rising

  Data Path: ro_inst_top_30/RO_inst_counter/countBuf_0 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_30/RO_inst_counter/countBuf_0 (ro_inst_top_30/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.413  counterOutPut_inst/Mmux_countPart61 (counterOutPut_inst/Mmux_countPart6)
     LUT5:I4->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.523ns (1.158ns logic, 2.365ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_30/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.510ns (Levels of Logic = 20)
  Source:            ro_inst_top_30/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<2> (PAD)
  Source Clock:      ro_inst_top_30/ro0_to_counter0 rising

  Data Path: ro_inst_top_30/RO_inst_counter0/countBuf_1 to sysout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_30/RO_inst_counter0/countBuf_1 (ro_inst_top_30/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_30/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.413  counterOutPut_inst/Mmux_countPart61 (counterOutPut_inst/Mmux_countPart6)
     LUT5:I4->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart64 (sysout_2_OBUF)
     OBUF:I->O                 0.000          sysout_2_OBUF (sysout<2>)
    ----------------------------------------
    Total                      3.510ns (1.145ns logic, 2.365ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_5/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.901ns (Levels of Logic = 20)
  Source:            ro_inst_top_5/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_5/ro_to_counter rising

  Data Path: ro_inst_top_5/RO_inst_counter/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_5/RO_inst_counter/countBuf_0 (ro_inst_top_5/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I2->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart43 (counterOutPut_inst/Mmux_countPart42)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.901ns (1.158ns logic, 2.743ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_5/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.888ns (Levels of Logic = 20)
  Source:            ro_inst_top_5/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_5/ro0_to_counter0 rising

  Data Path: ro_inst_top_5/RO_inst_counter0/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_5/RO_inst_counter0/countBuf_1 (ro_inst_top_5/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_5/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I2->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart43 (counterOutPut_inst/Mmux_countPart42)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.888ns (1.145ns logic, 2.743ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_21/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.784ns (Levels of Logic = 20)
  Source:            ro_inst_top_21/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_21/ro_to_counter rising

  Data Path: ro_inst_top_21/RO_inst_counter/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_21/RO_inst_counter/countBuf_0 (ro_inst_top_21/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I3->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart43 (counterOutPut_inst/Mmux_countPart42)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.784ns (1.158ns logic, 2.626ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_21/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.771ns (Levels of Logic = 20)
  Source:            ro_inst_top_21/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_21/ro0_to_counter0 rising

  Data Path: ro_inst_top_21/RO_inst_counter0/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_21/RO_inst_counter0/countBuf_1 (ro_inst_top_21/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_21/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I3->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart43 (counterOutPut_inst/Mmux_countPart42)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.771ns (1.145ns logic, 2.626ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_13/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.712ns (Levels of Logic = 20)
  Source:            ro_inst_top_13/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_13/ro_to_counter rising

  Data Path: ro_inst_top_13/RO_inst_counter/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_13/RO_inst_counter/countBuf_0 (ro_inst_top_13/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart43 (counterOutPut_inst/Mmux_countPart42)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.712ns (1.158ns logic, 2.554ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_13/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.699ns (Levels of Logic = 20)
  Source:            ro_inst_top_13/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_13/ro0_to_counter0 rising

  Data Path: ro_inst_top_13/RO_inst_counter0/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_13/RO_inst_counter0/countBuf_1 (ro_inst_top_13/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_13/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart43 (counterOutPut_inst/Mmux_countPart42)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.699ns (1.145ns logic, 2.554ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_9/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.817ns (Levels of Logic = 20)
  Source:            ro_inst_top_9/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_9/ro_to_counter rising

  Data Path: ro_inst_top_9/RO_inst_counter/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_9/RO_inst_counter/countBuf_0 (ro_inst_top_9/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.635  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I2->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart42 (counterOutPut_inst/Mmux_countPart41)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.817ns (1.158ns logic, 2.659ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_9/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.804ns (Levels of Logic = 20)
  Source:            ro_inst_top_9/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_9/ro0_to_counter0 rising

  Data Path: ro_inst_top_9/RO_inst_counter0/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_9/RO_inst_counter0/countBuf_1 (ro_inst_top_9/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.635  ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_9/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I2->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart42 (counterOutPut_inst/Mmux_countPart41)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.804ns (1.145ns logic, 2.659ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_25/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.784ns (Levels of Logic = 20)
  Source:            ro_inst_top_25/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_25/ro_to_counter rising

  Data Path: ro_inst_top_25/RO_inst_counter/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_25/RO_inst_counter/countBuf_0 (ro_inst_top_25/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart42 (counterOutPut_inst/Mmux_countPart41)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.784ns (1.158ns logic, 2.626ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_25/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.771ns (Levels of Logic = 20)
  Source:            ro_inst_top_25/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_25/ro0_to_counter0 rising

  Data Path: ro_inst_top_25/RO_inst_counter0/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_25/RO_inst_counter0/countBuf_1 (ro_inst_top_25/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_25/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart42 (counterOutPut_inst/Mmux_countPart41)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.771ns (1.145ns logic, 2.626ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_17/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.667ns (Levels of Logic = 20)
  Source:            ro_inst_top_17/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_17/ro_to_counter rising

  Data Path: ro_inst_top_17/RO_inst_counter/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_17/RO_inst_counter/countBuf_0 (ro_inst_top_17/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart42 (counterOutPut_inst/Mmux_countPart41)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.667ns (1.158ns logic, 2.509ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_17/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.654ns (Levels of Logic = 20)
  Source:            ro_inst_top_17/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_17/ro0_to_counter0 rising

  Data Path: ro_inst_top_17/RO_inst_counter0/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_17/RO_inst_counter0/countBuf_1 (ro_inst_top_17/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_17/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart42 (counterOutPut_inst/Mmux_countPart41)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.654ns (1.145ns logic, 2.509ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_1/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.595ns (Levels of Logic = 20)
  Source:            ro_inst_top_1/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_1/ro_to_counter rising

  Data Path: ro_inst_top_1/RO_inst_counter/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_1/RO_inst_counter/countBuf_0 (ro_inst_top_1/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart42 (counterOutPut_inst/Mmux_countPart41)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.595ns (1.158ns logic, 2.437ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_1/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.582ns (Levels of Logic = 20)
  Source:            ro_inst_top_1/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_1/ro0_to_counter0 rising

  Data Path: ro_inst_top_1/RO_inst_counter0/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_1/RO_inst_counter0/countBuf_1 (ro_inst_top_1/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_1/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart42 (counterOutPut_inst/Mmux_countPart41)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.582ns (1.145ns logic, 2.437ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_29/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.523ns (Levels of Logic = 20)
  Source:            ro_inst_top_29/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_29/ro_to_counter rising

  Data Path: ro_inst_top_29/RO_inst_counter/countBuf_0 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_29/RO_inst_counter/countBuf_0 (ro_inst_top_29/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.413  counterOutPut_inst/Mmux_countPart41 (counterOutPut_inst/Mmux_countPart4)
     LUT5:I4->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.523ns (1.158ns logic, 2.365ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_29/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.510ns (Levels of Logic = 20)
  Source:            ro_inst_top_29/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<1> (PAD)
  Source Clock:      ro_inst_top_29/ro0_to_counter0 rising

  Data Path: ro_inst_top_29/RO_inst_counter0/countBuf_1 to sysout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_29/RO_inst_counter0/countBuf_1 (ro_inst_top_29/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_29/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.413  counterOutPut_inst/Mmux_countPart41 (counterOutPut_inst/Mmux_countPart4)
     LUT5:I4->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart44 (sysout_1_OBUF)
     OBUF:I->O                 0.000          sysout_1_OBUF (sysout<1>)
    ----------------------------------------
    Total                      3.510ns (1.145ns logic, 2.365ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_4/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.901ns (Levels of Logic = 20)
  Source:            ro_inst_top_4/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_4/ro_to_counter rising

  Data Path: ro_inst_top_4/RO_inst_counter/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_4/RO_inst_counter/countBuf_0 (ro_inst_top_4/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I2->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart23 (counterOutPut_inst/Mmux_countPart22)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.901ns (1.158ns logic, 2.743ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_4/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.888ns (Levels of Logic = 20)
  Source:            ro_inst_top_4/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_4/ro0_to_counter0 rising

  Data Path: ro_inst_top_4/RO_inst_counter0/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_4/RO_inst_counter0/countBuf_1 (ro_inst_top_4/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_4/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I2->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart23 (counterOutPut_inst/Mmux_countPart22)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.888ns (1.145ns logic, 2.743ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_20/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.784ns (Levels of Logic = 20)
  Source:            ro_inst_top_20/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_20/ro_to_counter rising

  Data Path: ro_inst_top_20/RO_inst_counter/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_20/RO_inst_counter/countBuf_0 (ro_inst_top_20/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I3->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart23 (counterOutPut_inst/Mmux_countPart22)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.784ns (1.158ns logic, 2.626ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_20/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.771ns (Levels of Logic = 20)
  Source:            ro_inst_top_20/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_20/ro0_to_counter0 rising

  Data Path: ro_inst_top_20/RO_inst_counter0/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_20/RO_inst_counter0/countBuf_1 (ro_inst_top_20/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_20/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I3->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart23 (counterOutPut_inst/Mmux_countPart22)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.771ns (1.145ns logic, 2.626ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_12/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.712ns (Levels of Logic = 20)
  Source:            ro_inst_top_12/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_12/ro_to_counter rising

  Data Path: ro_inst_top_12/RO_inst_counter/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_12/RO_inst_counter/countBuf_0 (ro_inst_top_12/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart23 (counterOutPut_inst/Mmux_countPart22)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.712ns (1.158ns logic, 2.554ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_12/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.699ns (Levels of Logic = 20)
  Source:            ro_inst_top_12/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_12/ro0_to_counter0 rising

  Data Path: ro_inst_top_12/RO_inst_counter0/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_12/RO_inst_counter0/countBuf_1 (ro_inst_top_12/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_12/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.602  counterOutPut_inst/Mmux_countPart23 (counterOutPut_inst/Mmux_countPart22)
     LUT5:I2->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.699ns (1.145ns logic, 2.554ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_8/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.817ns (Levels of Logic = 20)
  Source:            ro_inst_top_8/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_8/ro_to_counter rising

  Data Path: ro_inst_top_8/RO_inst_counter/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_8/RO_inst_counter/countBuf_0 (ro_inst_top_8/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.635  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I2->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart22 (counterOutPut_inst/Mmux_countPart21)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.817ns (1.158ns logic, 2.659ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_8/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.804ns (Levels of Logic = 20)
  Source:            ro_inst_top_8/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_8/ro0_to_counter0 rising

  Data Path: ro_inst_top_8/RO_inst_counter0/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_8/RO_inst_counter0/countBuf_1 (ro_inst_top_8/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.635  ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_8/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I2->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart22 (counterOutPut_inst/Mmux_countPart21)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.804ns (1.145ns logic, 2.659ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_24/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.784ns (Levels of Logic = 20)
  Source:            ro_inst_top_24/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_24/ro_to_counter rising

  Data Path: ro_inst_top_24/RO_inst_counter/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_24/RO_inst_counter/countBuf_0 (ro_inst_top_24/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart22 (counterOutPut_inst/Mmux_countPart21)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.784ns (1.158ns logic, 2.626ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_24/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.771ns (Levels of Logic = 20)
  Source:            ro_inst_top_24/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_24/ro0_to_counter0 rising

  Data Path: ro_inst_top_24/RO_inst_counter0/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_24/RO_inst_counter0/countBuf_1 (ro_inst_top_24/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.602  ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_24/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I3->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart22 (counterOutPut_inst/Mmux_countPart21)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.771ns (1.145ns logic, 2.626ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_16/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.667ns (Levels of Logic = 20)
  Source:            ro_inst_top_16/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_16/ro_to_counter rising

  Data Path: ro_inst_top_16/RO_inst_counter/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_16/RO_inst_counter/countBuf_0 (ro_inst_top_16/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart22 (counterOutPut_inst/Mmux_countPart21)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.667ns (1.158ns logic, 2.509ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_16/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.654ns (Levels of Logic = 20)
  Source:            ro_inst_top_16/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_16/ro0_to_counter0 rising

  Data Path: ro_inst_top_16/RO_inst_counter0/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_16/RO_inst_counter0/countBuf_1 (ro_inst_top_16/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.485  ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_16/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I4->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart22 (counterOutPut_inst/Mmux_countPart21)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.654ns (1.145ns logic, 2.509ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.595ns (Levels of Logic = 20)
  Source:            ro_inst_top/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top/ro_to_counter rising

  Data Path: ro_inst_top/RO_inst_counter/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top/RO_inst_counter/countBuf_0 (ro_inst_top/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart22 (counterOutPut_inst/Mmux_countPart21)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.595ns (1.158ns logic, 2.437ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.582ns (Levels of Logic = 20)
  Source:            ro_inst_top/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top/ro0_to_counter0 rising

  Data Path: ro_inst_top/RO_inst_counter0/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top/RO_inst_counter0/countBuf_1 (ro_inst_top/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT6:I5->O            1   0.053   0.485  counterOutPut_inst/Mmux_countPart22 (counterOutPut_inst/Mmux_countPart21)
     LUT5:I3->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.582ns (1.145ns logic, 2.437ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_28/ro_to_counter'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.523ns (Levels of Logic = 20)
  Source:            ro_inst_top_28/RO_inst_counter/countBuf_0 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_28/ro_to_counter rising

  Data Path: ro_inst_top_28/RO_inst_counter/countBuf_0 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_28/RO_inst_counter/countBuf_0 (ro_inst_top_28/RO_inst_counter/countBuf_0)
     LUT4:I0->O            1   0.053   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_lut<0> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.413  counterOutPut_inst/Mmux_countPart21 (counterOutPut_inst/Mmux_countPart2)
     LUT5:I4->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.523ns (1.158ns logic, 2.365ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro_inst_top_28/ro0_to_counter0'
  Total number of paths / destination ports: 62 / 1
-------------------------------------------------------------------------
Offset:              3.510ns (Levels of Logic = 20)
  Source:            ro_inst_top_28/RO_inst_counter0/countBuf_1 (FF)
  Destination:       sysout<0> (PAD)
  Source Clock:      ro_inst_top_28/ro0_to_counter0 rising

  Data Path: ro_inst_top_28/RO_inst_counter0/countBuf_1 to sysout<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  ro_inst_top_28/RO_inst_counter0/countBuf_1 (ro_inst_top_28/RO_inst_counter0/countBuf_1)
     LUT4:I0->O            0   0.053   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_lutdi (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_lutdi)
     MUXCY:DI->O           1   0.278   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<0> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<1> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<2> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<3> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<4> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<5> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<6> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<7> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<8> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<9> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<10> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<11> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<12> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<13> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<13>)
     MUXCY:CI->O           1   0.178   0.485  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<14> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<14>)
     LUT5:I3->O            1   0.053   0.413  ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<15> (ro_inst_top_28/RO_inst_compare/Mcompar_countPart_cy<15>)
     LUT5:I4->O            1   0.053   0.413  counterOutPut_inst/Mmux_countPart21 (counterOutPut_inst/Mmux_countPart2)
     LUT5:I4->O            1   0.053   0.399  counterOutPut_inst/Mmux_countPart24 (sysout_0_OBUF)
     OBUF:I->O                 0.000          sysout_0_OBUF (sysout<0>)
    ----------------------------------------
    Total                      3.510ns (1.145ns logic, 2.365ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_inst/clkout0'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            roDriver_inst/diverOutBuf (FF)
  Destination:       ro_inst_top/RO_inst0/roModule_inst:HM_ena (PAD)
  Source Clock:      clock_inst/clkout0 rising

  Data Path: roDriver_inst/diverOutBuf to ro_inst_top/RO_inst0/roModule_inst:HM_ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.282   0.000  roDriver_inst/diverOutBuf (roDriver_inst/diverOutBuf)
    HM_ro:HM_ena               0.000          ro_inst_top/RO_inst0/roModule_inst
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 170 / 133
-------------------------------------------------------------------------
Delay:               2.165ns (Levels of Logic = 5)
  Source:            sysSel<1> (PAD)
  Destination:       sysout<3> (PAD)

  Data Path: sysSel<1> to sysout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.000   0.805  sysSel_1_IBUF (sysSel_1_IBUF)
     LUT6:I0->O            2   0.053   0.641  counterOutPut_inst/Mmux_countPart82 (counterOutPut_inst/Mmux_countPart81)
     LUT6:I2->O            1   0.053   0.000  counterOutPut_inst/Mmux_countPart84_F (N66)
     MUXF7:I0->O           1   0.214   0.399  counterOutPut_inst/Mmux_countPart84 (sysout_3_OBUF)
     OBUF:I->O                 0.000          sysout_3_OBUF (sysout<3>)
    ----------------------------------------
    Total                      2.165ns (0.320ns logic, 1.845ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_inst/clkout0
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clock_inst/clkout0|    2.215|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top/ro0_to_counter0
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top/ro0_to_counter0|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top/ro_to_counter
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clock_inst/clkout0       |    1.204|         |         |         |
ro_inst_top/ro_to_counter|    2.502|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_1/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_1/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_1/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_1/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_10/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_10/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_10/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_10/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_11/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_11/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_11/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_11/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_12/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_12/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_12/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_12/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_13/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_13/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_13/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_13/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_14/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_14/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_14/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_14/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_15/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_15/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_15/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_15/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_16/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_16/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_16/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_16/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_17/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_17/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_17/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_17/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_18/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_18/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_18/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_18/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_19/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_19/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_19/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_19/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_2/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_2/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_2/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_2/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_20/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_20/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_20/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_20/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_21/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_21/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_21/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_21/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_22/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_22/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_22/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_22/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_23/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_23/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_23/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_23/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_24/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_24/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_24/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_24/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_25/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_25/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_25/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_25/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_26/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_26/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_26/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_26/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_27/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_27/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_27/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_27/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_28/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_28/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_28/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_28/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_29/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_29/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_29/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_29/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_3/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_3/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_3/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_3/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_30/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_30/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_30/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_30/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_31/ro0_to_counter0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clock_inst/clkout0            |    1.204|         |         |         |
ro_inst_top_31/ro0_to_counter0|    2.502|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_31/ro_to_counter
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_inst/clkout0          |    1.204|         |         |         |
ro_inst_top_31/ro_to_counter|    2.502|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_4/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_4/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_4/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_4/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_5/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_5/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_5/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_5/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_6/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_6/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_6/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_6/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_7/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_7/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_7/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_7/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_8/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_8/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_8/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_8/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_9/ro0_to_counter0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clock_inst/clkout0           |    1.204|         |         |         |
ro_inst_top_9/ro0_to_counter0|    2.502|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ro_inst_top_9/ro_to_counter
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_inst/clkout0         |    1.204|         |         |         |
ro_inst_top_9/ro_to_counter|    2.502|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.81 secs
 
--> 

Total memory usage is 483016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    3 (   0 filtered)

