<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p790" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_790{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_790{left:633px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3_790{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_790{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_790{left:96px;bottom:1038px;}
#t6_790{left:124px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.18px;}
#t7_790{left:250px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.14px;}
#t8_790{left:124px;bottom:1017px;letter-spacing:0.14px;word-spacing:1.91px;}
#t9_790{left:124px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_790{left:96px;bottom:968px;}
#tb_790{left:124px;bottom:968px;letter-spacing:0.17px;}
#tc_790{left:175px;bottom:968px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_790{left:96px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.43px;}
#te_790{left:96px;bottom:911px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_790{left:96px;bottom:890px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_790{left:96px;bottom:855px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_790{left:96px;bottom:834px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_790{left:96px;bottom:803px;}
#tj_790{left:124px;bottom:803px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_790{left:96px;bottom:775px;}
#tl_790{left:124px;bottom:775px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tm_790{left:96px;bottom:748px;}
#tn_790{left:124px;bottom:748px;letter-spacing:0.13px;word-spacing:-0.82px;}
#to_790{left:124px;bottom:727px;letter-spacing:0.13px;word-spacing:-0.89px;}
#tp_790{left:124px;bottom:705px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_790{left:96px;bottom:678px;}
#tr_790{left:124px;bottom:678px;letter-spacing:0.12px;word-spacing:0.02px;}
#ts_790{left:124px;bottom:656px;letter-spacing:0.13px;word-spacing:0.99px;}
#tt_790{left:124px;bottom:635px;letter-spacing:0.12px;word-spacing:0.94px;}
#tu_790{left:124px;bottom:614px;letter-spacing:0.13px;word-spacing:1.99px;}
#tv_790{left:124px;bottom:592px;letter-spacing:-0.02px;}
#tw_790{left:96px;bottom:565px;}
#tx_790{left:124px;bottom:565px;letter-spacing:0.13px;word-spacing:-0.34px;}
#ty_790{left:124px;bottom:543px;letter-spacing:0.11px;word-spacing:0.16px;}
#tz_790{left:124px;bottom:522px;letter-spacing:0.12px;word-spacing:-0.24px;}
#t10_790{left:124px;bottom:500px;letter-spacing:-0.02px;}
#t11_790{left:96px;bottom:461px;letter-spacing:0.12px;}
#t12_790{left:157px;bottom:461px;letter-spacing:0.15px;}
#t13_790{left:96px;bottom:426px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t14_790{left:96px;bottom:404px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t15_790{left:96px;bottom:383px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t16_790{left:96px;bottom:361px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t17_790{left:443px;bottom:361px;letter-spacing:0.17px;}
#t18_790{left:474px;bottom:361px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t19_790{left:96px;bottom:340px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1a_790{left:96px;bottom:319px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_790{left:96px;bottom:283px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t1c_790{left:425px;bottom:283px;letter-spacing:0.08px;word-spacing:-0.4px;}
#t1d_790{left:671px;bottom:283px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1e_790{left:96px;bottom:262px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1f_790{left:96px;bottom:241px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1g_790{left:96px;bottom:219px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t1h_790{left:96px;bottom:198px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1i_790{left:96px;bottom:176px;letter-spacing:-0.07px;}
#t1j_790{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_790{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_790{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_790{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_790{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_790{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_790{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_790{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts790" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg790Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg790" style="-webkit-user-select: none;"><object width="935" height="1210" data="790/790.svg" type="image/svg+xml" id="pdf790" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_790" class="t s1_790">335 </span><span id="t2_790" class="t s2_790">System-Management Mode </span>
<span id="t3_790" class="t s1_790">AMD64 Technology </span><span id="t4_790" class="t s1_790">24593—Rev. 3.41—June 2023 </span>
<span id="t5_790" class="t s3_790">• </span><span id="t6_790" class="t s4_790">Debug Interrupts</span><span id="t7_790" class="t s5_790">—The processor disables the debug interrupts when SMM is entered by clearing </span>
<span id="t8_790" class="t s5_790">DR7 to 0 and clearing RFLAGS.TF to 0. The SMM handler can re-enable the debug facilities </span>
<span id="t9_790" class="t s5_790">while in SMM, but it must follow the guidelines listed below for handling interrupts. </span>
<span id="ta_790" class="t s3_790">• </span><span id="tb_790" class="t s4_790">INIT—</span><span id="tc_790" class="t s5_790">The processor does not recognize INIT while in SMM. </span>
<span id="td_790" class="t s5_790">Because the RFLAGS.IF bit is cleared when entering SMM, the HLT instruction should not be </span>
<span id="te_790" class="t s5_790">executed in SMM without first setting the RFLAGS.IF bit to 1. Setting this bit to 1 allows the </span>
<span id="tf_790" class="t s5_790">processor to exit the halt state by using an external maskable interrupt. </span>
<span id="tg_790" class="t s5_790">In the cases where an SMM handler must accept and handle interrupts and exceptions, several </span>
<span id="th_790" class="t s5_790">guidelines must be followed: </span>
<span id="ti_790" class="t s3_790">• </span><span id="tj_790" class="t s5_790">Interrupt handlers must be loaded and accessible before enabling interrupts. </span>
<span id="tk_790" class="t s3_790">• </span><span id="tl_790" class="t s5_790">A real-mode interrupt vector table located at virtual (linear) address 0 is required. </span>
<span id="tm_790" class="t s3_790">• </span><span id="tn_790" class="t s5_790">Segments accessed by the interrupt handler cannot have a base address greater than 20 bits because </span>
<span id="to_790" class="t s5_790">of the real-mode addressing used in SMM. In SMM, the 16-bit value stored in the segment-selector </span>
<span id="tp_790" class="t s5_790">register is left-shifted four bits to form the 20-bit segment-base address, like real mode. </span>
<span id="tq_790" class="t s3_790">• </span><span id="tr_790" class="t s5_790">Only the IP (rIP[15:0]) is pushed onto the stack as a result of an interrupt in SMM, because of the </span>
<span id="ts_790" class="t s5_790">real-mode addressing used in SMM. If the SMM handler is interrupted at a code-segment offset </span>
<span id="tt_790" class="t s5_790">above 64 Kbytes, then the return address on the stack must be adjusted by the interrupt-handler, </span>
<span id="tu_790" class="t s5_790">and a RET instruction with a 32-bit operand-size override must be used to return to the SMM </span>
<span id="tv_790" class="t s5_790">handler. </span>
<span id="tw_790" class="t s3_790">• </span><span id="tx_790" class="t s5_790">If the interrupt-handler is located below 1 Mbyte, and the SMM handler is located above 1 Mbyte, </span>
<span id="ty_790" class="t s5_790">a RET instruction cannot be used to return to the SMM handler. In this case, the interrupt handler </span>
<span id="tz_790" class="t s5_790">can adjust the return pointer on the stack, and use a far CALL to transfer control back to the SMM </span>
<span id="t10_790" class="t s5_790">handler. </span>
<span id="t11_790" class="t s6_790">10.3.4 </span><span id="t12_790" class="t s6_790">Invalidating the Caches </span>
<span id="t13_790" class="t s5_790">The processor can cache SMRAM-memory locations. If the system implements physically separate </span>
<span id="t14_790" class="t s5_790">SMRAM and system memory, it is possible for SMRAM and system memory locations to alias into </span>
<span id="t15_790" class="t s5_790">identical cache locations. In some processor implementations, the cache contents must be written to </span>
<span id="t16_790" class="t s5_790">memory and invalidated when SMM is entered </span><span id="t17_790" class="t s4_790">and </span><span id="t18_790" class="t s5_790">exited. This prevents the processor from using </span>
<span id="t19_790" class="t s5_790">previously-cached main-memory locations as aliases for SMRAM-memory locations when SMM is </span>
<span id="t1a_790" class="t s5_790">entered, and vice-versa when SMM is exited. </span>
<span id="t1b_790" class="t s5_790">Implementations of the AMD64 architecture </span><span id="t1c_790" class="t s4_790">do not require cache invalidation </span><span id="t1d_790" class="t s5_790">when entering and </span>
<span id="t1e_790" class="t s5_790">exiting SMM. Internally, the processor keeps track of SMRAM and system-memory accesses </span>
<span id="t1f_790" class="t s5_790">separately and properly handles situations where aliasing occurs. Cached system memory and </span>
<span id="t1g_790" class="t s5_790">SMRAM locations can persist across SMM mode changes. Removal of the requirement to writeback </span>
<span id="t1h_790" class="t s5_790">and invalidate the cache simplifies SMM entry and exit and allows SMM code to execute more </span>
<span id="t1i_790" class="t s5_790">rapidly. </span>
<span id="t1j_790" class="t s7_790">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
