<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element avs_hram_mainconv_TEST
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clkctrl
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10CL006YE144A7G" />
 <parameter name="deviceFamily" value="Cyclone 10 LP" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="avalon_slave"
   internal="avs_hram_mainconv_TEST.avalon_slave"
   type="avalon"
   dir="end" />
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface
   name="hbus_clock"
   internal="clkctrl.altclkctrl_output"
   type="conduit"
   dir="end" />
 <interface
   name="hyperbus"
   internal="avs_hram_mainconv_TEST.hyperbus_reduced_TEST"
   type="conduit"
   dir="end" />
 <interface name="reset_n" internal="clk.clk_in_reset" type="reset" dir="end" />
 <module
   name="avs_hram_mainconv_TEST"
   kind="avs_hram_mainconv"
   version="1.0"
   enabled="1">
  <parameter name="drive_strength" value="0" />
 </module>
 <module name="clk" kind="clock_source" version="22.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="clkctrl" kind="clkctrl" version="1.0" enabled="1">
  <parameter name="AUTO_DEVICE" value="10CL006YE144A7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID">$${FILENAME}_clkctrl</parameter>
 </module>
 <connection
   kind="clock"
   version="22.1"
   start="clk.clk"
   end="avs_hram_mainconv_TEST.clock" />
 <connection
   kind="conduit"
   version="22.1"
   start="avs_hram_mainconv_TEST.clkctrl_master"
   end="clkctrl.altclkctrl_input">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="22.1"
   start="clk.clk_reset"
   end="avs_hram_mainconv_TEST.reset_n" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
