
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0



IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (4 0)  (412 528)  (412 528)  routing T_8_33.span12_vert_0 <X> T_8_33.lc_trk_g0_0
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (4 1)  (412 529)  (412 529)  routing T_8_33.span12_vert_0 <X> T_8_33.lc_trk_g0_0
 (5 1)  (413 529)  (413 529)  routing T_8_33.span12_vert_0 <X> T_8_33.lc_trk_g0_0
 (7 1)  (415 529)  (415 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (400 537)  (400 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0



IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (6 6)  (1054 535)  (1054 535)  routing T_20_33.span12_vert_15 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1054 540)  (1054 540)  routing T_20_33.span12_vert_21 <X> T_20_33.lc_trk_g1_5
 (7 12)  (1055 540)  (1055 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
 (8 13)  (1056 541)  (1056 541)  routing T_20_33.span12_vert_21 <X> T_20_33.lc_trk_g1_5
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (13 1)  (1341 529)  (1341 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (14 1)  (1342 529)  (1342 529)  routing T_25_33.span4_vert_1 <X> T_25_33.span4_horz_r_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (5 2)  (1365 531)  (1365 531)  routing T_26_33.span4_vert_27 <X> T_26_33.lc_trk_g0_3
 (6 2)  (1366 531)  (1366 531)  routing T_26_33.span4_vert_27 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (1368 530)  (1368 530)  routing T_26_33.span4_vert_27 <X> T_26_33.lc_trk_g0_3
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_42 <X> T_27_33.lc_trk_g0_2
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span4_vert_42 <X> T_27_33.lc_trk_g0_2
 (5 3)  (1419 530)  (1419 530)  routing T_27_33.span4_vert_42 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_42 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (4 4)  (1472 532)  (1472 532)  routing T_28_33.span4_horz_r_12 <X> T_28_33.lc_trk_g0_4
 (5 5)  (1473 533)  (1473 533)  routing T_28_33.span4_horz_r_12 <X> T_28_33.lc_trk_g0_4
 (7 5)  (1475 533)  (1475 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 9)  (1460 537)  (1460 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g0_4 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1472 541)  (1472 541)  routing T_28_33.span12_vert_20 <X> T_28_33.lc_trk_g1_4
 (6 13)  (1474 541)  (1474 541)  routing T_28_33.span12_vert_20 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_21_32

 (3 12)  (1093 524)  (1093 524)  routing T_21_32.sp12_v_b_1 <X> T_21_32.sp12_h_r_1
 (3 13)  (1093 525)  (1093 525)  routing T_21_32.sp12_v_b_1 <X> T_21_32.sp12_h_r_1


LogicTile_24_32

 (19 14)  (1271 526)  (1271 526)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_27_32

 (10 11)  (1412 523)  (1412 523)  routing T_27_32.sp4_h_l_39 <X> T_27_32.sp4_v_t_42


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_20_31

 (3 14)  (1039 510)  (1039 510)  routing T_20_31.sp12_v_b_1 <X> T_20_31.sp12_v_t_22


LogicTile_21_31

 (3 4)  (1093 500)  (1093 500)  routing T_21_31.sp12_v_b_0 <X> T_21_31.sp12_h_r_0
 (3 5)  (1093 501)  (1093 501)  routing T_21_31.sp12_v_b_0 <X> T_21_31.sp12_h_r_0


LogicTile_23_31

 (19 15)  (1217 511)  (1217 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_31

 (5 7)  (1353 503)  (1353 503)  routing T_26_31.sp4_h_l_38 <X> T_26_31.sp4_v_t_38


LogicTile_28_31

 (3 6)  (1459 502)  (1459 502)  routing T_28_31.sp12_v_b_0 <X> T_28_31.sp12_v_t_23


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 483)  (17 483)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_1_30

 (12 8)  (30 488)  (30 488)  routing T_1_30.sp4_h_l_40 <X> T_1_30.sp4_h_r_8
 (13 9)  (31 489)  (31 489)  routing T_1_30.sp4_h_l_40 <X> T_1_30.sp4_h_r_8


LogicTile_5_30

 (11 0)  (245 480)  (245 480)  routing T_5_30.sp4_h_l_45 <X> T_5_30.sp4_v_b_2
 (13 0)  (247 480)  (247 480)  routing T_5_30.sp4_h_l_45 <X> T_5_30.sp4_v_b_2
 (12 1)  (246 481)  (246 481)  routing T_5_30.sp4_h_l_45 <X> T_5_30.sp4_v_b_2


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



RAM_Tile_25_29

 (9 3)  (1315 467)  (1315 467)  routing T_25_29.sp4_v_b_1 <X> T_25_29.sp4_v_t_36


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (19 15)  (91 463)  (91 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_28

 (4 12)  (238 460)  (238 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (6 12)  (240 460)  (240 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (5 13)  (239 461)  (239 461)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0


LogicTile_20_28

 (3 6)  (1039 454)  (1039 454)  routing T_20_28.sp12_v_b_0 <X> T_20_28.sp12_v_t_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (2 1)  (15 433)  (15 433)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 440)  (16 440)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (8 5)  (80 437)  (80 437)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_4
 (9 5)  (81 437)  (81 437)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_4
 (13 8)  (85 440)  (85 440)  routing T_2_27.sp4_h_l_45 <X> T_2_27.sp4_v_b_8
 (12 9)  (84 441)  (84 441)  routing T_2_27.sp4_h_l_45 <X> T_2_27.sp4_v_b_8


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_5_26

 (9 13)  (243 429)  (243 429)  routing T_5_26.sp4_v_t_39 <X> T_5_26.sp4_v_b_10
 (10 13)  (244 429)  (244 429)  routing T_5_26.sp4_v_t_39 <X> T_5_26.sp4_v_b_10


LogicTile_6_26

 (19 10)  (307 426)  (307 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (17 403)  (17 403)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (12 8)  (30 408)  (30 408)  routing T_1_25.sp4_h_l_40 <X> T_1_25.sp4_h_r_8
 (13 9)  (31 409)  (31 409)  routing T_1_25.sp4_h_l_40 <X> T_1_25.sp4_h_r_8


LogicTile_2_25

 (2 8)  (74 408)  (74 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_3_25



LogicTile_4_25

 (2 8)  (182 408)  (182 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_5_25

 (11 0)  (245 400)  (245 400)  routing T_5_25.sp4_h_l_45 <X> T_5_25.sp4_v_b_2
 (13 0)  (247 400)  (247 400)  routing T_5_25.sp4_h_l_45 <X> T_5_25.sp4_v_b_2
 (12 1)  (246 401)  (246 401)  routing T_5_25.sp4_h_l_45 <X> T_5_25.sp4_v_b_2
 (4 4)  (238 404)  (238 404)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_3
 (6 4)  (240 404)  (240 404)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_3
 (5 5)  (239 405)  (239 405)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_3
 (4 12)  (238 412)  (238 412)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_9
 (5 13)  (239 413)  (239 413)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_9


LogicTile_6_25

 (19 2)  (307 402)  (307 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_7_25

 (4 12)  (346 412)  (346 412)  routing T_7_25.sp4_h_l_44 <X> T_7_25.sp4_v_b_9
 (5 13)  (347 413)  (347 413)  routing T_7_25.sp4_h_l_44 <X> T_7_25.sp4_v_b_9


RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (9 3)  (1315 403)  (1315 403)  routing T_25_25.sp4_v_b_1 <X> T_25_25.sp4_v_t_36


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (4 12)  (238 396)  (238 396)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_9


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (19 10)  (415 394)  (415 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_2_23

 (12 8)  (84 376)  (84 376)  routing T_2_23.sp4_v_t_45 <X> T_2_23.sp4_h_r_8
 (4 13)  (76 381)  (76 381)  routing T_2_23.sp4_v_t_41 <X> T_2_23.sp4_h_r_9


LogicTile_5_23

 (15 3)  (249 371)  (249 371)  routing T_5_23.sp4_v_t_9 <X> T_5_23.lc_trk_g0_4
 (16 3)  (250 371)  (250 371)  routing T_5_23.sp4_v_t_9 <X> T_5_23.lc_trk_g0_4
 (17 3)  (251 371)  (251 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 4)  (265 372)  (265 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 372)  (267 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 372)  (268 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 372)  (274 372)  LC_2 Logic Functioning bit
 (42 4)  (276 372)  (276 372)  LC_2 Logic Functioning bit
 (26 5)  (260 373)  (260 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 373)  (261 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 373)  (262 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (41 5)  (275 373)  (275 373)  LC_2 Logic Functioning bit
 (43 5)  (277 373)  (277 373)  LC_2 Logic Functioning bit
 (26 6)  (260 374)  (260 374)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 374)  (261 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 374)  (262 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 374)  (264 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 374)  (265 374)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 374)  (267 374)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 374)  (271 374)  LC_3 Logic Functioning bit
 (50 6)  (284 374)  (284 374)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (285 374)  (285 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (260 375)  (260 375)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 375)  (262 375)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 375)  (264 375)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 375)  (265 375)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (259 378)  (259 378)  routing T_5_23.wire_logic_cluster/lc_6/out <X> T_5_23.lc_trk_g2_6
 (21 11)  (255 379)  (255 379)  routing T_5_23.sp4_r_v_b_39 <X> T_5_23.lc_trk_g2_7
 (22 11)  (256 379)  (256 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (255 380)  (255 380)  routing T_5_23.sp4_v_t_14 <X> T_5_23.lc_trk_g3_3
 (22 12)  (256 380)  (256 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (257 380)  (257 380)  routing T_5_23.sp4_v_t_14 <X> T_5_23.lc_trk_g3_3
 (25 12)  (259 380)  (259 380)  routing T_5_23.sp4_v_b_26 <X> T_5_23.lc_trk_g3_2
 (26 12)  (260 380)  (260 380)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 380)  (261 380)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 380)  (262 380)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 380)  (267 380)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 380)  (268 380)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 380)  (269 380)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.input_2_6
 (40 12)  (274 380)  (274 380)  LC_6 Logic Functioning bit
 (15 13)  (249 381)  (249 381)  routing T_5_23.sp4_v_t_29 <X> T_5_23.lc_trk_g3_0
 (16 13)  (250 381)  (250 381)  routing T_5_23.sp4_v_t_29 <X> T_5_23.lc_trk_g3_0
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (257 381)  (257 381)  routing T_5_23.sp4_v_b_26 <X> T_5_23.lc_trk_g3_2
 (29 13)  (263 381)  (263 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 381)  (265 381)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 381)  (266 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (267 381)  (267 381)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.input_2_6
 (34 13)  (268 381)  (268 381)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.input_2_6
 (14 14)  (248 382)  (248 382)  routing T_5_23.sp4_h_r_44 <X> T_5_23.lc_trk_g3_4
 (15 14)  (249 382)  (249 382)  routing T_5_23.sp4_h_r_45 <X> T_5_23.lc_trk_g3_5
 (16 14)  (250 382)  (250 382)  routing T_5_23.sp4_h_r_45 <X> T_5_23.lc_trk_g3_5
 (17 14)  (251 382)  (251 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (252 382)  (252 382)  routing T_5_23.sp4_h_r_45 <X> T_5_23.lc_trk_g3_5
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 382)  (257 382)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g3_7
 (24 14)  (258 382)  (258 382)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g3_7
 (14 15)  (248 383)  (248 383)  routing T_5_23.sp4_h_r_44 <X> T_5_23.lc_trk_g3_4
 (15 15)  (249 383)  (249 383)  routing T_5_23.sp4_h_r_44 <X> T_5_23.lc_trk_g3_4
 (16 15)  (250 383)  (250 383)  routing T_5_23.sp4_h_r_44 <X> T_5_23.lc_trk_g3_4
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (252 383)  (252 383)  routing T_5_23.sp4_h_r_45 <X> T_5_23.lc_trk_g3_5


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0
 (4 4)  (292 372)  (292 372)  routing T_6_23.sp4_h_l_44 <X> T_6_23.sp4_v_b_3
 (6 4)  (294 372)  (294 372)  routing T_6_23.sp4_h_l_44 <X> T_6_23.sp4_v_b_3
 (4 5)  (292 373)  (292 373)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_r_3
 (5 5)  (293 373)  (293 373)  routing T_6_23.sp4_h_l_44 <X> T_6_23.sp4_v_b_3
 (13 8)  (301 376)  (301 376)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_v_b_8
 (12 9)  (300 377)  (300 377)  routing T_6_23.sp4_h_l_45 <X> T_6_23.sp4_v_b_8


LogicTile_7_23

 (17 0)  (359 368)  (359 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (363 368)  (363 368)  routing T_7_23.sp12_h_r_3 <X> T_7_23.lc_trk_g0_3
 (22 0)  (364 368)  (364 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (366 368)  (366 368)  routing T_7_23.sp12_h_r_3 <X> T_7_23.lc_trk_g0_3
 (18 1)  (360 369)  (360 369)  routing T_7_23.sp4_r_v_b_34 <X> T_7_23.lc_trk_g0_1
 (21 1)  (363 369)  (363 369)  routing T_7_23.sp12_h_r_3 <X> T_7_23.lc_trk_g0_3
 (25 2)  (367 370)  (367 370)  routing T_7_23.sp4_h_r_14 <X> T_7_23.lc_trk_g0_6
 (22 3)  (364 371)  (364 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 371)  (365 371)  routing T_7_23.sp4_h_r_14 <X> T_7_23.lc_trk_g0_6
 (24 3)  (366 371)  (366 371)  routing T_7_23.sp4_h_r_14 <X> T_7_23.lc_trk_g0_6
 (26 4)  (368 372)  (368 372)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (371 372)  (371 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 372)  (374 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (26 5)  (368 373)  (368 373)  routing T_7_23.lc_trk_g0_6 <X> T_7_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 373)  (371 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 373)  (373 373)  routing T_7_23.lc_trk_g0_3 <X> T_7_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 373)  (374 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (375 373)  (375 373)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.input_2_2
 (34 5)  (376 373)  (376 373)  routing T_7_23.lc_trk_g3_1 <X> T_7_23.input_2_2
 (37 5)  (379 373)  (379 373)  LC_2 Logic Functioning bit
 (16 12)  (358 380)  (358 380)  routing T_7_23.sp4_v_b_33 <X> T_7_23.lc_trk_g3_1
 (17 12)  (359 380)  (359 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (360 380)  (360 380)  routing T_7_23.sp4_v_b_33 <X> T_7_23.lc_trk_g3_1
 (18 13)  (360 381)  (360 381)  routing T_7_23.sp4_v_b_33 <X> T_7_23.lc_trk_g3_1


LogicTile_15_23

 (8 1)  (770 369)  (770 369)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_v_b_1


LogicTile_16_23

 (19 13)  (835 381)  (835 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_23

 (3 2)  (1459 370)  (1459 370)  routing T_28_23.sp12_v_t_23 <X> T_28_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (0 0)  (17 352)  (17 352)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (2 0)  (74 352)  (74 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_3_22

 (13 4)  (139 356)  (139 356)  routing T_3_22.sp4_h_l_40 <X> T_3_22.sp4_v_b_5
 (12 5)  (138 357)  (138 357)  routing T_3_22.sp4_h_l_40 <X> T_3_22.sp4_v_b_5


LogicTile_5_22

 (22 0)  (256 352)  (256 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (257 352)  (257 352)  routing T_5_22.sp12_h_r_11 <X> T_5_22.lc_trk_g0_3
 (26 0)  (260 352)  (260 352)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 352)  (267 352)  routing T_5_22.lc_trk_g2_1 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 352)  (269 352)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_0
 (36 0)  (270 352)  (270 352)  LC_0 Logic Functioning bit
 (27 1)  (261 353)  (261 353)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 353)  (262 353)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 353)  (264 353)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 353)  (266 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (268 353)  (268 353)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_0
 (35 1)  (269 353)  (269 353)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_0
 (22 2)  (256 354)  (256 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 354)  (257 354)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g0_7
 (26 2)  (260 354)  (260 354)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (261 354)  (261 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 354)  (262 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 354)  (264 354)  routing T_5_22.lc_trk_g3_5 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 354)  (268 354)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 354)  (274 354)  LC_1 Logic Functioning bit
 (26 3)  (260 355)  (260 355)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 355)  (263 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 355)  (265 355)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 355)  (266 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (267 355)  (267 355)  routing T_5_22.lc_trk_g2_1 <X> T_5_22.input_2_1
 (22 4)  (256 356)  (256 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (257 356)  (257 356)  routing T_5_22.sp12_h_r_11 <X> T_5_22.lc_trk_g1_3
 (25 4)  (259 356)  (259 356)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 356)  (262 356)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 356)  (264 356)  routing T_5_22.lc_trk_g2_5 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (50 4)  (284 356)  (284 356)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (286 356)  (286 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (256 357)  (256 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (257 357)  (257 357)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (24 5)  (258 357)  (258 357)  routing T_5_22.sp4_h_r_10 <X> T_5_22.lc_trk_g1_2
 (26 5)  (260 357)  (260 357)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (43 5)  (277 357)  (277 357)  LC_2 Logic Functioning bit
 (21 6)  (255 358)  (255 358)  routing T_5_22.sp4_v_b_7 <X> T_5_22.lc_trk_g1_7
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (257 358)  (257 358)  routing T_5_22.sp4_v_b_7 <X> T_5_22.lc_trk_g1_7
 (28 6)  (262 358)  (262 358)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 358)  (264 358)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 358)  (265 358)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 358)  (267 358)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 358)  (269 358)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.input_2_3
 (36 6)  (270 358)  (270 358)  LC_3 Logic Functioning bit
 (12 7)  (246 359)  (246 359)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_t_40
 (26 7)  (260 359)  (260 359)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 359)  (261 359)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 359)  (265 359)  routing T_5_22.lc_trk_g2_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 359)  (266 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (269 359)  (269 359)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.input_2_3
 (16 8)  (250 360)  (250 360)  routing T_5_22.sp4_v_b_33 <X> T_5_22.lc_trk_g2_1
 (17 8)  (251 360)  (251 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (252 360)  (252 360)  routing T_5_22.sp4_v_b_33 <X> T_5_22.lc_trk_g2_1
 (18 9)  (252 361)  (252 361)  routing T_5_22.sp4_v_b_33 <X> T_5_22.lc_trk_g2_1
 (17 10)  (251 362)  (251 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 362)  (252 362)  routing T_5_22.wire_logic_cluster/lc_5/out <X> T_5_22.lc_trk_g2_5
 (21 10)  (255 362)  (255 362)  routing T_5_22.sp4_v_t_26 <X> T_5_22.lc_trk_g2_7
 (22 10)  (256 362)  (256 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 362)  (257 362)  routing T_5_22.sp4_v_t_26 <X> T_5_22.lc_trk_g2_7
 (26 10)  (260 362)  (260 362)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (31 10)  (265 362)  (265 362)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 362)  (267 362)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 362)  (274 362)  LC_5 Logic Functioning bit
 (42 10)  (276 362)  (276 362)  LC_5 Logic Functioning bit
 (15 11)  (249 363)  (249 363)  routing T_5_22.sp4_v_t_33 <X> T_5_22.lc_trk_g2_4
 (16 11)  (250 363)  (250 363)  routing T_5_22.sp4_v_t_33 <X> T_5_22.lc_trk_g2_4
 (17 11)  (251 363)  (251 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (255 363)  (255 363)  routing T_5_22.sp4_v_t_26 <X> T_5_22.lc_trk_g2_7
 (22 11)  (256 363)  (256 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (260 363)  (260 363)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 363)  (262 363)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (275 363)  (275 363)  LC_5 Logic Functioning bit
 (43 11)  (277 363)  (277 363)  LC_5 Logic Functioning bit
 (9 12)  (243 364)  (243 364)  routing T_5_22.sp4_v_t_47 <X> T_5_22.sp4_h_r_10
 (17 14)  (251 366)  (251 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_6_22

 (14 0)  (302 352)  (302 352)  routing T_6_22.lft_op_0 <X> T_6_22.lc_trk_g0_0
 (21 0)  (309 352)  (309 352)  routing T_6_22.lft_op_3 <X> T_6_22.lc_trk_g0_3
 (22 0)  (310 352)  (310 352)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (312 352)  (312 352)  routing T_6_22.lft_op_3 <X> T_6_22.lc_trk_g0_3
 (15 1)  (303 353)  (303 353)  routing T_6_22.lft_op_0 <X> T_6_22.lc_trk_g0_0
 (17 1)  (305 353)  (305 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (17 6)  (305 358)  (305 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (306 359)  (306 359)  routing T_6_22.sp4_r_v_b_29 <X> T_6_22.lc_trk_g1_5
 (26 8)  (314 360)  (314 360)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 360)  (315 360)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 360)  (316 360)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 360)  (317 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 360)  (319 360)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 360)  (321 360)  routing T_6_22.lc_trk_g2_5 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 360)  (323 360)  routing T_6_22.lc_trk_g2_4 <X> T_6_22.input_2_4
 (36 8)  (324 360)  (324 360)  LC_4 Logic Functioning bit
 (22 9)  (310 361)  (310 361)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (312 361)  (312 361)  routing T_6_22.tnr_op_2 <X> T_6_22.lc_trk_g2_2
 (27 9)  (315 361)  (315 361)  routing T_6_22.lc_trk_g1_5 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 361)  (318 361)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 361)  (320 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (321 361)  (321 361)  routing T_6_22.lc_trk_g2_4 <X> T_6_22.input_2_4
 (16 10)  (304 362)  (304 362)  routing T_6_22.sp4_v_t_16 <X> T_6_22.lc_trk_g2_5
 (17 10)  (305 362)  (305 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (306 362)  (306 362)  routing T_6_22.sp4_v_t_16 <X> T_6_22.lc_trk_g2_5
 (29 10)  (317 362)  (317 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 362)  (320 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 362)  (321 362)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 362)  (324 362)  LC_5 Logic Functioning bit
 (47 10)  (335 362)  (335 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (338 362)  (338 362)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (304 363)  (304 363)  routing T_6_22.sp12_v_b_12 <X> T_6_22.lc_trk_g2_4
 (17 11)  (305 363)  (305 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (314 363)  (314 363)  routing T_6_22.lc_trk_g0_3 <X> T_6_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 363)  (317 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 363)  (319 363)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_5/in_3
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 365)  (313 365)  routing T_6_22.sp4_r_v_b_42 <X> T_6_22.lc_trk_g3_2


RAM_Tile_8_22

 (19 8)  (415 360)  (415 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8


LogicTile_14_22

 (2 10)  (710 362)  (710 362)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (28 10)  (736 362)  (736 362)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 362)  (738 362)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 362)  (741 362)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 362)  (742 362)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (39 10)  (747 362)  (747 362)  LC_5 Logic Functioning bit
 (40 10)  (748 362)  (748 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (42 10)  (750 362)  (750 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (735 363)  (735 363)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 363)  (744 363)  LC_5 Logic Functioning bit
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (38 11)  (746 363)  (746 363)  LC_5 Logic Functioning bit
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (40 11)  (748 363)  (748 363)  LC_5 Logic Functioning bit
 (41 11)  (749 363)  (749 363)  LC_5 Logic Functioning bit
 (42 11)  (750 363)  (750 363)  LC_5 Logic Functioning bit
 (43 11)  (751 363)  (751 363)  LC_5 Logic Functioning bit
 (47 11)  (755 363)  (755 363)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (759 363)  (759 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 13)  (722 365)  (722 365)  routing T_14_22.sp4_r_v_b_40 <X> T_14_22.lc_trk_g3_0
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_15_22

 (8 1)  (770 353)  (770 353)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_1
 (9 1)  (771 353)  (771 353)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_1
 (10 1)  (772 353)  (772 353)  routing T_15_22.sp4_h_l_42 <X> T_15_22.sp4_v_b_1


LogicTile_16_22

 (19 4)  (835 356)  (835 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_17_22

 (11 0)  (885 352)  (885 352)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_v_b_2
 (13 0)  (887 352)  (887 352)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_v_b_2
 (12 1)  (886 353)  (886 353)  routing T_17_22.sp4_h_l_45 <X> T_17_22.sp4_v_b_2


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_6_21

 (27 2)  (315 338)  (315 338)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 338)  (316 338)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 338)  (317 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 338)  (318 338)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 338)  (322 338)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (47 2)  (335 338)  (335 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (315 339)  (315 339)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 339)  (316 339)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 339)  (317 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (318 339)  (318 339)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (319 339)  (319 339)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 339)  (320 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (321 339)  (321 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_1
 (34 3)  (322 339)  (322 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_1
 (35 3)  (323 339)  (323 339)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_1
 (37 3)  (325 339)  (325 339)  LC_1 Logic Functioning bit
 (22 4)  (310 340)  (310 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (311 340)  (311 340)  routing T_6_21.sp4_v_b_19 <X> T_6_21.lc_trk_g1_3
 (24 4)  (312 340)  (312 340)  routing T_6_21.sp4_v_b_19 <X> T_6_21.lc_trk_g1_3
 (14 12)  (302 348)  (302 348)  routing T_6_21.sp12_v_b_0 <X> T_6_21.lc_trk_g3_0
 (14 13)  (302 349)  (302 349)  routing T_6_21.sp12_v_b_0 <X> T_6_21.lc_trk_g3_0
 (15 13)  (303 349)  (303 349)  routing T_6_21.sp12_v_b_0 <X> T_6_21.lc_trk_g3_0
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (310 349)  (310 349)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (312 349)  (312 349)  routing T_6_21.tnl_op_2 <X> T_6_21.lc_trk_g3_2
 (25 13)  (313 349)  (313 349)  routing T_6_21.tnl_op_2 <X> T_6_21.lc_trk_g3_2
 (22 14)  (310 350)  (310 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (311 350)  (311 350)  routing T_6_21.sp12_v_t_12 <X> T_6_21.lc_trk_g3_7


LogicTile_7_21

 (8 11)  (350 347)  (350 347)  routing T_7_21.sp4_h_r_7 <X> T_7_21.sp4_v_t_42
 (9 11)  (351 347)  (351 347)  routing T_7_21.sp4_h_r_7 <X> T_7_21.sp4_v_t_42


RAM_Tile_8_21

 (3 6)  (399 342)  (399 342)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_v_t_23
 (3 7)  (399 343)  (399 343)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_v_t_23


LogicTile_10_21

 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (515 337)  (515 337)  routing T_10_21.sp12_h_l_17 <X> T_10_21.lc_trk_g0_2
 (25 1)  (517 337)  (517 337)  routing T_10_21.sp12_h_l_17 <X> T_10_21.lc_trk_g0_2
 (15 3)  (507 339)  (507 339)  routing T_10_21.sp4_v_t_9 <X> T_10_21.lc_trk_g0_4
 (16 3)  (508 339)  (508 339)  routing T_10_21.sp4_v_t_9 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (16 7)  (508 343)  (508 343)  routing T_10_21.sp12_h_r_12 <X> T_10_21.lc_trk_g1_4
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 348)  (527 348)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.input_2_6
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (42 12)  (534 348)  (534 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (47 12)  (539 348)  (539 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 349)  (524 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (14 15)  (506 351)  (506 351)  routing T_10_21.sp4_r_v_b_44 <X> T_10_21.lc_trk_g3_4
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_11_21

 (8 10)  (554 346)  (554 346)  routing T_11_21.sp4_h_r_11 <X> T_11_21.sp4_h_l_42
 (10 10)  (556 346)  (556 346)  routing T_11_21.sp4_h_r_11 <X> T_11_21.sp4_h_l_42


LogicTile_15_21

 (11 6)  (773 342)  (773 342)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_v_t_40
 (13 6)  (775 342)  (775 342)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_v_t_40
 (12 7)  (774 343)  (774 343)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_v_t_40
 (11 15)  (773 351)  (773 351)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_h_l_46


LogicTile_16_21

 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23


LogicTile_19_21

 (12 14)  (994 350)  (994 350)  routing T_19_21.sp4_v_b_11 <X> T_19_21.sp4_h_l_46


LogicTile_22_21

 (15 8)  (1159 344)  (1159 344)  routing T_22_21.sp4_v_t_28 <X> T_22_21.lc_trk_g2_1
 (16 8)  (1160 344)  (1160 344)  routing T_22_21.sp4_v_t_28 <X> T_22_21.lc_trk_g2_1
 (17 8)  (1161 344)  (1161 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 348)  (1177 348)  routing T_22_21.lc_trk_g2_1 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (1184 348)  (1184 348)  LC_6 Logic Functioning bit
 (41 12)  (1185 348)  (1185 348)  LC_6 Logic Functioning bit
 (42 12)  (1186 348)  (1186 348)  LC_6 Logic Functioning bit
 (43 12)  (1187 348)  (1187 348)  LC_6 Logic Functioning bit
 (40 13)  (1184 349)  (1184 349)  LC_6 Logic Functioning bit
 (41 13)  (1185 349)  (1185 349)  LC_6 Logic Functioning bit
 (42 13)  (1186 349)  (1186 349)  LC_6 Logic Functioning bit
 (43 13)  (1187 349)  (1187 349)  LC_6 Logic Functioning bit
 (46 13)  (1190 349)  (1190 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


RAM_Tile_25_21

 (8 3)  (1314 339)  (1314 339)  routing T_25_21.sp4_h_l_36 <X> T_25_21.sp4_v_t_36


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 328)  (16 328)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (4 1)  (76 321)  (76 321)  routing T_2_20.sp4_h_l_41 <X> T_2_20.sp4_h_r_0
 (6 1)  (78 321)  (78 321)  routing T_2_20.sp4_h_l_41 <X> T_2_20.sp4_h_r_0


LogicTile_4_20

 (2 0)  (182 320)  (182 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_5_20

 (3 4)  (237 324)  (237 324)  routing T_5_20.sp12_v_t_23 <X> T_5_20.sp12_h_r_0


LogicTile_6_20

 (4 0)  (292 320)  (292 320)  routing T_6_20.sp4_h_l_37 <X> T_6_20.sp4_v_b_0
 (5 1)  (293 321)  (293 321)  routing T_6_20.sp4_h_l_37 <X> T_6_20.sp4_v_b_0
 (13 6)  (301 326)  (301 326)  routing T_6_20.sp4_v_b_5 <X> T_6_20.sp4_v_t_40


LogicTile_7_20

 (13 4)  (355 324)  (355 324)  routing T_7_20.sp4_h_l_40 <X> T_7_20.sp4_v_b_5
 (12 5)  (354 325)  (354 325)  routing T_7_20.sp4_h_l_40 <X> T_7_20.sp4_v_b_5
 (12 7)  (354 327)  (354 327)  routing T_7_20.sp4_h_l_40 <X> T_7_20.sp4_v_t_40
 (11 8)  (353 328)  (353 328)  routing T_7_20.sp4_v_t_40 <X> T_7_20.sp4_v_b_8
 (12 9)  (354 329)  (354 329)  routing T_7_20.sp4_v_t_40 <X> T_7_20.sp4_v_b_8
 (19 15)  (361 335)  (361 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_20

 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 324)  (515 324)  routing T_10_20.sp12_h_r_11 <X> T_10_20.lc_trk_g1_3
 (14 7)  (506 327)  (506 327)  routing T_10_20.sp12_h_r_20 <X> T_10_20.lc_trk_g1_4
 (16 7)  (508 327)  (508 327)  routing T_10_20.sp12_h_r_20 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 330)  (525 330)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (40 10)  (532 330)  (532 330)  LC_5 Logic Functioning bit
 (41 10)  (533 330)  (533 330)  LC_5 Logic Functioning bit
 (42 10)  (534 330)  (534 330)  LC_5 Logic Functioning bit
 (43 10)  (535 330)  (535 330)  LC_5 Logic Functioning bit
 (47 10)  (539 330)  (539 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (37 11)  (529 331)  (529 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (40 11)  (532 331)  (532 331)  LC_5 Logic Functioning bit
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (42 11)  (534 331)  (534 331)  LC_5 Logic Functioning bit
 (43 11)  (535 331)  (535 331)  LC_5 Logic Functioning bit
 (4 12)  (496 332)  (496 332)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (6 12)  (498 332)  (498 332)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (5 13)  (497 333)  (497 333)  routing T_10_20.sp4_h_l_38 <X> T_10_20.sp4_v_b_9
 (15 14)  (507 334)  (507 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (16 14)  (508 334)  (508 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_11_20

 (2 4)  (548 324)  (548 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 15)  (551 335)  (551 335)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_t_44


LogicTile_13_20

 (0 0)  (654 320)  (654 320)  Negative Clock bit

 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (681 324)  (681 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (45 4)  (699 324)  (699 324)  LC_2 Logic Functioning bit
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g3_2 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (45 5)  (699 325)  (699 325)  LC_2 Logic Functioning bit
 (14 6)  (668 326)  (668 326)  routing T_13_20.bnr_op_4 <X> T_13_20.lc_trk_g1_4
 (14 7)  (668 327)  (668 327)  routing T_13_20.bnr_op_4 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (25 8)  (679 328)  (679 328)  routing T_13_20.rgt_op_2 <X> T_13_20.lc_trk_g2_2
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 329)  (678 329)  routing T_13_20.rgt_op_2 <X> T_13_20.lc_trk_g2_2
 (25 12)  (679 332)  (679 332)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g3_2
 (22 13)  (676 333)  (676 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 334)  (654 334)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 334)  (669 334)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g3_5
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (672 334)  (672 334)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g3_5
 (0 15)  (654 335)  (654 335)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 335)  (655 335)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 335)  (672 335)  routing T_13_20.sp4_h_r_45 <X> T_13_20.lc_trk_g3_5


LogicTile_14_20

 (21 0)  (729 320)  (729 320)  routing T_14_20.wire_logic_cluster/lc_3/out <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 320)  (733 320)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g0_2
 (10 1)  (718 321)  (718 321)  routing T_14_20.sp4_h_r_8 <X> T_14_20.sp4_v_b_1
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.lft_op_2 <X> T_14_20.lc_trk_g0_2
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp4_h_r_7 <X> T_14_20.lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.sp4_h_r_7 <X> T_14_20.lc_trk_g0_7
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (21 3)  (729 323)  (729 323)  routing T_14_20.sp4_h_r_7 <X> T_14_20.lc_trk_g0_7
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (15 4)  (723 324)  (723 324)  routing T_14_20.bot_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (723 325)  (723 325)  routing T_14_20.bot_op_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (15 6)  (723 326)  (723 326)  routing T_14_20.bot_op_5 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.bot_op_6 <X> T_14_20.lc_trk_g1_6
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g2_1
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (50 8)  (758 328)  (758 328)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (716 329)  (716 329)  routing T_14_20.sp4_h_l_42 <X> T_14_20.sp4_v_b_7
 (9 9)  (717 329)  (717 329)  routing T_14_20.sp4_h_l_42 <X> T_14_20.sp4_v_b_7
 (11 9)  (719 329)  (719 329)  routing T_14_20.sp4_h_l_45 <X> T_14_20.sp4_h_r_8
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (12 10)  (720 330)  (720 330)  routing T_14_20.sp4_v_t_39 <X> T_14_20.sp4_h_l_45
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.bnl_op_5 <X> T_14_20.lc_trk_g2_5
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 330)  (736 330)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 330)  (743 330)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.input_2_5
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (11 11)  (719 331)  (719 331)  routing T_14_20.sp4_v_t_39 <X> T_14_20.sp4_h_l_45
 (13 11)  (721 331)  (721 331)  routing T_14_20.sp4_v_t_39 <X> T_14_20.sp4_h_l_45
 (18 11)  (726 331)  (726 331)  routing T_14_20.bnl_op_5 <X> T_14_20.lc_trk_g2_5
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 331)  (743 331)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.input_2_5
 (15 12)  (723 332)  (723 332)  routing T_14_20.rgt_op_1 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.rgt_op_1 <X> T_14_20.lc_trk_g3_1
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (50 12)  (758 332)  (758 332)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (14 14)  (722 334)  (722 334)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g3_4
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.bnl_op_5 <X> T_14_20.lc_trk_g3_5
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 334)  (743 334)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_7
 (40 14)  (748 334)  (748 334)  LC_7 Logic Functioning bit
 (15 15)  (723 335)  (723 335)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (726 335)  (726 335)  routing T_14_20.bnl_op_5 <X> T_14_20.lc_trk_g3_5
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (741 335)  (741 335)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_7
 (34 15)  (742 335)  (742 335)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.input_2_7


LogicTile_15_20

 (0 0)  (762 320)  (762 320)  Negative Clock bit

 (25 0)  (787 320)  (787 320)  routing T_15_20.sp4_h_l_7 <X> T_15_20.lc_trk_g0_2
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp4_h_l_7 <X> T_15_20.lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.sp4_h_l_7 <X> T_15_20.lc_trk_g0_2
 (25 1)  (787 321)  (787 321)  routing T_15_20.sp4_h_l_7 <X> T_15_20.lc_trk_g0_2
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (787 322)  (787 322)  routing T_15_20.lft_op_6 <X> T_15_20.lc_trk_g0_6
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 322)  (797 322)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_1
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (46 2)  (808 322)  (808 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 323)  (786 323)  routing T_15_20.lft_op_6 <X> T_15_20.lc_trk_g0_6
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_1
 (34 3)  (796 323)  (796 323)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.input_2_1
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (45 3)  (807 323)  (807 323)  LC_1 Logic Functioning bit
 (15 4)  (777 324)  (777 324)  routing T_15_20.lft_op_1 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.lft_op_1 <X> T_15_20.lc_trk_g1_1
 (14 6)  (776 326)  (776 326)  routing T_15_20.wire_logic_cluster/lc_4/out <X> T_15_20.lc_trk_g1_4
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp4_h_r_21 <X> T_15_20.lc_trk_g1_5
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_h_r_21 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp4_h_r_21 <X> T_15_20.lc_trk_g1_5
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp4_h_r_21 <X> T_15_20.lc_trk_g1_5
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 328)  (793 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (40 9)  (802 329)  (802 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (42 9)  (804 329)  (804 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (45 9)  (807 329)  (807 329)  LC_4 Logic Functioning bit
 (21 10)  (783 330)  (783 330)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (21 12)  (783 332)  (783 332)  routing T_15_20.bnl_op_3 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (783 333)  (783 333)  routing T_15_20.bnl_op_3 <X> T_15_20.lc_trk_g3_3
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 334)  (776 334)  routing T_15_20.bnl_op_4 <X> T_15_20.lc_trk_g3_4
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 334)  (790 334)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 335)  (776 335)  routing T_15_20.bnl_op_4 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit
 (45 15)  (807 335)  (807 335)  LC_7 Logic Functioning bit
 (46 15)  (808 335)  (808 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_20

 (0 0)  (816 320)  (816 320)  Negative Clock bit

 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 322)  (851 322)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.input_2_1
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 323)  (843 323)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 323)  (848 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 323)  (849 323)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.input_2_1
 (35 3)  (851 323)  (851 323)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.input_2_1
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 325)  (841 325)  routing T_16_20.sp4_r_v_b_26 <X> T_16_20.lc_trk_g1_2
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 326)  (840 326)  routing T_16_20.bot_op_7 <X> T_16_20.lc_trk_g1_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 330)  (839 330)  routing T_16_20.sp12_v_t_12 <X> T_16_20.lc_trk_g2_7
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (0 14)  (816 334)  (816 334)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r


LogicTile_17_20

 (0 0)  (874 320)  (874 320)  Negative Clock bit

 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 320)  (898 320)  routing T_17_20.bot_op_3 <X> T_17_20.lc_trk_g0_3
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (899 322)  (899 322)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (26 2)  (900 322)  (900 322)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 323)  (897 323)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (25 3)  (899 323)  (899 323)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (15 4)  (889 324)  (889 324)  routing T_17_20.lft_op_1 <X> T_17_20.lc_trk_g1_1
 (17 4)  (891 324)  (891 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 324)  (892 324)  routing T_17_20.lft_op_1 <X> T_17_20.lc_trk_g1_1
 (26 4)  (900 324)  (900 324)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 324)  (902 324)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (40 4)  (914 324)  (914 324)  LC_2 Logic Functioning bit
 (42 4)  (916 324)  (916 324)  LC_2 Logic Functioning bit
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (40 5)  (914 325)  (914 325)  LC_2 Logic Functioning bit
 (41 5)  (915 325)  (915 325)  LC_2 Logic Functioning bit
 (42 5)  (916 325)  (916 325)  LC_2 Logic Functioning bit
 (43 5)  (917 325)  (917 325)  LC_2 Logic Functioning bit
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.bot_op_7 <X> T_17_20.lc_trk_g1_7
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g2_1
 (27 8)  (901 328)  (901 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (909 328)  (909 328)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_4
 (40 8)  (914 328)  (914 328)  LC_4 Logic Functioning bit
 (27 9)  (901 329)  (901 329)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 329)  (906 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (908 329)  (908 329)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_4
 (35 9)  (909 329)  (909 329)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_4
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 330)  (892 330)  routing T_17_20.wire_logic_cluster/lc_5/out <X> T_17_20.lc_trk_g2_5
 (26 10)  (900 330)  (900 330)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 330)  (904 330)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (50 10)  (924 330)  (924 330)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (41 11)  (915 331)  (915 331)  LC_5 Logic Functioning bit
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 332)  (892 332)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g3_1
 (25 14)  (899 334)  (899 334)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 335)  (897 335)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6


LogicTile_18_20

 (0 0)  (928 320)  (928 320)  Negative Clock bit

 (25 0)  (953 320)  (953 320)  routing T_18_20.lft_op_2 <X> T_18_20.lc_trk_g0_2
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 321)  (952 321)  routing T_18_20.lft_op_2 <X> T_18_20.lc_trk_g0_2
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (929 324)  (929 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (943 324)  (943 324)  routing T_18_20.lft_op_1 <X> T_18_20.lc_trk_g1_1
 (17 4)  (945 324)  (945 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 324)  (946 324)  routing T_18_20.lft_op_1 <X> T_18_20.lc_trk_g1_1
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 324)  (958 324)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 324)  (959 324)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 324)  (963 324)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.input_2_2
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (40 4)  (968 324)  (968 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (1 5)  (929 325)  (929 325)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_7/cen
 (27 5)  (955 325)  (955 325)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 325)  (958 325)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (962 325)  (962 325)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (37 5)  (965 325)  (965 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (40 5)  (968 325)  (968 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (46 5)  (974 325)  (974 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (942 326)  (942 326)  routing T_18_20.lft_op_4 <X> T_18_20.lc_trk_g1_4
 (15 6)  (943 326)  (943 326)  routing T_18_20.lft_op_5 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 326)  (946 326)  routing T_18_20.lft_op_5 <X> T_18_20.lc_trk_g1_5
 (15 7)  (943 327)  (943 327)  routing T_18_20.lft_op_4 <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_20

 (3 15)  (1093 335)  (1093 335)  routing T_21_20.sp12_h_l_22 <X> T_21_20.sp12_v_t_22


LogicTile_22_20

 (8 7)  (1152 327)  (1152 327)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_v_t_41


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_4_19

 (8 12)  (188 316)  (188 316)  routing T_4_19.sp4_v_b_10 <X> T_4_19.sp4_h_r_10
 (9 12)  (189 316)  (189 316)  routing T_4_19.sp4_v_b_10 <X> T_4_19.sp4_h_r_10


LogicTile_5_19

 (17 10)  (251 314)  (251 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (260 314)  (260 314)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (31 10)  (265 314)  (265 314)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 314)  (267 314)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 314)  (268 314)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 314)  (270 314)  LC_5 Logic Functioning bit
 (38 10)  (272 314)  (272 314)  LC_5 Logic Functioning bit
 (51 10)  (285 314)  (285 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (262 315)  (262 315)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 315)  (263 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 315)  (265 315)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 315)  (271 315)  LC_5 Logic Functioning bit
 (39 11)  (273 315)  (273 315)  LC_5 Logic Functioning bit
 (53 11)  (287 315)  (287 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 14)  (256 318)  (256 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 318)  (257 318)  routing T_5_19.sp4_v_b_47 <X> T_5_19.lc_trk_g3_7
 (24 14)  (258 318)  (258 318)  routing T_5_19.sp4_v_b_47 <X> T_5_19.lc_trk_g3_7


LogicTile_6_19

 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 304)  (318 304)  routing T_6_19.lc_trk_g0_5 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 304)  (322 304)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (328 304)  (328 304)  LC_0 Logic Functioning bit
 (42 0)  (330 304)  (330 304)  LC_0 Logic Functioning bit
 (47 0)  (335 304)  (335 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (314 305)  (314 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 305)  (316 305)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (16 2)  (304 306)  (304 306)  routing T_6_19.sp4_v_b_13 <X> T_6_19.lc_trk_g0_5
 (17 2)  (305 306)  (305 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (306 306)  (306 306)  routing T_6_19.sp4_v_b_13 <X> T_6_19.lc_trk_g0_5
 (18 3)  (306 307)  (306 307)  routing T_6_19.sp4_v_b_13 <X> T_6_19.lc_trk_g0_5
 (26 4)  (314 308)  (314 308)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 308)  (315 308)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 308)  (316 308)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 308)  (317 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 308)  (321 308)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 308)  (322 308)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (15 5)  (303 309)  (303 309)  routing T_6_19.sp4_v_t_5 <X> T_6_19.lc_trk_g1_0
 (16 5)  (304 309)  (304 309)  routing T_6_19.sp4_v_t_5 <X> T_6_19.lc_trk_g1_0
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (315 309)  (315 309)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 309)  (317 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 309)  (319 309)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 309)  (320 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (321 309)  (321 309)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_2
 (34 5)  (322 309)  (322 309)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_2
 (35 5)  (323 309)  (323 309)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_2
 (46 5)  (334 309)  (334 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (303 310)  (303 310)  routing T_6_19.lft_op_5 <X> T_6_19.lc_trk_g1_5
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 310)  (306 310)  routing T_6_19.lft_op_5 <X> T_6_19.lc_trk_g1_5
 (26 8)  (314 312)  (314 312)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 312)  (315 312)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 312)  (319 312)  routing T_6_19.lc_trk_g0_5 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (43 8)  (331 312)  (331 312)  LC_4 Logic Functioning bit
 (47 8)  (335 312)  (335 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (314 313)  (314 313)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 313)  (320 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 313)  (321 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_4
 (34 9)  (322 313)  (322 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_4
 (35 9)  (323 313)  (323 313)  routing T_6_19.lc_trk_g3_3 <X> T_6_19.input_2_4
 (46 9)  (334 313)  (334 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 12)  (310 316)  (310 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (311 316)  (311 316)  routing T_6_19.sp12_v_b_19 <X> T_6_19.lc_trk_g3_3
 (25 12)  (313 316)  (313 316)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g3_2
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (309 317)  (309 317)  routing T_6_19.sp12_v_b_19 <X> T_6_19.lc_trk_g3_3
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (311 317)  (311 317)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g3_2
 (24 13)  (312 317)  (312 317)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g3_2
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (311 318)  (311 318)  routing T_6_19.sp12_v_b_23 <X> T_6_19.lc_trk_g3_7
 (21 15)  (309 319)  (309 319)  routing T_6_19.sp12_v_b_23 <X> T_6_19.lc_trk_g3_7


RAM_Tile_8_19

 (10 0)  (406 304)  (406 304)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_r_1


LogicTile_10_19

 (4 1)  (496 305)  (496 305)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_h_r_0
 (6 1)  (498 305)  (498 305)  routing T_10_19.sp4_h_l_41 <X> T_10_19.sp4_h_r_0
 (15 3)  (507 307)  (507 307)  routing T_10_19.sp4_v_t_9 <X> T_10_19.lc_trk_g0_4
 (16 3)  (508 307)  (508 307)  routing T_10_19.sp4_v_t_9 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (16 5)  (508 309)  (508 309)  routing T_10_19.sp12_h_r_8 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (12 11)  (504 315)  (504 315)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_v_t_45
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (47 12)  (539 316)  (539 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (543 316)  (543 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_12_19

 (9 4)  (609 308)  (609 308)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_4
 (10 4)  (610 308)  (610 308)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_4
 (4 13)  (604 317)  (604 317)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_9
 (6 13)  (606 317)  (606 317)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_9


LogicTile_13_19

 (0 0)  (654 304)  (654 304)  Negative Clock bit

 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (40 0)  (694 304)  (694 304)  LC_0 Logic Functioning bit
 (47 0)  (701 304)  (701 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_0
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (47 1)  (701 305)  (701 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 306)  (675 306)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g0_7
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (40 2)  (694 306)  (694 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (51 2)  (705 306)  (705 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_h_l_10 <X> T_13_19.lc_trk_g0_7
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_r_11 <X> T_13_19.lc_trk_g1_3
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 308)  (689 308)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_2
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (47 4)  (701 308)  (701 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (687 309)  (687 309)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_2
 (34 5)  (688 309)  (688 309)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.input_2_2
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (14 6)  (668 310)  (668 310)  routing T_13_19.sp4_h_l_9 <X> T_13_19.lc_trk_g1_4
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g1_5
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (677 310)  (677 310)  routing T_13_19.sp12_h_r_23 <X> T_13_19.lc_trk_g1_7
 (14 7)  (668 311)  (668 311)  routing T_13_19.sp4_h_l_9 <X> T_13_19.lc_trk_g1_4
 (15 7)  (669 311)  (669 311)  routing T_13_19.sp4_h_l_9 <X> T_13_19.lc_trk_g1_4
 (16 7)  (670 311)  (670 311)  routing T_13_19.sp4_h_l_9 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (675 311)  (675 311)  routing T_13_19.sp12_h_r_23 <X> T_13_19.lc_trk_g1_7
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_v_b_33 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.sp4_v_b_33 <X> T_13_19.lc_trk_g2_1
 (18 9)  (672 313)  (672 313)  routing T_13_19.sp4_v_b_33 <X> T_13_19.lc_trk_g2_1
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_5
 (40 10)  (694 314)  (694 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 315)  (689 315)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.input_2_5
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (45 11)  (699 315)  (699 315)  LC_5 Logic Functioning bit
 (21 12)  (675 316)  (675 316)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g3_3
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (654 318)  (654 318)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 318)  (669 318)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g3_5
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.sp4_h_l_24 <X> T_13_19.lc_trk_g3_5
 (1 15)  (655 319)  (655 319)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r


LogicTile_14_19

 (0 0)  (708 304)  (708 304)  Negative Clock bit

 (14 0)  (722 304)  (722 304)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g0_0
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (45 0)  (753 304)  (753 304)  LC_0 Logic Functioning bit
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (40 1)  (748 305)  (748 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (45 1)  (753 305)  (753 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 306)  (723 306)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g0_5
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (14 3)  (722 307)  (722 307)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g0_4
 (15 3)  (723 307)  (723 307)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 307)  (741 307)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.input_2_1
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (45 3)  (753 307)  (753 307)  LC_1 Logic Functioning bit
 (14 4)  (722 308)  (722 308)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g1_0
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 308)  (748 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (14 6)  (722 310)  (722 310)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g1_4
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.top_op_7 <X> T_14_19.lc_trk_g1_7
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (729 311)  (729 311)  routing T_14_19.top_op_7 <X> T_14_19.lc_trk_g1_7
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g1_6
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 312)  (726 312)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g2_1
 (25 8)  (733 312)  (733 312)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (25 10)  (733 314)  (733 314)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g2_6
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 315)  (722 315)  routing T_14_19.sp4_r_v_b_36 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (45 11)  (753 315)  (753 315)  LC_5 Logic Functioning bit
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (45 12)  (753 316)  (753 316)  LC_6 Logic Functioning bit
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 317)  (732 317)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.tnl_op_2 <X> T_14_19.lc_trk_g3_2
 (26 13)  (734 317)  (734 317)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.input_2_6
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (45 13)  (753 317)  (753 317)  LC_6 Logic Functioning bit
 (0 14)  (708 318)  (708 318)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 318)  (733 318)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g3_6
 (1 15)  (709 319)  (709 319)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 319)  (722 319)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g3_4
 (15 15)  (723 319)  (723 319)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g3_4
 (16 15)  (724 319)  (724 319)  routing T_14_19.sp4_h_l_17 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (21 0)  (783 304)  (783 304)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 310)  (797 310)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.input_2_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (47 6)  (809 310)  (809 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (795 311)  (795 311)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.input_2_3
 (35 7)  (797 311)  (797 311)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (44 7)  (806 311)  (806 311)  LC_3 Logic Functioning bit
 (25 8)  (787 312)  (787 312)  routing T_15_19.rgt_op_2 <X> T_15_19.lc_trk_g2_2
 (22 9)  (784 313)  (784 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 313)  (786 313)  routing T_15_19.rgt_op_2 <X> T_15_19.lc_trk_g2_2
 (12 11)  (774 315)  (774 315)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_v_t_45
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g2_4
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (762 318)  (762 318)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 318)  (777 318)  routing T_15_19.rgt_op_5 <X> T_15_19.lc_trk_g3_5
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.rgt_op_5 <X> T_15_19.lc_trk_g3_5
 (25 14)  (787 318)  (787 318)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g3_6
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.rgt_op_6 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (0 0)  (816 304)  (816 304)  Negative Clock bit

 (15 0)  (831 304)  (831 304)  routing T_16_19.sp4_h_r_9 <X> T_16_19.lc_trk_g0_1
 (16 0)  (832 304)  (832 304)  routing T_16_19.sp4_h_r_9 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.sp4_h_r_9 <X> T_16_19.lc_trk_g0_1
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (839 308)  (839 308)  routing T_16_19.sp12_h_l_16 <X> T_16_19.lc_trk_g1_3
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 308)  (856 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (21 5)  (837 309)  (837 309)  routing T_16_19.sp12_h_l_16 <X> T_16_19.lc_trk_g1_3
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (21 6)  (837 310)  (837 310)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g1_7
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 9)  (830 313)  (830 313)  routing T_16_19.sp12_v_b_16 <X> T_16_19.lc_trk_g2_0
 (16 9)  (832 313)  (832 313)  routing T_16_19.sp12_v_b_16 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (15 10)  (831 314)  (831 314)  routing T_16_19.rgt_op_5 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 314)  (834 314)  routing T_16_19.rgt_op_5 <X> T_16_19.lc_trk_g2_5
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (841 314)  (841 314)  routing T_16_19.rgt_op_6 <X> T_16_19.lc_trk_g2_6
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.input_2_5
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp4_r_v_b_39 <X> T_16_19.lc_trk_g2_7
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.rgt_op_6 <X> T_16_19.lc_trk_g2_6
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 315)  (849 315)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.input_2_5
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (14 12)  (830 316)  (830 316)  routing T_16_19.rgt_op_0 <X> T_16_19.lc_trk_g3_0
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (6 13)  (822 317)  (822 317)  routing T_16_19.sp4_h_l_44 <X> T_16_19.sp4_h_r_9
 (15 13)  (831 317)  (831 317)  routing T_16_19.rgt_op_0 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 317)  (843 317)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.input_2_6
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (8 14)  (824 318)  (824 318)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_47
 (9 14)  (825 318)  (825 318)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_47
 (10 14)  (826 318)  (826 318)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_l_47
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 318)  (846 318)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 318)  (849 318)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (0 0)  (874 304)  (874 304)  Negative Clock bit

 (26 0)  (900 304)  (900 304)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 304)  (909 304)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.input_2_0
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (42 0)  (916 304)  (916 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (45 0)  (919 304)  (919 304)  LC_0 Logic Functioning bit
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 305)  (909 305)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.input_2_0
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (899 306)  (899 306)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g0_6
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 307)  (898 307)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g0_6
 (14 4)  (888 308)  (888 308)  routing T_17_19.wire_logic_cluster/lc_0/out <X> T_17_19.lc_trk_g1_0
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (10 6)  (884 310)  (884 310)  routing T_17_19.sp4_v_b_11 <X> T_17_19.sp4_h_l_41
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g1_5
 (21 6)  (895 310)  (895 310)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 311)  (907 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (34 7)  (908 311)  (908 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (35 7)  (909 311)  (909 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (21 10)  (895 314)  (895 314)  routing T_17_19.bnl_op_7 <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (21 11)  (895 315)  (895 315)  routing T_17_19.bnl_op_7 <X> T_17_19.lc_trk_g2_7
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (40 11)  (914 315)  (914 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.bnl_op_1 <X> T_17_19.lc_trk_g3_1
 (25 12)  (899 316)  (899 316)  routing T_17_19.bnl_op_2 <X> T_17_19.lc_trk_g3_2
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (18 13)  (892 317)  (892 317)  routing T_17_19.bnl_op_1 <X> T_17_19.lc_trk_g3_1
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (899 317)  (899 317)  routing T_17_19.bnl_op_2 <X> T_17_19.lc_trk_g3_2
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (0 14)  (874 318)  (874 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 318)  (890 318)  routing T_17_19.sp12_v_b_21 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (899 318)  (899 318)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g3_6
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 318)  (909 318)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_7
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (0 15)  (874 319)  (874 319)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 319)  (892 319)  routing T_17_19.sp12_v_b_21 <X> T_17_19.lc_trk_g3_5
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (907 319)  (907 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_7
 (34 15)  (908 319)  (908 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_7
 (35 15)  (909 319)  (909 319)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_7
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (39 15)  (913 319)  (913 319)  LC_7 Logic Functioning bit
 (42 15)  (916 319)  (916 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (0 0)  (928 304)  (928 304)  Negative Clock bit

 (14 1)  (942 305)  (942 305)  routing T_18_19.sp4_r_v_b_35 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 6)  (953 310)  (953 310)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g1_6
 (22 7)  (950 311)  (950 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (15 8)  (943 312)  (943 312)  routing T_18_19.tnl_op_1 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (946 313)  (946 313)  routing T_18_19.tnl_op_1 <X> T_18_19.lc_trk_g2_1
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (968 314)  (968 314)  LC_5 Logic Functioning bit
 (42 10)  (970 314)  (970 314)  LC_5 Logic Functioning bit
 (14 11)  (942 315)  (942 315)  routing T_18_19.tnl_op_4 <X> T_18_19.lc_trk_g2_4
 (15 11)  (943 315)  (943 315)  routing T_18_19.tnl_op_4 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (28 11)  (956 315)  (956 315)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (27 12)  (955 316)  (955 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 316)  (958 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (41 12)  (969 316)  (969 316)  LC_6 Logic Functioning bit
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (47 12)  (975 316)  (975 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (978 316)  (978 316)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (38 13)  (966 317)  (966 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (41 13)  (969 317)  (969 317)  LC_6 Logic Functioning bit
 (43 13)  (971 317)  (971 317)  LC_6 Logic Functioning bit
 (15 14)  (943 318)  (943 318)  routing T_18_19.tnl_op_5 <X> T_18_19.lc_trk_g3_5
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (18 15)  (946 319)  (946 319)  routing T_18_19.tnl_op_5 <X> T_18_19.lc_trk_g3_5


LogicTile_20_19

 (3 15)  (1039 319)  (1039 319)  routing T_20_19.sp12_h_l_22 <X> T_20_19.sp12_v_t_22


LogicTile_21_19

 (3 7)  (1093 311)  (1093 311)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_v_t_23


LogicTile_28_19

 (3 7)  (1459 311)  (1459 311)  routing T_28_19.sp12_h_l_23 <X> T_28_19.sp12_v_t_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (2 0)  (74 288)  (74 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_3_18

 (10 12)  (136 300)  (136 300)  routing T_3_18.sp4_v_t_40 <X> T_3_18.sp4_h_r_10


LogicTile_5_18

 (10 15)  (244 303)  (244 303)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_t_47


LogicTile_6_18

 (14 5)  (302 293)  (302 293)  routing T_6_18.sp12_h_r_16 <X> T_6_18.lc_trk_g1_0
 (16 5)  (304 293)  (304 293)  routing T_6_18.sp12_h_r_16 <X> T_6_18.lc_trk_g1_0
 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (3 7)  (291 295)  (291 295)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_v_t_23
 (14 8)  (302 296)  (302 296)  routing T_6_18.sp4_v_b_24 <X> T_6_18.lc_trk_g2_0
 (22 8)  (310 296)  (310 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (16 9)  (304 297)  (304 297)  routing T_6_18.sp4_v_b_24 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (309 297)  (309 297)  routing T_6_18.sp4_r_v_b_35 <X> T_6_18.lc_trk_g2_3
 (27 10)  (315 298)  (315 298)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 298)  (316 298)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 298)  (318 298)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (27 11)  (315 299)  (315 299)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 299)  (318 299)  routing T_6_18.lc_trk_g3_7 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (321 299)  (321 299)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.input_2_5
 (35 11)  (323 299)  (323 299)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.input_2_5
 (37 11)  (325 299)  (325 299)  LC_5 Logic Functioning bit
 (21 14)  (309 302)  (309 302)  routing T_6_18.sp4_h_l_34 <X> T_6_18.lc_trk_g3_7
 (22 14)  (310 302)  (310 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 302)  (311 302)  routing T_6_18.sp4_h_l_34 <X> T_6_18.lc_trk_g3_7
 (24 14)  (312 302)  (312 302)  routing T_6_18.sp4_h_l_34 <X> T_6_18.lc_trk_g3_7
 (21 15)  (309 303)  (309 303)  routing T_6_18.sp4_h_l_34 <X> T_6_18.lc_trk_g3_7


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.bot_op_2 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 6)  (777 294)  (777 294)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g1_5
 (16 6)  (778 294)  (778 294)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.sp4_h_r_13 <X> T_15_18.lc_trk_g1_5
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (0 15)  (762 303)  (762 303)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (37 15)  (799 303)  (799 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (0 0)  (816 288)  (816 288)  Negative Clock bit

 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (39 0)  (855 288)  (855 288)  LC_0 Logic Functioning bit
 (40 0)  (856 288)  (856 288)  LC_0 Logic Functioning bit
 (42 0)  (858 288)  (858 288)  LC_0 Logic Functioning bit
 (15 1)  (831 289)  (831 289)  routing T_16_18.bot_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 289)  (850 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (40 1)  (856 289)  (856 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (837 290)  (837 290)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g0_7
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g0_7
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (50 2)  (866 290)  (866 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.bot_op_6 <X> T_16_18.lc_trk_g0_6
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 291)  (846 291)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (38 3)  (854 291)  (854 291)  LC_1 Logic Functioning bit
 (21 4)  (837 292)  (837 292)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 292)  (851 292)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_2
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.input_2_2
 (21 6)  (837 294)  (837 294)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.lft_op_7 <X> T_16_18.lc_trk_g1_7
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (50 6)  (866 294)  (866 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g2_1
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g2_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.bnl_op_2 <X> T_16_18.lc_trk_g2_2
 (21 9)  (837 297)  (837 297)  routing T_16_18.sp12_v_b_19 <X> T_16_18.lc_trk_g2_3
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 297)  (841 297)  routing T_16_18.bnl_op_2 <X> T_16_18.lc_trk_g2_2
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g2_5
 (21 10)  (837 298)  (837 298)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_r_v_b_38 <X> T_16_18.lc_trk_g2_6
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (40 12)  (856 300)  (856 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (40 13)  (856 301)  (856 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (43 13)  (859 301)  (859 301)  LC_6 Logic Functioning bit
 (21 14)  (837 302)  (837 302)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (40 6)  (914 294)  (914 294)  LC_3 Logic Functioning bit
 (42 6)  (916 294)  (916 294)  LC_3 Logic Functioning bit
 (52 6)  (926 294)  (926 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (41 7)  (915 295)  (915 295)  LC_3 Logic Functioning bit
 (43 7)  (917 295)  (917 295)  LC_3 Logic Functioning bit
 (48 7)  (922 295)  (922 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (926 295)  (926 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 15)  (889 303)  (889 303)  routing T_17_18.sp4_v_t_33 <X> T_17_18.lc_trk_g3_4
 (16 15)  (890 303)  (890 303)  routing T_17_18.sp4_v_t_33 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_18_18

 (4 3)  (932 291)  (932 291)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_h_l_37


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_4_17

 (5 8)  (185 280)  (185 280)  routing T_4_17.sp4_v_b_0 <X> T_4_17.sp4_h_r_6
 (4 9)  (184 281)  (184 281)  routing T_4_17.sp4_v_b_0 <X> T_4_17.sp4_h_r_6
 (6 9)  (186 281)  (186 281)  routing T_4_17.sp4_v_b_0 <X> T_4_17.sp4_h_r_6


LogicTile_6_17

 (26 0)  (314 272)  (314 272)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 272)  (315 272)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 272)  (319 272)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 272)  (320 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 272)  (322 272)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 272)  (324 272)  LC_0 Logic Functioning bit
 (38 0)  (326 272)  (326 272)  LC_0 Logic Functioning bit
 (27 1)  (315 273)  (315 273)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 273)  (316 273)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 273)  (317 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (15 2)  (303 274)  (303 274)  routing T_6_17.top_op_5 <X> T_6_17.lc_trk_g0_5
 (17 2)  (305 274)  (305 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (314 274)  (314 274)  routing T_6_17.lc_trk_g0_5 <X> T_6_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 274)  (318 274)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (319 274)  (319 274)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 274)  (320 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 274)  (321 274)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 274)  (324 274)  LC_1 Logic Functioning bit
 (47 2)  (335 274)  (335 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (338 274)  (338 274)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (302 275)  (302 275)  routing T_6_17.sp12_h_r_20 <X> T_6_17.lc_trk_g0_4
 (16 3)  (304 275)  (304 275)  routing T_6_17.sp12_h_r_20 <X> T_6_17.lc_trk_g0_4
 (17 3)  (305 275)  (305 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (18 3)  (306 275)  (306 275)  routing T_6_17.top_op_5 <X> T_6_17.lc_trk_g0_5
 (29 3)  (317 275)  (317 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 275)  (319 275)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_1/in_3
 (15 5)  (303 277)  (303 277)  routing T_6_17.sp4_v_t_5 <X> T_6_17.lc_trk_g1_0
 (16 5)  (304 277)  (304 277)  routing T_6_17.sp4_v_t_5 <X> T_6_17.lc_trk_g1_0
 (17 5)  (305 277)  (305 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (14 6)  (302 278)  (302 278)  routing T_6_17.sp12_h_l_3 <X> T_6_17.lc_trk_g1_4
 (14 7)  (302 279)  (302 279)  routing T_6_17.sp12_h_l_3 <X> T_6_17.lc_trk_g1_4
 (15 7)  (303 279)  (303 279)  routing T_6_17.sp12_h_l_3 <X> T_6_17.lc_trk_g1_4
 (17 7)  (305 279)  (305 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 8)  (314 280)  (314 280)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 280)  (315 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 280)  (316 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 280)  (318 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 280)  (320 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 280)  (322 280)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 280)  (323 280)  routing T_6_17.lc_trk_g0_4 <X> T_6_17.input_2_4
 (36 8)  (324 280)  (324 280)  LC_4 Logic Functioning bit
 (51 8)  (339 280)  (339 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (340 280)  (340 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (314 281)  (314 281)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 281)  (316 281)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 281)  (317 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 281)  (318 281)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 281)  (320 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (22 11)  (310 283)  (310 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (311 283)  (311 283)  routing T_6_17.sp4_h_r_30 <X> T_6_17.lc_trk_g2_6
 (24 11)  (312 283)  (312 283)  routing T_6_17.sp4_h_r_30 <X> T_6_17.lc_trk_g2_6
 (25 11)  (313 283)  (313 283)  routing T_6_17.sp4_h_r_30 <X> T_6_17.lc_trk_g2_6
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (306 287)  (306 287)  routing T_6_17.sp4_r_v_b_45 <X> T_6_17.lc_trk_g3_5
 (22 15)  (310 287)  (310 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 287)  (313 287)  routing T_6_17.sp4_r_v_b_46 <X> T_6_17.lc_trk_g3_6


RAM_Tile_8_17

 (3 3)  (399 275)  (399 275)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_l_23


LogicTile_12_17

 (2 14)  (602 286)  (602 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_13_17

 (3 13)  (657 285)  (657 285)  routing T_13_17.sp12_h_l_22 <X> T_13_17.sp12_h_r_1
 (4 14)  (658 286)  (658 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (6 14)  (660 286)  (660 286)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44
 (5 15)  (659 287)  (659 287)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_44


LogicTile_14_17

 (2 10)  (710 282)  (710 282)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 274)  (777 274)  routing T_15_17.sp12_h_r_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.sp12_h_r_5 <X> T_15_17.lc_trk_g0_5
 (21 2)  (783 274)  (783 274)  routing T_15_17.bnr_op_7 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (18 3)  (780 275)  (780 275)  routing T_15_17.sp12_h_r_5 <X> T_15_17.lc_trk_g0_5
 (21 3)  (783 275)  (783 275)  routing T_15_17.bnr_op_7 <X> T_15_17.lc_trk_g0_7
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_v_b_22 <X> T_15_17.lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.sp4_v_b_22 <X> T_15_17.lc_trk_g0_6
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.bot_op_3 <X> T_15_17.lc_trk_g1_3
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 276)  (797 276)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_2
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (8 5)  (770 277)  (770 277)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_v_b_4
 (9 5)  (771 277)  (771 277)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_v_b_4
 (10 5)  (772 277)  (772 277)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_v_b_4
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.input_2_2
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (16 6)  (778 278)  (778 278)  routing T_15_17.sp12_h_l_18 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp12_h_l_18 <X> T_15_17.lc_trk_g1_5
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r


LogicTile_16_17

 (0 0)  (816 272)  (816 272)  Negative Clock bit

 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_l_23
 (14 4)  (830 276)  (830 276)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 7)  (831 279)  (831 279)  routing T_16_17.bot_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (0 14)  (816 286)  (816 286)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 286)  (831 286)  routing T_16_17.sp4_h_r_45 <X> T_16_17.lc_trk_g3_5
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_h_r_45 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 286)  (834 286)  routing T_16_17.sp4_h_r_45 <X> T_16_17.lc_trk_g3_5
 (0 15)  (816 287)  (816 287)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 287)  (834 287)  routing T_16_17.sp4_h_r_45 <X> T_16_17.lc_trk_g3_5


LogicTile_17_17

 (10 3)  (884 275)  (884 275)  routing T_17_17.sp4_h_l_45 <X> T_17_17.sp4_v_t_36
 (4 6)  (878 278)  (878 278)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_38
 (5 7)  (879 279)  (879 279)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_38
 (3 10)  (877 282)  (877 282)  routing T_17_17.sp12_v_t_22 <X> T_17_17.sp12_h_l_22
 (4 14)  (878 286)  (878 286)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44
 (6 14)  (880 286)  (880 286)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44
 (5 15)  (879 287)  (879 287)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_v_t_44


LogicTile_18_17

 (19 15)  (947 287)  (947 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_17

 (11 14)  (993 286)  (993 286)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46
 (13 14)  (995 286)  (995 286)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46
 (12 15)  (994 287)  (994 287)  routing T_19_17.sp4_h_r_5 <X> T_19_17.sp4_v_t_46


LogicTile_20_17

 (2 0)  (1038 272)  (1038 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_24_17

 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0



LogicTile_4_16

 (19 0)  (199 256)  (199 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0


LogicTile_7_16

 (11 14)  (353 270)  (353 270)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_46
 (13 14)  (355 270)  (355 270)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_46
 (12 15)  (354 271)  (354 271)  routing T_7_16.sp4_h_r_5 <X> T_7_16.sp4_v_t_46


RAM_Tile_8_16

 (2 0)  (398 256)  (398 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.bnr_op_3 <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (15 1)  (723 257)  (723 257)  routing T_14_16.bot_op_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (729 257)  (729 257)  routing T_14_16.bnr_op_3 <X> T_14_16.lc_trk_g0_3
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_3 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 258)  (743 258)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_1
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_3 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.bot_op_6 <X> T_14_16.lc_trk_g0_6
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 259)  (742 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (42 4)  (750 260)  (750 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (15 6)  (723 262)  (723 262)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (729 262)  (729 262)  routing T_14_16.bnr_op_7 <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (733 262)  (733 262)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g1_6
 (21 7)  (729 263)  (729 263)  routing T_14_16.bnr_op_7 <X> T_14_16.lc_trk_g1_7
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g1_6
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_4
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 265)  (742 265)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit


LogicTile_15_16

 (15 0)  (777 256)  (777 256)  routing T_15_16.sp4_v_b_17 <X> T_15_16.lc_trk_g0_1
 (16 0)  (778 256)  (778 256)  routing T_15_16.sp4_v_b_17 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_5 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_5 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_3
 (35 7)  (797 263)  (797 263)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_3
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (21 9)  (783 265)  (783 265)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (25 12)  (787 268)  (787 268)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g3_2
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (783 270)  (783 270)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g3_7
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g3_7
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (795 271)  (795 271)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_7
 (35 15)  (797 271)  (797 271)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_7
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (48 15)  (810 271)  (810 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_16

 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.bot_op_3 <X> T_16_16.lc_trk_g0_3
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_5 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g0_4
 (15 2)  (831 258)  (831 258)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_5 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.bot_op_6 <X> T_16_16.lc_trk_g0_6
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (41 3)  (857 259)  (857 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (14 4)  (830 260)  (830 260)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g1_0
 (15 4)  (831 260)  (831 260)  routing T_16_16.bot_op_1 <X> T_16_16.lc_trk_g1_1
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.bot_op_3 <X> T_16_16.lc_trk_g1_3
 (25 4)  (841 260)  (841 260)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g1_2
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 261)  (840 261)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g1_2
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (50 6)  (866 262)  (866 262)  Cascade bit: LH_LC03_inmux02_5

 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (42 8)  (858 264)  (858 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (48 8)  (864 264)  (864 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (21 10)  (837 266)  (837 266)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 266)  (851 266)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.input_2_5
 (40 10)  (856 266)  (856 266)  LC_5 Logic Functioning bit
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (50 14)  (866 270)  (866 270)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (40 15)  (856 271)  (856 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (3 7)  (1039 263)  (1039 263)  routing T_20_16.sp12_h_l_23 <X> T_20_16.sp12_v_t_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (9 15)  (189 255)  (189 255)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_v_t_47
 (10 15)  (190 255)  (190 255)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_v_t_47


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (18 1)  (726 241)  (726 241)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g0_1
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (49 1)  (757 241)  (757 241)  Carry_In_Mux bit 

 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_3 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (0 3)  (708 243)  (708 243)  routing T_14_15.glb_netwk_3 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (14 3)  (722 243)  (722 243)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g0_4
 (15 3)  (723 243)  (723 243)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (21 4)  (729 244)  (729 244)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (44 4)  (752 244)  (752 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.top_op_2 <X> T_14_15.lc_trk_g1_2
 (25 5)  (733 245)  (733 245)  routing T_14_15.top_op_2 <X> T_14_15.lc_trk_g1_2
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (44 6)  (752 246)  (752 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 247)  (748 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (44 8)  (752 248)  (752 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (44 10)  (752 250)  (752 250)  LC_5 Logic Functioning bit
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (25 12)  (733 252)  (733 252)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g3_2
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (44 12)  (752 252)  (752 252)  LC_6 Logic Functioning bit
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (14 14)  (722 254)  (722 254)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g3_4
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (41 15)  (749 255)  (749 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (3 0)  (765 240)  (765 240)  routing T_15_15.sp12_h_r_0 <X> T_15_15.sp12_v_b_0
 (15 0)  (777 240)  (777 240)  routing T_15_15.bot_op_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (787 240)  (787 240)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g0_2
 (3 1)  (765 241)  (765 241)  routing T_15_15.sp12_h_r_0 <X> T_15_15.sp12_v_b_0
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g0_2
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g0_4
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 242)  (786 242)  routing T_15_15.bot_op_7 <X> T_15_15.lc_trk_g0_7
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (15 4)  (777 244)  (777 244)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 244)  (780 244)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g1_1
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.bot_op_3 <X> T_15_15.lc_trk_g1_3
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.bot_op_2 <X> T_15_15.lc_trk_g1_2
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (14 6)  (776 246)  (776 246)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (25 6)  (787 246)  (787 246)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g1_6
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (50 6)  (812 246)  (812 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (777 247)  (777 247)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (15 8)  (777 248)  (777 248)  routing T_15_15.tnl_op_1 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (787 248)  (787 248)  routing T_15_15.bnl_op_2 <X> T_15_15.lc_trk_g2_2
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (47 8)  (809 248)  (809 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (812 248)  (812 248)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (780 249)  (780 249)  routing T_15_15.tnl_op_1 <X> T_15_15.lc_trk_g2_1
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 249)  (787 249)  routing T_15_15.bnl_op_2 <X> T_15_15.lc_trk_g2_2
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (14 10)  (776 250)  (776 250)  routing T_15_15.bnl_op_4 <X> T_15_15.lc_trk_g2_4
 (21 10)  (783 250)  (783 250)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.bnl_op_6 <X> T_15_15.lc_trk_g2_6
 (14 11)  (776 251)  (776 251)  routing T_15_15.bnl_op_4 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.bnl_op_6 <X> T_15_15.lc_trk_g2_6
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_6
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 253)  (786 253)  routing T_15_15.tnl_op_2 <X> T_15_15.lc_trk_g3_2
 (25 13)  (787 253)  (787 253)  routing T_15_15.tnl_op_2 <X> T_15_15.lc_trk_g3_2
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 253)  (795 253)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_6
 (35 13)  (797 253)  (797 253)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_6
 (16 14)  (778 254)  (778 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (14 15)  (776 255)  (776 255)  routing T_15_15.tnl_op_4 <X> T_15_15.lc_trk_g3_4
 (15 15)  (777 255)  (777 255)  routing T_15_15.tnl_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 255)  (795 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_7
 (34 15)  (796 255)  (796 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_7
 (35 15)  (797 255)  (797 255)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.input_2_7


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (860 240)  (860 240)  LC_0 Logic Functioning bit
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 241)  (849 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.input_2_0
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (44 2)  (860 242)  (860 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (44 4)  (860 244)  (860 244)  LC_2 Logic Functioning bit
 (14 5)  (830 245)  (830 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (25 6)  (841 246)  (841 246)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g1_6
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (44 6)  (860 246)  (860 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 249)  (840 249)  routing T_16_15.tnl_op_2 <X> T_16_15.lc_trk_g2_2
 (25 9)  (841 249)  (841 249)  routing T_16_15.tnl_op_2 <X> T_16_15.lc_trk_g2_2
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g2_5
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 251)  (843 251)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (25 12)  (841 252)  (841 252)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g3_2
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 252)  (851 252)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.input_2_6
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 253)  (849 253)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.input_2_6
 (35 13)  (851 253)  (851 253)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.input_2_6
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (21 14)  (837 254)  (837 254)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_7
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_7
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_4_14

 (19 2)  (199 226)  (199 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_5_14

 (3 12)  (237 236)  (237 236)  routing T_5_14.sp12_v_t_22 <X> T_5_14.sp12_h_r_1


LogicTile_6_14

 (11 6)  (299 230)  (299 230)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_40
 (12 7)  (300 231)  (300 231)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_40


LogicTile_12_14

 (2 6)  (602 230)  (602 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_14_14

 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (44 0)  (752 224)  (752 224)  LC_0 Logic Functioning bit
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.input_2_0
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_3 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (44 2)  (752 226)  (752 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (0 3)  (708 227)  (708 227)  routing T_14_14.glb_netwk_3 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (25 4)  (733 228)  (733 228)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g1_2
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (44 4)  (752 228)  (752 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (25 6)  (733 230)  (733 230)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g1_6
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (44 6)  (752 230)  (752 230)  LC_3 Logic Functioning bit
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.input_2_3
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (15 8)  (723 232)  (723 232)  routing T_14_14.rgt_op_1 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.rgt_op_1 <X> T_14_14.lc_trk_g2_1
 (25 8)  (733 232)  (733 232)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g2_2
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (44 8)  (752 232)  (752 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g2_2
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (14 10)  (722 234)  (722 234)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g2_4
 (15 10)  (723 234)  (723 234)  routing T_14_14.rgt_op_5 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.rgt_op_5 <X> T_14_14.lc_trk_g2_5
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (37 10)  (745 234)  (745 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (39 10)  (747 234)  (747 234)  LC_5 Logic Functioning bit
 (44 10)  (752 234)  (752 234)  LC_5 Logic Functioning bit
 (15 11)  (723 235)  (723 235)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (748 235)  (748 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (42 11)  (750 235)  (750 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (21 12)  (729 236)  (729 236)  routing T_14_14.rgt_op_3 <X> T_14_14.lc_trk_g3_3
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.rgt_op_3 <X> T_14_14.lc_trk_g3_3
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (44 12)  (752 236)  (752 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 237)  (748 237)  LC_6 Logic Functioning bit
 (41 13)  (749 237)  (749 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (43 13)  (751 237)  (751 237)  LC_6 Logic Functioning bit
 (14 14)  (722 238)  (722 238)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g3_4
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (44 14)  (752 238)  (752 238)  LC_7 Logic Functioning bit
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 239)  (738 239)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit
 (41 15)  (749 239)  (749 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.top_op_3 <X> T_15_14.lc_trk_g0_3
 (21 1)  (783 225)  (783 225)  routing T_15_14.top_op_3 <X> T_15_14.lc_trk_g0_3
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_3 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 226)  (786 226)  routing T_15_14.top_op_7 <X> T_15_14.lc_trk_g0_7
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 226)  (797 226)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.input_2_1
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_3 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (21 3)  (783 227)  (783 227)  routing T_15_14.top_op_7 <X> T_15_14.lc_trk_g0_7
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (25 3)  (787 227)  (787 227)  routing T_15_14.top_op_6 <X> T_15_14.lc_trk_g0_6
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 227)  (797 227)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.input_2_1
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (15 4)  (777 228)  (777 228)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 228)  (780 228)  routing T_15_14.lft_op_1 <X> T_15_14.lc_trk_g1_1
 (21 4)  (783 228)  (783 228)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g1_3
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (40 4)  (802 228)  (802 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 229)  (795 229)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_2
 (35 5)  (797 229)  (797 229)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.input_2_2
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (40 5)  (802 229)  (802 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (15 6)  (777 230)  (777 230)  routing T_15_14.lft_op_5 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.lft_op_5 <X> T_15_14.lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.lft_op_7 <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 230)  (786 230)  routing T_15_14.lft_op_7 <X> T_15_14.lc_trk_g1_7
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.input_2_3
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (797 231)  (797 231)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.input_2_3
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (786 232)  (786 232)  routing T_15_14.tnl_op_3 <X> T_15_14.lc_trk_g2_3
 (25 8)  (787 232)  (787 232)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g2_2
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.input_2_4
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (51 8)  (813 232)  (813 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (783 233)  (783 233)  routing T_15_14.tnl_op_3 <X> T_15_14.lc_trk_g2_3
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 233)  (796 233)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.input_2_4
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g2_5
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 234)  (797 234)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 235)  (795 235)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_5
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (11 14)  (773 238)  (773 238)  routing T_15_14.sp4_h_l_43 <X> T_15_14.sp4_v_t_46
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.tnl_op_7 <X> T_15_14.lc_trk_g3_7
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 238)  (797 238)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_7
 (40 14)  (802 238)  (802 238)  LC_7 Logic Functioning bit
 (21 15)  (783 239)  (783 239)  routing T_15_14.tnl_op_7 <X> T_15_14.lc_trk_g3_7
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 239)  (790 239)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (795 239)  (795 239)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.input_2_7


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0



IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_6_13

 (19 2)  (307 210)  (307 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_15_13

 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (44 0)  (806 208)  (806 208)  LC_0 Logic Functioning bit
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (49 1)  (811 209)  (811 209)  Carry_In_Mux bit 

 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (783 210)  (783 210)  routing T_15_13.bnr_op_7 <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (44 2)  (806 210)  (806 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (21 3)  (783 211)  (783 211)  routing T_15_13.bnr_op_7 <X> T_15_13.lc_trk_g0_7
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (48 3)  (810 211)  (810 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (776 212)  (776 212)  routing T_15_13.bnr_op_0 <X> T_15_13.lc_trk_g1_0
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 212)  (787 212)  routing T_15_13.bnr_op_2 <X> T_15_13.lc_trk_g1_2
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (44 4)  (806 212)  (806 212)  LC_2 Logic Functioning bit
 (14 5)  (776 213)  (776 213)  routing T_15_13.bnr_op_0 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 213)  (787 213)  routing T_15_13.bnr_op_2 <X> T_15_13.lc_trk_g1_2
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (14 6)  (776 214)  (776 214)  routing T_15_13.bnr_op_4 <X> T_15_13.lc_trk_g1_4
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.bnr_op_5 <X> T_15_13.lc_trk_g1_5
 (21 6)  (783 214)  (783 214)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (44 6)  (806 214)  (806 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (14 7)  (776 215)  (776 215)  routing T_15_13.bnr_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (780 215)  (780 215)  routing T_15_13.bnr_op_5 <X> T_15_13.lc_trk_g1_5
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (48 7)  (810 215)  (810 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (44 8)  (806 216)  (806 216)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (44 10)  (806 218)  (806 218)  LC_5 Logic Functioning bit
 (40 11)  (802 219)  (802 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (11 12)  (773 220)  (773 220)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_v_b_11
 (13 12)  (775 220)  (775 220)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_v_b_11
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (44 12)  (806 220)  (806 220)  LC_6 Logic Functioning bit
 (40 13)  (802 221)  (802 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (42 13)  (804 221)  (804 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit
 (52 15)  (814 223)  (814 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_15_12

 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (806 192)  (806 192)  LC_0 Logic Functioning bit
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.bot_op_2 <X> T_15_12.lc_trk_g0_2
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 193)  (796 193)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.input_2_0
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (44 2)  (806 194)  (806 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (15 4)  (777 196)  (777 196)  routing T_15_12.bot_op_1 <X> T_15_12.lc_trk_g1_1
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (783 196)  (783 196)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 196)  (787 196)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g1_2
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (44 4)  (806 196)  (806 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (15 5)  (777 197)  (777 197)  routing T_15_12.bot_op_0 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (25 6)  (787 198)  (787 198)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g1_6
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (44 6)  (806 198)  (806 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (15 7)  (777 199)  (777 199)  routing T_15_12.bot_op_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 199)  (802 199)  LC_3 Logic Functioning bit
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (43 7)  (805 199)  (805 199)  LC_3 Logic Functioning bit
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (44 8)  (806 200)  (806 200)  LC_4 Logic Functioning bit
 (40 9)  (802 201)  (802 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (43 9)  (805 201)  (805 201)  LC_4 Logic Functioning bit
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (44 10)  (806 202)  (806 202)  LC_5 Logic Functioning bit
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (802 203)  (802 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g3_1
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (44 12)  (806 204)  (806 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 205)  (802 205)  LC_6 Logic Functioning bit
 (41 13)  (803 205)  (803 205)  LC_6 Logic Functioning bit
 (42 13)  (804 205)  (804 205)  LC_6 Logic Functioning bit
 (43 13)  (805 205)  (805 205)  LC_6 Logic Functioning bit
 (21 14)  (783 206)  (783 206)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g3_7
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 206)  (790 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (44 14)  (806 206)  (806 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (30 15)  (792 207)  (792 207)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 207)  (802 207)  LC_7 Logic Functioning bit
 (41 15)  (803 207)  (803 207)  LC_7 Logic Functioning bit
 (42 15)  (804 207)  (804 207)  LC_7 Logic Functioning bit
 (43 15)  (805 207)  (805 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (14 0)  (830 192)  (830 192)  routing T_16_12.wire_logic_cluster/lc_0/out <X> T_16_12.lc_trk_g0_0
 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 192)  (834 192)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g0_1
 (21 0)  (837 192)  (837 192)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g0_3
 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.input_2_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 194)  (830 194)  routing T_16_12.wire_logic_cluster/lc_4/out <X> T_16_12.lc_trk_g0_4
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 194)  (851 194)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_1
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 195)  (849 195)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_1
 (35 3)  (851 195)  (851 195)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.input_2_1
 (21 4)  (837 196)  (837 196)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g1_3
 (25 4)  (841 196)  (841 196)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g1_2
 (26 4)  (842 196)  (842 196)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 197)  (844 197)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (25 6)  (841 198)  (841 198)  routing T_16_12.lft_op_6 <X> T_16_12.lc_trk_g1_6
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 198)  (851 198)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.input_2_3
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 199)  (840 199)  routing T_16_12.lft_op_6 <X> T_16_12.lc_trk_g1_6
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 199)  (850 199)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.input_2_3
 (35 7)  (851 199)  (851 199)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.input_2_3
 (25 8)  (841 200)  (841 200)  routing T_16_12.bnl_op_2 <X> T_16_12.lc_trk_g2_2
 (26 8)  (842 200)  (842 200)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (50 8)  (866 200)  (866 200)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 201)  (830 201)  routing T_16_12.tnl_op_0 <X> T_16_12.lc_trk_g2_0
 (15 9)  (831 201)  (831 201)  routing T_16_12.tnl_op_0 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.bnl_op_2 <X> T_16_12.lc_trk_g2_2
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (38 9)  (854 201)  (854 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.wire_logic_cluster/lc_5/out <X> T_16_12.lc_trk_g2_5
 (21 10)  (837 202)  (837 202)  routing T_16_12.wire_logic_cluster/lc_7/out <X> T_16_12.lc_trk_g2_7
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 202)  (841 202)  routing T_16_12.bnl_op_6 <X> T_16_12.lc_trk_g2_6
 (28 10)  (844 202)  (844 202)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 202)  (847 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 202)  (849 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 202)  (850 202)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (45 10)  (861 202)  (861 202)  LC_5 Logic Functioning bit
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.bnl_op_6 <X> T_16_12.lc_trk_g2_6
 (26 11)  (842 203)  (842 203)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 203)  (846 203)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 203)  (848 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (852 203)  (852 203)  LC_5 Logic Functioning bit
 (37 11)  (853 203)  (853 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 205)  (840 205)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g3_2
 (25 13)  (841 205)  (841 205)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g3_2
 (15 14)  (831 206)  (831 206)  routing T_16_12.tnl_op_5 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (28 14)  (844 206)  (844 206)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (14 15)  (830 207)  (830 207)  routing T_16_12.tnl_op_4 <X> T_16_12.lc_trk_g3_4
 (15 15)  (831 207)  (831 207)  routing T_16_12.tnl_op_4 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (834 207)  (834 207)  routing T_16_12.tnl_op_5 <X> T_16_12.lc_trk_g3_5
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 207)  (840 207)  routing T_16_12.tnl_op_6 <X> T_16_12.lc_trk_g3_6
 (25 15)  (841 207)  (841 207)  routing T_16_12.tnl_op_6 <X> T_16_12.lc_trk_g3_6
 (26 15)  (842 207)  (842 207)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_12_11

 (2 8)  (602 184)  (602 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_11

 (17 0)  (779 176)  (779 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 176)  (780 176)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g0_1
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 177)  (786 177)  routing T_15_11.top_op_2 <X> T_15_11.lc_trk_g0_2
 (25 1)  (787 177)  (787 177)  routing T_15_11.top_op_2 <X> T_15_11.lc_trk_g0_2
 (27 1)  (789 177)  (789 177)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 177)  (790 177)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 177)  (795 177)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.input_2_0
 (37 1)  (799 177)  (799 177)  LC_0 Logic Functioning bit
 (38 1)  (800 177)  (800 177)  LC_0 Logic Functioning bit
 (40 1)  (802 177)  (802 177)  LC_0 Logic Functioning bit
 (43 1)  (805 177)  (805 177)  LC_0 Logic Functioning bit
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (784 178)  (784 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 178)  (786 178)  routing T_15_11.top_op_7 <X> T_15_11.lc_trk_g0_7
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 178)  (792 178)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (40 2)  (802 178)  (802 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (14 3)  (776 179)  (776 179)  routing T_15_11.top_op_4 <X> T_15_11.lc_trk_g0_4
 (15 3)  (777 179)  (777 179)  routing T_15_11.top_op_4 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (783 179)  (783 179)  routing T_15_11.top_op_7 <X> T_15_11.lc_trk_g0_7
 (28 3)  (790 179)  (790 179)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 179)  (791 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 179)  (792 179)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 179)  (793 179)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 179)  (794 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (38 3)  (800 179)  (800 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (40 3)  (802 179)  (802 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (15 4)  (777 180)  (777 180)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g1_1
 (17 4)  (779 180)  (779 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (783 180)  (783 180)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 180)  (788 180)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 180)  (795 180)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 180)  (797 180)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.input_2_2
 (37 4)  (799 180)  (799 180)  LC_2 Logic Functioning bit
 (42 4)  (804 180)  (804 180)  LC_2 Logic Functioning bit
 (43 4)  (805 180)  (805 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (18 5)  (780 181)  (780 181)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g1_1
 (26 5)  (788 181)  (788 181)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 181)  (790 181)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 181)  (794 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 181)  (796 181)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.input_2_2
 (36 5)  (798 181)  (798 181)  LC_2 Logic Functioning bit
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (43 5)  (805 181)  (805 181)  LC_2 Logic Functioning bit
 (14 6)  (776 182)  (776 182)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g1_4
 (15 6)  (777 182)  (777 182)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g1_5
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (788 182)  (788 182)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 183)  (780 183)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g1_5
 (27 7)  (789 183)  (789 183)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 183)  (802 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (14 8)  (776 184)  (776 184)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g2_0
 (15 8)  (777 184)  (777 184)  routing T_15_11.tnr_op_1 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (784 184)  (784 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 184)  (786 184)  routing T_15_11.tnr_op_3 <X> T_15_11.lc_trk_g2_3
 (26 8)  (788 184)  (788 184)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 184)  (795 184)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 184)  (797 184)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_4
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 185)  (794 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 185)  (795 185)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_4
 (35 9)  (797 185)  (797 185)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_4
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (40 9)  (802 185)  (802 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (787 186)  (787 186)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g2_6
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g1_1 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 186)  (795 186)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 186)  (797 186)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_5
 (40 10)  (802 186)  (802 186)  LC_5 Logic Functioning bit
 (21 11)  (783 187)  (783 187)  routing T_15_11.sp4_r_v_b_39 <X> T_15_11.lc_trk_g2_7
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 187)  (788 187)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 187)  (795 187)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_5
 (35 11)  (797 187)  (797 187)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_5
 (4 12)  (766 188)  (766 188)  routing T_15_11.sp4_h_l_44 <X> T_15_11.sp4_v_b_9
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 188)  (786 188)  routing T_15_11.tnr_op_3 <X> T_15_11.lc_trk_g3_3
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (50 12)  (812 188)  (812 188)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (767 189)  (767 189)  routing T_15_11.sp4_h_l_44 <X> T_15_11.sp4_v_b_9
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 189)  (785 189)  routing T_15_11.sp4_v_b_42 <X> T_15_11.lc_trk_g3_2
 (24 13)  (786 189)  (786 189)  routing T_15_11.sp4_v_b_42 <X> T_15_11.lc_trk_g3_2
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 189)  (793 189)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (21 14)  (783 190)  (783 190)  routing T_15_11.wire_logic_cluster/lc_7/out <X> T_15_11.lc_trk_g3_7
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 190)  (789 190)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 190)  (795 190)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (41 14)  (803 190)  (803 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (47 14)  (809 190)  (809 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (812 190)  (812 190)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 191)  (785 191)  routing T_15_11.sp4_v_b_46 <X> T_15_11.lc_trk_g3_6
 (24 15)  (786 191)  (786 191)  routing T_15_11.sp4_v_b_46 <X> T_15_11.lc_trk_g3_6
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 191)  (792 191)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (38 15)  (800 191)  (800 191)  LC_7 Logic Functioning bit
 (41 15)  (803 191)  (803 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit


LogicTile_24_11

 (3 9)  (1255 185)  (1255 185)  routing T_24_11.sp12_h_l_22 <X> T_24_11.sp12_v_b_1


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_15_10

 (21 2)  (783 162)  (783 162)  routing T_15_10.sp4_v_b_7 <X> T_15_10.lc_trk_g0_7
 (22 2)  (784 162)  (784 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 162)  (785 162)  routing T_15_10.sp4_v_b_7 <X> T_15_10.lc_trk_g0_7
 (15 7)  (777 167)  (777 167)  routing T_15_10.sp4_v_t_9 <X> T_15_10.lc_trk_g1_4
 (16 7)  (778 167)  (778 167)  routing T_15_10.sp4_v_t_9 <X> T_15_10.lc_trk_g1_4
 (17 7)  (779 167)  (779 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 8)  (788 168)  (788 168)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 168)  (793 168)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 168)  (798 168)  LC_4 Logic Functioning bit
 (37 8)  (799 168)  (799 168)  LC_4 Logic Functioning bit
 (38 8)  (800 168)  (800 168)  LC_4 Logic Functioning bit
 (39 8)  (801 168)  (801 168)  LC_4 Logic Functioning bit
 (40 8)  (802 168)  (802 168)  LC_4 Logic Functioning bit
 (42 8)  (804 168)  (804 168)  LC_4 Logic Functioning bit
 (48 8)  (810 168)  (810 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (788 169)  (788 169)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 169)  (790 169)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 169)  (791 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 169)  (793 169)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 169)  (798 169)  LC_4 Logic Functioning bit
 (37 9)  (799 169)  (799 169)  LC_4 Logic Functioning bit
 (38 9)  (800 169)  (800 169)  LC_4 Logic Functioning bit
 (39 9)  (801 169)  (801 169)  LC_4 Logic Functioning bit
 (41 9)  (803 169)  (803 169)  LC_4 Logic Functioning bit
 (43 9)  (805 169)  (805 169)  LC_4 Logic Functioning bit
 (22 11)  (784 171)  (784 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 171)  (785 171)  routing T_15_10.sp4_v_b_46 <X> T_15_10.lc_trk_g2_6
 (24 11)  (786 171)  (786 171)  routing T_15_10.sp4_v_b_46 <X> T_15_10.lc_trk_g2_6
 (26 14)  (788 174)  (788 174)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 174)  (793 174)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 174)  (794 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 174)  (795 174)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 174)  (798 174)  LC_7 Logic Functioning bit
 (38 14)  (800 174)  (800 174)  LC_7 Logic Functioning bit
 (40 14)  (802 174)  (802 174)  LC_7 Logic Functioning bit
 (41 14)  (803 174)  (803 174)  LC_7 Logic Functioning bit
 (42 14)  (804 174)  (804 174)  LC_7 Logic Functioning bit
 (43 14)  (805 174)  (805 174)  LC_7 Logic Functioning bit
 (52 14)  (814 174)  (814 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (789 175)  (789 175)  routing T_15_10.lc_trk_g1_4 <X> T_15_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 175)  (791 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 175)  (793 175)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 175)  (799 175)  LC_7 Logic Functioning bit
 (39 15)  (801 175)  (801 175)  LC_7 Logic Functioning bit
 (40 15)  (802 175)  (802 175)  LC_7 Logic Functioning bit
 (41 15)  (803 175)  (803 175)  LC_7 Logic Functioning bit
 (42 15)  (804 175)  (804 175)  LC_7 Logic Functioning bit
 (43 15)  (805 175)  (805 175)  LC_7 Logic Functioning bit


LogicTile_19_10

 (3 5)  (985 165)  (985 165)  routing T_19_10.sp12_h_l_23 <X> T_19_10.sp12_h_r_0


LogicTile_31_10

 (3 1)  (1621 161)  (1621 161)  routing T_31_10.sp12_h_l_23 <X> T_31_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (769 156)  (769 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_16_9

 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (3 7)  (819 151)  (819 151)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (3 8)  (657 136)  (657 136)  routing T_13_8.sp12_v_t_22 <X> T_13_8.sp12_v_b_1


LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_16_7

 (36 0)  (852 112)  (852 112)  LC_0 Logic Functioning bit
 (37 0)  (853 112)  (853 112)  LC_0 Logic Functioning bit
 (38 0)  (854 112)  (854 112)  LC_0 Logic Functioning bit
 (39 0)  (855 112)  (855 112)  LC_0 Logic Functioning bit
 (40 0)  (856 112)  (856 112)  LC_0 Logic Functioning bit
 (41 0)  (857 112)  (857 112)  LC_0 Logic Functioning bit
 (42 0)  (858 112)  (858 112)  LC_0 Logic Functioning bit
 (43 0)  (859 112)  (859 112)  LC_0 Logic Functioning bit
 (36 1)  (852 113)  (852 113)  LC_0 Logic Functioning bit
 (37 1)  (853 113)  (853 113)  LC_0 Logic Functioning bit
 (38 1)  (854 113)  (854 113)  LC_0 Logic Functioning bit
 (39 1)  (855 113)  (855 113)  LC_0 Logic Functioning bit
 (40 1)  (856 113)  (856 113)  LC_0 Logic Functioning bit
 (41 1)  (857 113)  (857 113)  LC_0 Logic Functioning bit
 (42 1)  (858 113)  (858 113)  LC_0 Logic Functioning bit
 (43 1)  (859 113)  (859 113)  LC_0 Logic Functioning bit
 (46 1)  (862 113)  (862 113)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0


LogicTile_20_7

 (4 0)  (1040 112)  (1040 112)  routing T_20_7.sp4_h_l_37 <X> T_20_7.sp4_v_b_0
 (5 1)  (1041 113)  (1041 113)  routing T_20_7.sp4_h_l_37 <X> T_20_7.sp4_v_b_0


LogicTile_31_7

 (19 2)  (1637 114)  (1637 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_12_6

 (2 4)  (602 100)  (602 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_6

 (8 11)  (770 107)  (770 107)  routing T_15_6.sp4_h_l_42 <X> T_15_6.sp4_v_t_42


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_4_5

 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_v_b_0 <X> T_4_5.sp12_v_t_23


RAM_Tile_8_5

 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_v_t_23


LogicTile_15_5

 (3 12)  (765 92)  (765 92)  routing T_15_5.sp12_v_t_22 <X> T_15_5.sp12_h_r_1


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_24_5

 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


LogicTile_26_5

 (2 14)  (1350 94)  (1350 94)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_5

 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_v_t_23


LogicTile_29_5

 (4 9)  (1514 89)  (1514 89)  routing T_29_5.sp4_h_l_47 <X> T_29_5.sp4_h_r_6
 (6 9)  (1516 89)  (1516 89)  routing T_29_5.sp4_h_l_47 <X> T_29_5.sp4_h_r_6


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_43 <X> T_33_5.span4_vert_b_3


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


LogicTile_16_4

 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_31_4

 (10 8)  (1628 72)  (1628 72)  routing T_31_4.sp4_v_t_39 <X> T_31_4.sp4_h_r_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0



IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_15_3

 (3 4)  (765 52)  (765 52)  routing T_15_3.sp12_v_t_23 <X> T_15_3.sp12_h_r_0


LogicTile_19_3

 (2 0)  (984 48)  (984 48)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_37 <X> T_20_3.sp4_v_b_0


LogicTile_22_3

 (11 12)  (1155 60)  (1155 60)  routing T_22_3.sp4_h_l_40 <X> T_22_3.sp4_v_b_11
 (13 12)  (1157 60)  (1157 60)  routing T_22_3.sp4_h_l_40 <X> T_22_3.sp4_v_b_11
 (12 13)  (1156 61)  (1156 61)  routing T_22_3.sp4_h_l_40 <X> T_22_3.sp4_v_b_11


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 50)  (1734 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_13_2

 (19 7)  (673 39)  (673 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_2

 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 2)  (185 12)  (185 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0



IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0



IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (689 13)  (689 13)  routing T_13_0.span4_vert_31 <X> T_13_0.span4_horz_r_1
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_5 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g1_5 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 12)  (833 3)  (833 3)  routing T_16_0.span4_horz_r_13 <X> T_16_0.lc_trk_g1_5
 (7 12)  (835 3)  (835 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (836 3)  (836 3)  routing T_16_0.span4_horz_r_13 <X> T_16_0.lc_trk_g1_5
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_35 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_35 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_35 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (6 12)  (1270 3)  (1270 3)  routing T_24_0.span12_vert_21 <X> T_24_0.lc_trk_g1_5
 (7 12)  (1271 3)  (1271 3)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
 (8 13)  (1272 2)  (1272 2)  routing T_24_0.span12_vert_21 <X> T_24_0.lc_trk_g1_5


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 2)  (1461 12)  (1461 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


