Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:54:30 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.069        0.000                      0                11314        0.041        0.000                      0                11314        2.927        0.000                       0                  5324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.069        0.000                      0                11314        0.041        0.000                      0                11314        2.927        0.000                       0                  5324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.710ns (35.250%)  route 3.141ns (64.750%))
  Logic Levels:           13  (CARRY8=4 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.958 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.986    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.131 r  add3/mem_reg_0_7_24_24_i_2/O[5]
                         net (fo=1, routed)           0.309     4.440    fsm4/out[29]
    SLICE_X20Y67         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     4.555 r  fsm4/mem_reg_0_7_29_29_i_1__0/O
                         net (fo=1, routed)           0.332     4.887    y0/mem_reg_0_7_29_29/D
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_29_29/WCLK
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y64         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y0/mem_reg_0_7_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.659ns (34.934%)  route 3.090ns (65.066%))
  Logic Levels:           13  (CARRY8=4 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.958 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.986    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.132 r  add3/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=1, routed)           0.205     4.337    fsm4/out[31]
    SLICE_X21Y67         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     4.400 r  fsm4/mem_reg_0_7_31_31_i_1__0/O
                         net (fo=1, routed)           0.385     4.785    y0/mem_reg_0_7_31_31/D
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_31_31/WCLK
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y64         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.727ns (37.228%)  route 2.912ns (62.772%))
  Logic Levels:           11  (CARRY8=2 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.029 r  add3/mem_reg_0_7_8_8_i_2/O[5]
                         net (fo=1, routed)           0.248     4.277    fsm4/out[13]
    SLICE_X23Y64         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     4.455 r  fsm4/mem_reg_0_7_13_13_i_1__0/O
                         net (fo=1, routed)           0.220     4.675    y0/mem_reg_0_7_13_13/D
    SLICE_X24Y64         RAMS32                                       r  y0/mem_reg_0_7_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_13_13/WCLK
    SLICE_X24Y64         RAMS32                                       r  y0/mem_reg_0_7_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y64         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y0/mem_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.612ns (34.734%)  route 3.029ns (65.266%))
  Logic Levels:           12  (CARRY8=3 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.080 r  add3/mem_reg_0_7_16_16_i_2/O[5]
                         net (fo=1, routed)           0.208     4.288    fsm4/out[21]
    SLICE_X22Y66         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.328 r  fsm4/mem_reg_0_7_21_21_i_1__0/O
                         net (fo=1, routed)           0.349     4.677    y0/mem_reg_0_7_21_21/D
    SLICE_X24Y64         RAMS32                                       r  y0/mem_reg_0_7_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_21_21/WCLK
    SLICE_X24Y64         RAMS32                                       r  y0/mem_reg_0_7_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y64         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    y0/mem_reg_0_7_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.620ns (35.149%)  route 2.989ns (64.851%))
  Logic Levels:           12  (CARRY8=3 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.064 r  add3/mem_reg_0_7_16_16_i_2/O[6]
                         net (fo=1, routed)           0.202     4.266    fsm4/out[22]
    SLICE_X22Y65         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.330 r  fsm4/mem_reg_0_7_22_22_i_1__0/O
                         net (fo=1, routed)           0.315     4.645    y0/mem_reg_0_7_22_22/D
    SLICE_X24Y64         RAMS32                                       r  y0/mem_reg_0_7_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_22_22/WCLK
    SLICE_X24Y64         RAMS32                                       r  y0/mem_reg_0_7_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y64         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y0/mem_reg_0_7_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.618ns (35.037%)  route 3.000ns (64.963%))
  Logic Levels:           13  (CARRY8=4 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.958 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.986    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.115 r  add3/mem_reg_0_7_24_24_i_2/O[6]
                         net (fo=1, routed)           0.305     4.420    fsm4/out[30]
    SLICE_X22Y64         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     4.459 r  fsm4/mem_reg_0_7_30_30_i_1__0/O
                         net (fo=1, routed)           0.195     4.654    y0/mem_reg_0_7_30_30/D
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_30_30/WCLK
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y64         RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y0/mem_reg_0_7_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.654    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.647ns (35.929%)  route 2.937ns (64.071%))
  Logic Levels:           13  (CARRY8=4 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.958 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.986    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.083 r  add3/mem_reg_0_7_24_24_i_2/O[1]
                         net (fo=1, routed)           0.195     4.278    fsm4/out[25]
    SLICE_X20Y67         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     4.378 r  fsm4/mem_reg_0_7_25_25_i_1__0/O
                         net (fo=1, routed)           0.242     4.620    y0/mem_reg_0_7_25_25/D
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_25_25/WCLK
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_25_25/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y64         RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.074     6.943    y0/mem_reg_0_7_25_25/SP
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.597ns (35.007%)  route 2.965ns (64.993%))
  Logic Levels:           13  (CARRY8=4 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.958 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.986    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.095 r  add3/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=1, routed)           0.190     4.285    fsm4/out[28]
    SLICE_X20Y67         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     4.323 r  fsm4/mem_reg_0_7_28_28_i_1__0/O
                         net (fo=1, routed)           0.275     4.598    y0/mem_reg_0_7_28_28/D
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_28_28/WCLK
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y64         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y0/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.576ns (34.584%)  route 2.981ns (65.416%))
  Logic Levels:           12  (CARRY8=3 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.044 r  add3/mem_reg_0_7_16_16_i_2/O[4]
                         net (fo=1, routed)           0.146     4.190    fsm4/out[20]
    SLICE_X21Y67         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.230 r  fsm4/mem_reg_0_7_20_20_i_1__0/O
                         net (fo=1, routed)           0.363     4.593    y0/mem_reg_0_7_20_20/D
    SLICE_X24Y64         RAMS32                                       r  y0/mem_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_20_20/WCLK
    SLICE_X24Y64         RAMS32                                       r  y0/mem_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y64         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 fsm9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_27_27/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.592ns (34.844%)  route 2.977ns (65.157%))
  Logic Levels:           13  (CARRY8=4 LUT3=3 LUT4=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.036     0.036    fsm9/clk
    SLICE_X22Y69         FDRE                                         r  fsm9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[0]/Q
                         net (fo=13, routed)          0.531     0.663    fsm9/fsm9_out[0]
    SLICE_X22Y70         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     0.743 f  fsm9/y_int0_write_en_INST_0_i_3/O
                         net (fo=7, routed)           0.270     1.013    cond_stored4/done_reg
    SLICE_X21Y72         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     1.161 f  cond_stored4/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=9, routed)           0.113     1.274    fsm8/done_reg_0
    SLICE_X21Y72         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     1.354 f  fsm8/x_int0_write_en_INST_0_i_1/O
                         net (fo=5, routed)           0.305     1.659    fsm8/out_reg[0]_0
    SLICE_X24Y71         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.841 r  fsm8/out[31]_i_1__16/O
                         net (fo=36, routed)          0.335     2.176    i00/y_sh_read0_0_write_en
    SLICE_X23Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     2.274 r  i00/mem_reg_0_7_0_0_i_11/O
                         net (fo=1, routed)           0.114     2.388    fsm5/out_reg[31]
    SLICE_X22Y67         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.564 r  fsm5/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.394     2.958    y0/mem_reg_0_7_1_1/A0
    SLICE_X24Y64         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     3.154 r  y0/mem_reg_0_7_1_1/SP/O
                         net (fo=4, routed)           0.344     3.498    add3/read_data[1]
    SLICE_X21Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.613 r  add3/mem_reg_0_7_0_0_i_29/O
                         net (fo=1, routed)           0.010     3.623    add3/mem_reg_0_7_0_0_i_29_n_0
    SLICE_X21Y63         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.856 r  add3/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.884    add3/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X21Y64         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.907 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.935    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.958 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.986    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.090 r  add3/mem_reg_0_7_24_24_i_2/O[3]
                         net (fo=1, routed)           0.245     4.335    fsm4/out[27]
    SLICE_X20Y67         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     4.373 r  fsm4/mem_reg_0_7_27_27_i_1__0/O
                         net (fo=1, routed)           0.232     4.605    y0/mem_reg_0_7_27_27/D
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5387, unset)         0.052     7.052    y0/mem_reg_0_7_27_27/WCLK
    SLICE_X19Y64         RAMS32                                       r  y0/mem_reg_0_7_27_27/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X19Y64         RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    y0/mem_reg_0_7_27_27/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  2.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 j01/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j01/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.013     0.013    j01/clk
    SLICE_X27Y68         FDRE                                         r  j01/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j01/out_reg[0]/Q
                         net (fo=8, routed)           0.029     0.081    j01/Q[0]
    SLICE_X27Y68         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.101 r  j01/out[1]_i_1__16/O
                         net (fo=1, routed)           0.006     0.107    j01/j01_in[1]
    SLICE_X27Y68         FDRE                                         r  j01/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.019     0.019    j01/clk
    SLICE_X27Y68         FDRE                                         r  j01/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y68         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j01/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X18Y62         FDRE                                         r  mult_pipe3/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read3_0/out[15]
    SLICE_X18Y63         FDRE                                         r  bin_read3_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X18Y63         FDRE                                         r  bin_read3_0/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y63         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 j00/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.013     0.013    j00/clk
    SLICE_X26Y66         FDRE                                         r  j00/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j00/out_reg[0]/Q
                         net (fo=8, routed)           0.031     0.083    j00/Q[0]
    SLICE_X26Y66         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.103 r  j00/out[3]_i_2/O
                         net (fo=1, routed)           0.006     0.109    j00/j00_in[3]
    SLICE_X26Y66         FDRE                                         r  j00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.019     0.019    j00/clk
    SLICE_X26Y66         FDRE                                         r  j00/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y66         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    j00/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X23Y61         FDRE                                         r  mult_pipe1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.057     0.109    mult_pipe1/p_1_in[14]
    SLICE_X22Y61         FDRE                                         r  mult_pipe1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X22Y61         FDRE                                         r  mult_pipe1/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y61         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X27Y73         FDRE                                         r  bin_read0_0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read0_0/out_reg[23]/Q
                         net (fo=1, routed)           0.057     0.109    t1_0/out_reg[23]_1
    SLICE_X26Y73         FDRE                                         r  t1_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.019     0.019    t1_0/clk
    SLICE_X26Y73         FDRE                                         r  t1_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y73         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    t1_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t2_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.041ns (42.708%)  route 0.055ns (57.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.013     0.013    bin_read1_0/clk
    SLICE_X20Y62         FDRE                                         r  bin_read1_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  bin_read1_0/out_reg[10]/Q
                         net (fo=1, routed)           0.055     0.109    t2_0/out_reg[10]_1
    SLICE_X21Y62         FDRE                                         r  t2_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.019     0.019    t2_0/clk
    SLICE_X21Y62         FDRE                                         r  t2_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y62         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    t2_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.012     0.012    par_done_reg/clk
    SLICE_X26Y70         FDRE                                         r  par_done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset/par_done_reg_out
    SLICE_X26Y70         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset/out[0]_i_1__14/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg/out_reg[0]_0
    SLICE_X26Y70         FDRE                                         r  par_done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.018     0.018    par_done_reg/clk
    SLICE_X26Y70         FDRE                                         r  par_done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y70         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg20/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg20/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.012     0.012    par_done_reg20/clk
    SLICE_X22Y73         FDRE                                         r  par_done_reg20/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg20/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset8/par_done_reg20_out
    SLICE_X22Y73         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset8/out[0]_i_1__45/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg20/out_reg[0]_0
    SLICE_X22Y73         FDRE                                         r  par_done_reg20/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.018     0.018    par_done_reg20/clk
    SLICE_X22Y73         FDRE                                         r  par_done_reg20/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y73         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg20/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X23Y61         FDRE                                         r  mult_pipe1/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_reg[9]/Q
                         net (fo=1, routed)           0.059     0.110    bin_read1_0/Q[9]
    SLICE_X21Y61         FDRE                                         r  bin_read1_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X21Y61         FDRE                                         r  bin_read1_0/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y61         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X18Y69         FDRE                                         r  mult_pipe2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe2/out_reg[1]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read2_0/Q[1]
    SLICE_X18Y68         FDRE                                         r  bin_read2_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5387, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X18Y68         FDRE                                         r  bin_read2_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y68         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y72  tmp0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y72  tmp0/mem_reg_0_7_13_13/SP/CLK



