{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538090314761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538090314768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 20:18:34 2018 " "Processing started: Thu Sep 27 20:18:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538090314768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090314768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090314768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538090315308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538090315308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM1-BEHAVIOR " "Found design unit 1: SM1-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/SM1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325349 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM1 " "Found entity 1: SM1" {  } { { "SM1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/SM1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-comportamento " "Found design unit 1: relogio-comportamento" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325352 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_6_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_6_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6_to_1-rtl " "Found design unit 1: mux_6_to_1-rtl" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325356 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_6_to_1 " "Found entity 1: mux_6_to_1" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-simples " "Found design unit 1: fluxoDados-simples" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325359 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325362 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/registradorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325365 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/divisorGenerico.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/divisorGenerico.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325368 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325371 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_5_to_1-rtl " "Found design unit 1: mux_5_to_1-rtl" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325374 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_5_to_1 " "Found entity 1: mux_5_to_1" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-rtl " "Found design unit 1: mux_2-rtl" {  } { { "mux_2.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325376 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavioral " "Found design unit 1: clk_div-Behavioral" {  } { { "clk_div.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/clk_div.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325380 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/clk_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538090325380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538090325440 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LEDR relogio.vhd(12) " "VHDL Signal Declaration warning at relogio.vhd(12): used explicit default value for signal \"LEDR\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538090325441 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LEDG relogio.vhd(13) " "VHDL Signal Declaration warning at relogio.vhd(13): used explicit default value for signal \"LEDG\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538090325441 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxReset relogio.vhd(26) " "VHDL Signal Declaration warning at relogio.vhd(26): used explicit default value for signal \"auxReset\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538090325442 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sempre relogio.vhd(41) " "VHDL Signal Declaration warning at relogio.vhd(41): used explicit default value for signal \"sempre\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538090325442 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "but_divisor relogio.vhd(49) " "VHDL Signal Declaration warning at relogio.vhd(49): used explicit default value for signal \"but_divisor\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538090325442 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxOverFlow relogio.vhd(63) " "Verilog HDL or VHDL warning at relogio.vhd(63): object \"auxOverFlow\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538090325442 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_rapido relogio.vhd(138) " "VHDL Process Statement warning at relogio.vhd(138): signal \"seg_rapido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325446 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_normal relogio.vhd(140) " "VHDL Process Statement warning at relogio.vhd(140): signal \"seg_normal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325446 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_digital relogio.vhd(135) " "VHDL Process Statement warning at relogio.vhd(135): inferring latch(es) for signal or variable \"clk_digital\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538090325446 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DH_out_aux relogio.vhd(212) " "VHDL Process Statement warning at relogio.vhd(212): signal \"DH_out_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325446 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor_ajusta_aux relogio.vhd(194) " "VHDL Process Statement warning at relogio.vhd(194): inferring latch(es) for signal or variable \"valor_ajusta_aux\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538090325447 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_ajusta_aux\[0\] relogio.vhd(194) " "Inferred latch for \"valor_ajusta_aux\[0\]\" at relogio.vhd(194)" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325448 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_ajusta_aux\[1\] relogio.vhd(194) " "Inferred latch for \"valor_ajusta_aux\[1\]\" at relogio.vhd(194)" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325448 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_ajusta_aux\[2\] relogio.vhd(194) " "Inferred latch for \"valor_ajusta_aux\[2\]\" at relogio.vhd(194)" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325448 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_ajusta_aux\[3\] relogio.vhd(194) " "Inferred latch for \"valor_ajusta_aux\[3\]\" at relogio.vhd(194)" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325448 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_digital relogio.vhd(135) " "Inferred latch for \"clk_digital\" at relogio.vhd(135)" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325448 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fluxoDados fluxoDados:FD A:simples " "Elaborating entity \"fluxoDados\" using architecture \"A:simples\" for hierarchy \"fluxoDados:FD\"" {  } { { "relogio.vhd" "FD" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325473 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow fluxoDados.vhd(23) " "VHDL Signal Declaration warning at fluxoDados.vhd(23): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538090325474 "|relogio|fluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflowLocal fluxoDados.vhd(29) " "Verilog HDL or VHDL warning at fluxoDados.vhd(29): object \"overflowLocal\" assigned a value but never read" {  } { { "fluxoDados.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538090325475 "|relogio|fluxoDados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6_to_1 fluxoDados:FD\|mux_6_to_1:mux_6 " "Elaborating entity \"mux_6_to_1\" for hierarchy \"fluxoDados:FD\|mux_6_to_1:mux_6\"" {  } { { "fluxoDados.vhd" "mux_6" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux_6_to_1.vhd(37) " "VHDL Process Statement warning at mux_6_to_1.vhd(37): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325493 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux_6_to_1.vhd(38) " "VHDL Process Statement warning at mux_6_to_1.vhd(38): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325493 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux_6_to_1.vhd(39) " "VHDL Process Statement warning at mux_6_to_1.vhd(39): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325493 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux_6_to_1.vhd(40) " "VHDL Process Statement warning at mux_6_to_1.vhd(40): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325494 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E mux_6_to_1.vhd(41) " "VHDL Process Statement warning at mux_6_to_1.vhd(41): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325494 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F mux_6_to_1.vhd(42) " "VHDL Process Statement warning at mux_6_to_1.vhd(42): signal \"F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325494 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q mux_6_to_1.vhd(34) " "VHDL Process Statement warning at mux_6_to_1.vhd(34): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538090325494 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] mux_6_to_1.vhd(34) " "Inferred latch for \"q\[0\]\" at mux_6_to_1.vhd(34)" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325494 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] mux_6_to_1.vhd(34) " "Inferred latch for \"q\[1\]\" at mux_6_to_1.vhd(34)" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325494 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] mux_6_to_1.vhd(34) " "Inferred latch for \"q\[2\]\" at mux_6_to_1.vhd(34)" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325494 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] mux_6_to_1.vhd(34) " "Inferred latch for \"q\[3\]\" at mux_6_to_1.vhd(34)" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325494 "|relogio|fluxoDados:FD|mux_6_to_1:mux_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5_to_1 fluxoDados:FD\|mux_5_to_1:mux_5 " "Elaborating entity \"mux_5_to_1\" for hierarchy \"fluxoDados:FD\|mux_5_to_1:mux_5\"" {  } { { "fluxoDados.vhd" "mux_5" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325495 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux_5_to_1.vhd(38) " "VHDL Process Statement warning at mux_5_to_1.vhd(38): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux_5_to_1.vhd(39) " "VHDL Process Statement warning at mux_5_to_1.vhd(39): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C mux_5_to_1.vhd(40) " "VHDL Process Statement warning at mux_5_to_1.vhd(40): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D mux_5_to_1.vhd(41) " "VHDL Process Statement warning at mux_5_to_1.vhd(41): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E mux_5_to_1.vhd(42) " "VHDL Process Statement warning at mux_5_to_1.vhd(42): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q mux_5_to_1.vhd(35) " "VHDL Process Statement warning at mux_5_to_1.vhd(35): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] mux_5_to_1.vhd(35) " "Inferred latch for \"q\[0\]\" at mux_5_to_1.vhd(35)" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] mux_5_to_1.vhd(35) " "Inferred latch for \"q\[1\]\" at mux_5_to_1.vhd(35)" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] mux_5_to_1.vhd(35) " "Inferred latch for \"q\[2\]\" at mux_5_to_1.vhd(35)" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] mux_5_to_1.vhd(35) " "Inferred latch for \"q\[3\]\" at mux_5_to_1.vhd(35)" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090325496 "|relogio|fluxoDados:FD|mux_5_to_1:mux_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxoDados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxoDados:FD\|ULA:ULA\"" {  } { { "fluxoDados.vhd" "ULA" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 fluxoDados:FD\|mux_2:mux_2 " "Elaborating entity \"mux_2\" for hierarchy \"fluxoDados:FD\|mux_2:mux_2\"" {  } { { "fluxoDados.vhd" "mux_2" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fluxoDados:FD\|registradorGenerico:regDH " "Elaborating entity \"registradorGenerico\" for hierarchy \"fluxoDados:FD\|registradorGenerico:regDH\"" {  } { { "fluxoDados.vhd" "regDH" { Text "C:/Users/elisa/Desktop/relogio/fluxoDados.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display0\"" {  } { { "relogio.vhd" "display0" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM1 SM1:sequenciador " "Elaborating entity \"SM1\" for hierarchy \"SM1:sequenciador\"" {  } { { "relogio.vhd" "sequenciador" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:clk_1seg A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"divisorGenerico:clk_1seg\"" {  } { { "relogio.vhd" "clk_1seg" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:clk_rapido A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"divisorGenerico:clk_rapido\"" {  } { { "relogio.vhd" "clk_rapido" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090325650 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_digital~0 " "Found clock multiplexer clk_digital~0" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1538090325923 "|relogio|clk_digital~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1538090325923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux_5_to_1:mux_5\|q\[0\] " "LATCH primitive \"fluxoDados:FD\|mux_5_to_1:mux_5\|q\[0\]\" is permanently enabled" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538090326096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux_5_to_1:mux_5\|q\[1\] " "LATCH primitive \"fluxoDados:FD\|mux_5_to_1:mux_5\|q\[1\]\" is permanently enabled" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538090326096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux_5_to_1:mux_5\|q\[2\] " "LATCH primitive \"fluxoDados:FD\|mux_5_to_1:mux_5\|q\[2\]\" is permanently enabled" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538090326096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux_5_to_1:mux_5\|q\[3\] " "LATCH primitive \"fluxoDados:FD\|mux_5_to_1:mux_5\|q\[3\]\" is permanently enabled" {  } { { "mux_5_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_5_to_1.vhd" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538090326096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux_6_to_1:mux_6\|q\[0\] " "LATCH primitive \"fluxoDados:FD\|mux_6_to_1:mux_6\|q\[0\]\" is permanently enabled" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538090326096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux_6_to_1:mux_6\|q\[1\] " "LATCH primitive \"fluxoDados:FD\|mux_6_to_1:mux_6\|q\[1\]\" is permanently enabled" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538090326096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux_6_to_1:mux_6\|q\[2\] " "LATCH primitive \"fluxoDados:FD\|mux_6_to_1:mux_6\|q\[2\]\" is permanently enabled" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538090326096 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux_6_to_1:mux_6\|q\[3\] " "LATCH primitive \"fluxoDados:FD\|mux_6_to_1:mux_6\|q\[3\]\" is permanently enabled" {  } { { "mux_6_to_1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/mux_6_to_1.vhd" 34 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538090326096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valor_ajusta_aux\[1\] " "Latch valor_ajusta_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SM1:sequenciador\|WideOr21 " "Ports D and ENA on the latch are fed by the same signal SM1:sequenciador\|WideOr21" {  } { { "SM1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/SM1.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538090326335 ""}  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538090326335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valor_ajusta_aux\[3\] " "Latch valor_ajusta_aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SM1:sequenciador\|WideOr20 " "Ports D and ENA on the latch are fed by the same signal SM1:sequenciador\|WideOr20" {  } { { "SM1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/SM1.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538090326335 ""}  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538090326335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valor_ajusta_aux\[0\] " "Latch valor_ajusta_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SM1:sequenciador\|WideOr21 " "Ports D and ENA on the latch are fed by the same signal SM1:sequenciador\|WideOr21" {  } { { "SM1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/SM1.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538090326335 ""}  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538090326335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "valor_ajusta_aux\[2\] " "Latch valor_ajusta_aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SM1:sequenciador\|WideOr21 " "Ports D and ENA on the latch are fed by the same signal SM1:sequenciador\|WideOr21" {  } { { "SM1.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/SM1.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538090326335 ""}  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 194 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538090326335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538090326417 "|relogio|HEX7[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538090326417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538090326510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538090327282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538090327282 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/elisa/Desktop/relogio/relogio.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538090327498 "|relogio|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538090327498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "359 " "Implemented 359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538090327498 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538090327498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538090327498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538090327498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538090327573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 20:18:47 2018 " "Processing ended: Thu Sep 27 20:18:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538090327573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538090327573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538090327573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538090327573 ""}
