// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "12/05/2020 10:18:42"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test_VGA (
	clk,
	rst,
	VGA_Hsync_n,
	VGA_Vsync_n,
	VGA_R,
	VGA_G,
	VGA_B,
	clkout,
	bntr,
	bntl);
input 	clk;
input 	rst;
output 	VGA_Hsync_n;
output 	VGA_Vsync_n;
output 	VGA_R;
output 	VGA_G;
output 	VGA_B;
output 	clkout;
input 	bntr;
input 	bntl;

// Design Ports Information
// rst	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Hsync_n	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Vsync_n	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clkout	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bntr	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bntl	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \bntr~input_o ;
wire \bntl~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk25|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \~GND~combout ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clkout_outclk ;
wire [4:0] \clk25|altpll_component|auto_generated|wire_pll1_clk ;

wire [17:0] \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [4:0] \clk25|altpll_component|auto_generated|pll1_CLK_bus ;

assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a7  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \DP_RAM|ram_rtl_0|auto_generated|ram_block1a8  = \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];

assign \clk25|altpll_component|auto_generated|wire_pll1_clk [0] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk25|altpll_component|auto_generated|wire_pll1_clk [1] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk25|altpll_component|auto_generated|wire_pll1_clk [2] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk25|altpll_component|auto_generated|wire_pll1_clk [3] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk25|altpll_component|auto_generated|wire_pll1_clk [4] = \clk25|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \VGA_Hsync_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Hsync_n),
	.obar());
// synopsys translate_off
defparam \VGA_Hsync_n~output .bus_hold = "false";
defparam \VGA_Hsync_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \VGA_Vsync_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Vsync_n),
	.obar());
// synopsys translate_off
defparam \VGA_Vsync_n~output .bus_hold = "false";
defparam \VGA_Vsync_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \VGA_R~output (
	.i(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R),
	.obar());
// synopsys translate_off
defparam \VGA_R~output .bus_hold = "false";
defparam \VGA_R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \VGA_G~output (
	.i(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G),
	.obar());
// synopsys translate_off
defparam \VGA_G~output .bus_hold = "false";
defparam \VGA_G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \VGA_B~output (
	.i(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B),
	.obar());
// synopsys translate_off
defparam \VGA_B~output .bus_hold = "false";
defparam \VGA_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \clkout~output (
	.i(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clkout_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clkout),
	.obar());
// synopsys translate_off
defparam \clkout~output .bus_hold = "false";
defparam \clkout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk25|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clk25|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk25|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk25|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk25|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk25|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk25|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \clk25|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk25|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \clk25|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clk25|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk25|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk25|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk25|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk25|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_divide_by = 12;
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \clk25|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk25|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk25|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \clk25|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \clk25|altpll_component|auto_generated|pll1 .m = 25;
defparam \clk25|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk25|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk25|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk25|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk25|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk25|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk25|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk25|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk25|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk25|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 416;
defparam \clk25|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk25|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DP_RAM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ALTSYNCRAM";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 18;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 1;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 18;
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 36'h000080002;
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clkout (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk25|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clkout_outclk ));
// synopsys translate_off
defparam \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clkout .clock_type = "external clock output";
defparam \clk25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clkout .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \bntr~input (
	.i(bntr),
	.ibar(gnd),
	.o(\bntr~input_o ));
// synopsys translate_off
defparam \bntr~input .bus_hold = "false";
defparam \bntr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \bntl~input (
	.i(bntl),
	.ibar(gnd),
	.o(\bntl~input_o ));
// synopsys translate_off
defparam \bntl~input .bus_hold = "false";
defparam \bntl~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
