{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2240 -y 650 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2240 -y 510 -defaultsOSRD
preplace port FPGA_MCU_SPI -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port FPGA_SPI1 -pg 1 -lvl 8 -x 2240 -y 80 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port PTP_CLK_OUT -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port PTP_TRG_FPGA -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace port AD1_RST -pg 1 -lvl 8 -x 2240 -y 100 -defaultsOSRD
preplace port CH_SEL_A0 -pg 1 -lvl 8 -x 2240 -y 120 -defaultsOSRD
preplace port CH_SEL_A1 -pg 1 -lvl 8 -x 2240 -y 140 -defaultsOSRD
preplace port CH_SEL_A2 -pg 1 -lvl 8 -x 2240 -y 160 -defaultsOSRD
preplace port EN_TCH_A -pg 1 -lvl 8 -x 2240 -y 180 -defaultsOSRD
preplace port EN_PCH_A -pg 1 -lvl 8 -x 2240 -y 200 -defaultsOSRD
preplace port EN_TCH_B -pg 1 -lvl 8 -x 2240 -y 220 -defaultsOSRD
preplace port EN_PCH_B -pg 1 -lvl 8 -x 2240 -y 240 -defaultsOSRD
preplace port FPGA_DAT_FIN -pg 1 -lvl 8 -x 2240 -y 1000 -defaultsOSRD
preplace port FMC -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace portBus FPGA_MCU_RST -pg 1 -lvl 8 -x 2240 -y 1560 -defaultsOSRD
preplace portBus FPGA_LED -pg 1 -lvl 8 -x 2240 -y 1250 -defaultsOSRD
preplace portBus FPGA_RUN -pg 1 -lvl 8 -x 2240 -y 1360 -defaultsOSRD
preplace portBus FPGA_TEST -pg 1 -lvl 8 -x 2240 -y 1460 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1810 -y 360 -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 6 -x 1810 -y 510 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1430 -y 420 -defaultsOSRD
preplace inst axi_quad_spi -pg 1 -lvl 6 -x 1810 -y 670 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 2090 -y 360 -defaultsOSRD
preplace inst clk_wiz_gclk -pg 1 -lvl 1 -x 120 -y 510 -defaultsOSRD
preplace inst jtag_axi -pg 1 -lvl 4 -x 1040 -y 270 -defaultsOSRD
preplace inst proc_sys_reset_gclk -pg 1 -lvl 2 -x 410 -y 610 -swap {0 4 2 3 1 7 8 9 5 6} -defaultsOSRD
preplace inst c_counter_binary_gclk_led -pg 1 -lvl 5 -x 1430 -y 830 -defaultsOSRD
preplace inst clk_wiz_ptp_clk -pg 1 -lvl 3 -x 730 -y 780 -swap {0 2 1} -defaultsOSRD
preplace inst proc_sys_reset_ptp -pg 1 -lvl 4 -x 1040 -y 740 -swap {4 2 0 1 3 8 6 9 7 5} -defaultsOSRD
preplace inst c_counter_binary_ptp_led -pg 1 -lvl 5 -x 1430 -y 1230 -swap {1 0 2} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2090 -y 1560 -defaultsOSRD
preplace inst xlconstant_run -pg 1 -lvl 7 -x 2090 -y 1360 -defaultsOSRD
preplace inst xlconstant_test -pg 1 -lvl 7 -x 2090 -y 1460 -defaultsOSRD
preplace inst xlconcat_leds -pg 1 -lvl 7 -x 2090 -y 1250 -defaultsOSRD
preplace inst c_counter_binary_pps -pg 1 -lvl 7 -x 2090 -y 1130 -defaultsOSRD
preplace inst axi_ads868x_0 -pg 1 -lvl 6 -x 1810 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 38 37 39 40 41 42 43 44 45 46 47} -defaultsOSRD
preplace inst pps_receiver_1 -pg 1 -lvl 5 -x 1430 -y 1100 -swap {1 0 2 3 4 5} -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 6 -x 1810 -y 1160 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 6 -x 1810 -y 1260 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 5 -x 1430 -y 970 -defaultsOSRD
preplace inst axis_axi_master_1 -pg 1 -lvl 4 -x 1040 -y 430 -defaultsOSRD
preplace inst axis_spi_slave2_0 -pg 1 -lvl 3 -x 730 -y 460 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 6 -x 1810 -y 830 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst dummy_fmc_0 -pg 1 -lvl 7 -x 2090 -y 990 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 14 13 15} -defaultsOSRD
preplace inst fmc_slv_if_0 -pg 1 -lvl 4 -x 1040 -y 960 -defaultsOSRD
preplace netloc gclk_100m 1 1 5 230 490 590 560 840 340 1250 210 1640
preplace netloc clk_wiz_locked 1 1 1 220 530n
preplace netloc ARESETN_1 1 2 3 N 570 850J 540 1240
preplace netloc fpga_rst_s 1 0 4 NJ 650 230 710 NJ 710 840J
preplace netloc a7_gclk_s 1 0 1 NJ 510
preplace netloc gclk_20m 1 1 5 NJ 510 610J 590 850J 620 1240J 660 N
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 1670 760 1950
preplace netloc pro_rst_50_peripheral_aresetn 1 2 4 600 580 860 610 1280J 630 1660
preplace netloc pro_rst_50_peripheral_reset 1 2 3 600 640 NJ 640 1230J
preplace netloc ptp_clk_s 1 0 3 NJ 780 NJ 780 NJ
preplace netloc clk_wiz_ptp_clk_locked 1 3 1 860 760n
preplace netloc clk_wiz_ptp_clk_clk_out1 1 3 4 850 630 1260 650 1650 1030 1950
preplace netloc proc_sys_reset_ptp_peripheral_reset 1 4 1 1220 780n
preplace netloc xlconstant_0_dout 1 7 1 NJ 1560
preplace netloc fpga_led_s 1 7 1 NJ 1250
preplace netloc fpga_run_s 1 7 1 NJ 1360
preplace netloc fpga_test_s 1 7 1 NJ 1460
preplace netloc pps_in_0_1 1 0 5 NJ 1120 NJ 1120 NJ 1120 NJ 1120 NJ
preplace netloc pps_receiver_0_pps_out 1 5 2 1600 1040 1960
preplace netloc M03_ARESETN_1 1 4 3 1270 640 1610 1020 NJ
preplace netloc axi_ads868x_0_RST_PD_N 1 6 2 NJ 100 NJ
preplace netloc axi_ads868x_0_CH_SEL_A0 1 6 2 NJ 120 NJ
preplace netloc axi_ads868x_0_CH_SEL_A1 1 6 2 NJ 140 NJ
preplace netloc axi_ads868x_0_CH_SEL_A2 1 6 2 NJ 160 NJ
preplace netloc axi_ads868x_0_EN_TCH_A 1 6 2 NJ 180 NJ
preplace netloc axi_ads868x_0_EN_PCH_A 1 6 2 NJ 200 NJ
preplace netloc axi_ads868x_0_EN_TCH_B 1 6 2 NJ 220 NJ
preplace netloc axi_ads868x_0_EN_PCH_B 1 6 2 NJ 240 NJ
preplace netloc c_counter_binary_gclk_led_Q 1 5 1 1580 830n
preplace netloc xlslice_0_Dout 1 6 1 1960J 1160n
preplace netloc xlslice_1_Dout 1 6 1 NJ 1260
preplace netloc c_counter_binary_ptp_led_Q 1 5 1 1630 1230n
preplace netloc dummy_fmc_0_ts_irq 1 7 1 NJ 1000
preplace netloc axi_intc_0_interrupt 1 6 2 NJ 510 NJ
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 NJ 650 NJ
preplace netloc axis_axi_master_1_M_AXI_LITE 1 4 1 1230 290n
preplace netloc SPI_0_1 1 0 3 NJ 430 NJ 430 NJ
preplace netloc jtag_axi_M_AXI 1 4 1 N 270
preplace netloc dds_compiler_0_M_AXIS_DATA 1 6 1 1950 830n
preplace netloc axis_axi_master_1_M_AXIS 1 2 3 620 550 NJ 550 1220
preplace netloc dummy_fmc_0_bram 1 4 4 1280 900 NJ 900 NJ 900 2220
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1630 390n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 370
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 1620 410n
preplace netloc axi_ads868x_0_spi_1 1 6 2 NJ 80 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 350
preplace netloc fmc_slv_if_0_bram 1 4 1 NJ 960
preplace netloc axi_interconnect_M02_AXI 1 5 1 1590 340n
preplace netloc axi_interconnect_M03_AXI 1 5 1 1580 120n
preplace netloc axis_spi_slave2_0_axis_rx 1 3 1 850 410n
preplace netloc FMC_0_1 1 0 4 NJ 960 NJ 960 NJ 960 NJ
levelinfo -pg 1 0 120 410 730 1040 1430 1810 2090 2240
pagesize -pg 1 -db -bbox -sgen -160 0 2440 1620
",
   "Color Coded_ScaleFactor":"0.423173",
   "Color Coded_TopLeft":"-522,343",
   "Default View_ScaleFactor":"0.528497",
   "Default View_TopLeft":"-125,-97",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.567718",
   "Grouping and No Loops_TopLeft":"-123,-176",
   "No Loops_ScaleFactor":"0.547406",
   "No Loops_TopLeft":"-124,-194",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.5625",
   "Reduced Jogs_TopLeft":"-124,-165",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2020 -y 390 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2020 -y 230 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace inst jtag_axi -pg 1 -lvl 3 -x 660 -y 80 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1250 -y 200 -defaultsOSRD
preplace inst axi_quad_spi -pg 1 -lvl 6 -x 1598 -y 410 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 400 -defaultsOSRD
preplace inst pro_rst_50 -pg 1 -lvl 2 -x 390 -y 170 -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 6 -x 1598 -y 230 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 1870 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1598 -y 80 -defaultsOSRD
preplace inst axi_vip -pg 1 -lvl 4 -x 870 -y 100 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 5 200 70 560 10 760 20 970 360 1420
preplace netloc clk_wiz_locked 1 1 1 210 190n
preplace netloc ARESETN_1 1 2 3 N 190 770 10 980
preplace netloc reset_rtl_0_1 1 0 2 NJ 150 NJ
preplace netloc A7_GCLK_1 1 0 1 NJ 400
preplace netloc clk_wiz_clk_out2 1 1 5 NJ 400 NJ 400 NJ 400 NJ 400 N
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 1440 320 1740
preplace netloc pro_rst_50_peripheral_aresetn 1 2 4 560 370 NJ 370 NJ 370 1430
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1410 180n
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 NJ 390 NJ
preplace netloc axi_interconnect_M02_AXI 1 5 1 1400 60n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 N 200
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 70
preplace netloc axi_intc_0_interrupt 1 6 2 NJ 230 NJ
preplace netloc axi_vip_0_M_AXI 1 4 1 N 100
preplace netloc jtag_axi_M_AXI 1 3 1 N 80
preplace cgraphic comment_0 place bot -46 -18 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 110 390 660 870 1250 1598 1870 2020
pagesize -pg 1 -db -bbox -sgen -130 0 2200 690
"
}
{
   """"""""""""""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""""""""""":"3",
   """"""""""""""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""""""""""":"5",
   """"""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""""""""""":"2",
   """"""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""":"2",
   """"""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""":"1"
}
