Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:13:29 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/UniformILPNew/fir_gen_UniformILPNew_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 Delay1No2_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 1.052ns (32.570%)  route 2.178ns (67.430%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 6.732 - 4.000 ) 
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.313ns (routing 0.955ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.868ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2118, routed)        2.313     3.264    Delay1No2_instance/clk_IBUF_BUFG
    SLICE_X119Y376       FDCE                                         r  Delay1No2_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y376       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.343 r  Delay1No2_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.395     3.738    Delay1No2_instance/Q[18]
    SLICE_X122Y375       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     3.887 r  Delay1No2_instance/geqOp_carry__0_i_15__0/O
                         net (fo=1, routed)           0.016     3.903    Add_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X122Y375       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.093 r  Add_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.119    Add_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y376       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.171 r  Add_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.360     4.531    Delay1No2_instance/CO[0]
    SLICE_X120Y376       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.596 r  Delay1No2_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.258     4.854    Delay1No2_instance/Add_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X120Y376       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.951 r  Delay1No2_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.100     5.051    Delay1No2_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X120Y375       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     5.140 r  Delay1No2_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.319     5.459    Delay1No3_instance/shiftVal__5[0]
    SLICE_X123Y371       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.548 r  Delay1No3_instance/shiftedFracY_d1[17]_i_3__0/O
                         net (fo=5, routed)           0.306     5.854    Delay1No3_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X119Y372       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.951 r  Delay1No3_instance/shiftedFracY_d1[29]_i_2__0/O
                         net (fo=2, routed)           0.326     6.277    Delay1No2_instance/Y_reg[26]_0[6]
    SLICE_X124Y371       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     6.422 r  Delay1No2_instance/shiftedFracY_d1[13]_i_1__0/O
                         net (fo=1, routed)           0.072     6.494    Add_1_impl_instance/FPAddSubOp_instance/D[2]
    SLICE_X124Y371       FDRE                                         r  Add_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2118, routed)        2.072     6.732    Add_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X124Y371       FDRE                                         r  Add_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.451     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X124Y371       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.172    Add_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  0.679    




