<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/i915_drv.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - i915_drv.h<span style="font-size: 80%;"> (source / <a href="i915_drv.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">151</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">45</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* $OpenBSD: i915_drv.h,v 1.80 2018/06/25 22:29:16 kettenis Exp $ */</a>
<span class="lineNum">       2 </span>            : /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
<span class="lineNum">       3 </span>            :  */
<span class="lineNum">       4 </span>            : /*
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
<span class="lineNum">       7 </span>            :  * All Rights Reserved.
<span class="lineNum">       8 </span>            :  *
<span class="lineNum">       9 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">      10 </span>            :  * copy of this software and associated documentation files (the
<span class="lineNum">      11 </span>            :  * &quot;Software&quot;), to deal in the Software without restriction, including
<span class="lineNum">      12 </span>            :  * without limitation the rights to use, copy, modify, merge, publish,
<span class="lineNum">      13 </span>            :  * distribute, sub license, and/or sell copies of the Software, and to
<span class="lineNum">      14 </span>            :  * permit persons to whom the Software is furnished to do so, subject to
<span class="lineNum">      15 </span>            :  * the following conditions:
<span class="lineNum">      16 </span>            :  *
<span class="lineNum">      17 </span>            :  * The above copyright notice and this permission notice (including the
<span class="lineNum">      18 </span>            :  * next paragraph) shall be included in all copies or substantial portions
<span class="lineNum">      19 </span>            :  * of the Software.
<span class="lineNum">      20 </span>            :  *
<span class="lineNum">      21 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS
<span class="lineNum">      22 </span>            :  * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
<span class="lineNum">      23 </span>            :  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
<span class="lineNum">      24 </span>            :  * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
<span class="lineNum">      25 </span>            :  * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
<span class="lineNum">      26 </span>            :  * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
<span class="lineNum">      27 </span>            :  * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      28 </span>            :  *
<span class="lineNum">      29 </span>            :  */
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : #ifndef _I915_DRV_H_
<span class="lineNum">      32 </span>            : #define _I915_DRV_H_
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #include &lt;dev/pci/drm/i915_drm.h&gt;
<span class="lineNum">      35 </span>            : #include &lt;dev/pci/drm/drm_fourcc.h&gt;
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : #include &quot;i915_reg.h&quot;
<span class="lineNum">      38 </span>            : #include &quot;intel_bios.h&quot;
<span class="lineNum">      39 </span>            : #include &quot;intel_ringbuffer.h&quot;
<span class="lineNum">      40 </span>            : #include &quot;intel_lrc.h&quot;
<span class="lineNum">      41 </span>            : #include &quot;i915_gem_gtt.h&quot;
<span class="lineNum">      42 </span>            : #include &quot;i915_gem_render_state.h&quot;
<span class="lineNum">      43 </span>            : #include &quot;intel_guc.h&quot;
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            : struct sg_table;
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span>            : #define CONFIG_DRM_I915_FBDEV 1
<span class="lineNum">      48 </span>            : #define CONFIG_DRM_I915_PRELIMINARY_HW_SUPPORT 1
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : #include &quot;acpi.h&quot;
<span class="lineNum">      51 </span>            : #if NACPI &gt; 0
<span class="lineNum">      52 </span>            : #define CONFIG_ACPI
<span class="lineNum">      53 </span>            : #endif
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : #include &quot;drm.h&quot;
<span class="lineNum">      56 </span>            : #include &quot;vga.h&quot;
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : #include &lt;dev/ic/mc6845reg.h&gt;
<span class="lineNum">      59 </span>            : #include &lt;dev/ic/pcdisplayvar.h&gt;
<span class="lineNum">      60 </span>            : #include &lt;dev/ic/vgareg.h&gt;
<span class="lineNum">      61 </span>            : #include &lt;dev/ic/vgavar.h&gt;
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            : #include &lt;sys/task.h&gt;
<span class="lineNum">      64 </span>            : #include &lt;dev/pci/vga_pcivar.h&gt;
<span class="lineNum">      65 </span>            : #include &lt;dev/wscons/wsconsio.h&gt;
<span class="lineNum">      66 </span>            : #include &lt;dev/wscons/wsdisplayvar.h&gt;
<span class="lineNum">      67 </span>            : #include &lt;dev/rasops/rasops.h&gt;
<span class="lineNum">      68 </span>            : 
<span class="lineNum">      69 </span>            : extern int intel_enable_gtt(void);
<span class="lineNum">      70 </span>            : extern void intel_gtt_chipset_flush(void);
<span class="lineNum">      71 </span>            : extern int intel_gmch_probe(struct pci_dev *, struct pci_dev *, void *);
<span class="lineNum">      72 </span>            : extern void intel_gtt_get(u64 *, size_t *, phys_addr_t *, u64 *);
<span class="lineNum">      73 </span>            : extern void intel_gtt_insert_sg_entries(struct sg_table *, unsigned int,
<span class="lineNum">      74 </span>            :                                         unsigned int);
<span class="lineNum">      75 </span>            : extern void intel_gtt_clear_range(unsigned int, unsigned int);
<span class="lineNum">      76 </span>            : extern void intel_gmch_remove(void);
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span>            : #ifdef __i386__
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span>            : static inline u_int64_t
<span class="lineNum">      81 </span>            : bus_space_read_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o)
<span class="lineNum">      82 </span>            : {
<span class="lineNum">      83 </span>            :         u_int64_t lo, hi;
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            :         lo = bus_space_read_4(t, h, o);
<span class="lineNum">      86 </span>            :         hi = bus_space_read_4(t, h, o + 4);
<span class="lineNum">      87 </span>            :         return (lo | (hi &lt;&lt; 32));
<span class="lineNum">      88 </span>            : }
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span>            : static inline void
<span class="lineNum">      91 </span>            : bus_space_write_8(bus_space_tag_t t, bus_space_handle_t h, bus_size_t o,
<span class="lineNum">      92 </span>            :     u_int64_t v)
<span class="lineNum">      93 </span>            : {
<span class="lineNum">      94 </span>            :         bus_space_write_4(t, h, o, v);
<span class="lineNum">      95 </span>            :         bus_space_write_4(t, h, o + 4, v &gt;&gt; 32);
<span class="lineNum">      96 </span>            : }
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span>            : #endif
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span>            : /*
<span class="lineNum">     101 </span>            :  * The Bridge device's PCI config space has information about the
<span class="lineNum">     102 </span>            :  * fb aperture size and the amount of pre-reserved memory.
<span class="lineNum">     103 </span>            :  * This is all handled in the intel-gtt.ko module. i915.ko only
<span class="lineNum">     104 </span>            :  * cares about the vga bit for the vga rbiter.
<span class="lineNum">     105 </span>            :  */
<span class="lineNum">     106 </span>            : #define INTEL_GMCH_CTRL         0x52
<span class="lineNum">     107 </span>            : #define INTEL_GMCH_VGA_DISABLE  (1 &lt;&lt; 1)
<span class="lineNum">     108 </span>            : #define SNB_GMCH_CTRL           0x50
<span class="lineNum">     109 </span>            : #define    SNB_GMCH_GGMS_SHIFT  8 /* GTT Graphics Memory Size */
<span class="lineNum">     110 </span>            : #define    SNB_GMCH_GGMS_MASK   0x3
<span class="lineNum">     111 </span>            : #define    SNB_GMCH_GMS_SHIFT   3 /* Graphics Mode Select */
<span class="lineNum">     112 </span>            : #define    SNB_GMCH_GMS_MASK    0x1f
<span class="lineNum">     113 </span>            : #define    BDW_GMCH_GGMS_SHIFT  6
<span class="lineNum">     114 </span>            : #define    BDW_GMCH_GGMS_MASK   0x3
<span class="lineNum">     115 </span>            : #define    BDW_GMCH_GMS_SHIFT   8
<span class="lineNum">     116 </span>            : #define    BDW_GMCH_GMS_MASK    0xff
<span class="lineNum">     117 </span>            : 
<span class="lineNum">     118 </span>            : #define I830_GMCH_CTRL                  0x52
<span class="lineNum">     119 </span>            : 
<span class="lineNum">     120 </span>            : #define I830_GMCH_GMS_MASK              0x70
<span class="lineNum">     121 </span>            : #define I830_GMCH_GMS_LOCAL             0x10
<span class="lineNum">     122 </span>            : #define I830_GMCH_GMS_STOLEN_512        0x20
<span class="lineNum">     123 </span>            : #define I830_GMCH_GMS_STOLEN_1024       0x30
<span class="lineNum">     124 </span>            : #define I830_GMCH_GMS_STOLEN_8192       0x40
<span class="lineNum">     125 </span>            : 
<span class="lineNum">     126 </span>            : #define I855_GMCH_GMS_MASK              0xF0
<span class="lineNum">     127 </span>            : #define I855_GMCH_GMS_STOLEN_0M         0x0
<span class="lineNum">     128 </span>            : #define I855_GMCH_GMS_STOLEN_1M         (0x1 &lt;&lt; 4)
<span class="lineNum">     129 </span>            : #define I855_GMCH_GMS_STOLEN_4M         (0x2 &lt;&lt; 4)
<span class="lineNum">     130 </span>            : #define I855_GMCH_GMS_STOLEN_8M         (0x3 &lt;&lt; 4)
<span class="lineNum">     131 </span>            : #define I855_GMCH_GMS_STOLEN_16M        (0x4 &lt;&lt; 4)
<span class="lineNum">     132 </span>            : #define I855_GMCH_GMS_STOLEN_32M        (0x5 &lt;&lt; 4)
<span class="lineNum">     133 </span>            : #define I915_GMCH_GMS_STOLEN_48M        (0x6 &lt;&lt; 4)
<span class="lineNum">     134 </span>            : #define I915_GMCH_GMS_STOLEN_64M        (0x7 &lt;&lt; 4)
<span class="lineNum">     135 </span>            : #define G33_GMCH_GMS_STOLEN_128M        (0x8 &lt;&lt; 4)
<span class="lineNum">     136 </span>            : #define G33_GMCH_GMS_STOLEN_256M        (0x9 &lt;&lt; 4)
<span class="lineNum">     137 </span>            : #define INTEL_GMCH_GMS_STOLEN_96M       (0xa &lt;&lt; 4)
<span class="lineNum">     138 </span>            : #define INTEL_GMCH_GMS_STOLEN_160M      (0xb &lt;&lt; 4)
<span class="lineNum">     139 </span>            : #define INTEL_GMCH_GMS_STOLEN_224M      (0xc &lt;&lt; 4)
<span class="lineNum">     140 </span>            : #define INTEL_GMCH_GMS_STOLEN_352M      (0xd &lt;&lt; 4)
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span>            : #define I830_DRB3               0x63
<span class="lineNum">     143 </span>            : #define I85X_DRB3               0x43
<span class="lineNum">     144 </span>            : #define I865_TOUD               0xc4
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span>            : #define I830_ESMRAMC            0x91
<span class="lineNum">     147 </span>            : #define I845_ESMRAMC            0x9e
<span class="lineNum">     148 </span>            : #define I85X_ESMRAMC            0x61
<span class="lineNum">     149 </span>            : #define    TSEG_ENABLE          (1 &lt;&lt; 0)
<span class="lineNum">     150 </span>            : #define    I830_TSEG_SIZE_512K  (0 &lt;&lt; 1)
<span class="lineNum">     151 </span>            : #define    I830_TSEG_SIZE_1M    (1 &lt;&lt; 1)
<span class="lineNum">     152 </span>            : #define    I845_TSEG_SIZE_MASK  (3 &lt;&lt; 1)
<span class="lineNum">     153 </span>            : #define    I845_TSEG_SIZE_512K  (2 &lt;&lt; 1)
<span class="lineNum">     154 </span>            : #define    I845_TSEG_SIZE_1M    (3 &lt;&lt; 1)
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span>            : struct intel_gtt {
<span class="lineNum">     157 </span>            :         /* Size of memory reserved for graphics by the BIOS */
<span class="lineNum">     158 </span>            :         unsigned int stolen_size;
<span class="lineNum">     159 </span>            :         /* Total number of gtt entries. */
<span class="lineNum">     160 </span>            :         unsigned int gtt_total_entries;
<span class="lineNum">     161 </span>            :         /* Part of the gtt that is mappable by the cpu, for those chips where
<span class="lineNum">     162 </span>            :          * this is not the full gtt. */
<span class="lineNum">     163 </span>            :         unsigned int gtt_mappable_entries;
<span class="lineNum">     164 </span>            :         /* Share the scratch page dma with ppgtts. */
<span class="lineNum">     165 </span>            :         bus_addr_t scratch_page_dma;
<span class="lineNum">     166 </span>            :         struct drm_dmamem *scratch_page;
<span class="lineNum">     167 </span>            :         /* for ppgtt PDE access */
<span class="lineNum">     168 </span>            :         bus_space_handle_t gtt;
<span class="lineNum">     169 </span>            :         /* needed for ioremap in drm/i915 */
<span class="lineNum">     170 </span>            :         bus_addr_t gma_bus_addr;
<span class="lineNum">     171 </span>            : };
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            : /* General customization:
<span class="lineNum">     174 </span>            :  */
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span>            : #define DRIVER_NAME             &quot;i915&quot;
<span class="lineNum">     177 </span>            : #define DRIVER_DESC             &quot;Intel Graphics&quot;
<span class="lineNum">     178 </span>            : #define DRIVER_DATE             &quot;20151010&quot;
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            : #define MISSING_CASE(x) WARN(1, &quot;Missing switch case (%lu) in %s\n&quot;, \
<span class="lineNum">     181 </span>            :                              (long) (x), __func__);
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span>            : #define I915_STATE_WARN(condition, format...) WARN(condition, format)
<a name="184"><span class="lineNum">     184 </span>            : #define I915_STATE_WARN_ON(condition) WARN_ON(condition)</a>
<span class="lineNum">     185 </span>            : 
<span class="lineNum">     186 </span><span class="lineNoCov">          0 : static inline const char *yesno(bool v)</span>
<span class="lineNum">     187 </span>            : {
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :         return v ? &quot;yes&quot; : &quot;no&quot;;</span>
<span class="lineNum">     189 </span>            : }
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span>            : enum pipe {
<span class="lineNum">     192 </span>            :         INVALID_PIPE = -1,
<span class="lineNum">     193 </span>            :         PIPE_A = 0,
<span class="lineNum">     194 </span>            :         PIPE_B,
<span class="lineNum">     195 </span>            :         PIPE_C,
<span class="lineNum">     196 </span>            :         _PIPE_EDP,
<span class="lineNum">     197 </span>            :         I915_MAX_PIPES = _PIPE_EDP
<span class="lineNum">     198 </span>            : };
<span class="lineNum">     199 </span>            : #define pipe_name(p) ((p) + 'A')
<span class="lineNum">     200 </span>            : 
<span class="lineNum">     201 </span>            : enum transcoder {
<span class="lineNum">     202 </span>            :         TRANSCODER_A = 0,
<span class="lineNum">     203 </span>            :         TRANSCODER_B,
<span class="lineNum">     204 </span>            :         TRANSCODER_C,
<span class="lineNum">     205 </span>            :         TRANSCODER_EDP,
<span class="lineNum">     206 </span>            :         I915_MAX_TRANSCODERS
<span class="lineNum">     207 </span>            : };
<span class="lineNum">     208 </span>            : #define transcoder_name(t) ((t) + 'A')
<span class="lineNum">     209 </span>            : 
<span class="lineNum">     210 </span>            : /*
<span class="lineNum">     211 </span>            :  * I915_MAX_PLANES in the enum below is the maximum (across all platforms)
<span class="lineNum">     212 </span>            :  * number of planes per CRTC.  Not all platforms really have this many planes,
<span class="lineNum">     213 </span>            :  * which means some arrays of size I915_MAX_PLANES may have unused entries
<span class="lineNum">     214 </span>            :  * between the topmost sprite plane and the cursor plane.
<span class="lineNum">     215 </span>            :  */
<span class="lineNum">     216 </span>            : enum plane {
<span class="lineNum">     217 </span>            :         PLANE_A = 0,
<span class="lineNum">     218 </span>            :         PLANE_B,
<span class="lineNum">     219 </span>            :         PLANE_C,
<span class="lineNum">     220 </span>            :         PLANE_CURSOR,
<span class="lineNum">     221 </span>            :         I915_MAX_PLANES,
<span class="lineNum">     222 </span>            : };
<span class="lineNum">     223 </span>            : #define plane_name(p) ((p) + 'A')
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span>            : #define sprite_name(p, s) ((p) * INTEL_INFO(dev)-&gt;num_sprites[(p)] + (s) + 'A')
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span>            : enum port {
<span class="lineNum">     228 </span>            :         PORT_A = 0,
<span class="lineNum">     229 </span>            :         PORT_B,
<span class="lineNum">     230 </span>            :         PORT_C,
<span class="lineNum">     231 </span>            :         PORT_D,
<span class="lineNum">     232 </span>            :         PORT_E,
<span class="lineNum">     233 </span>            :         I915_MAX_PORTS
<span class="lineNum">     234 </span>            : };
<span class="lineNum">     235 </span>            : #define port_name(p) ((p) + 'A')
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span>            : #define I915_NUM_PHYS_VLV 2
<span class="lineNum">     238 </span>            : 
<span class="lineNum">     239 </span>            : enum dpio_channel {
<span class="lineNum">     240 </span>            :         DPIO_CH0,
<span class="lineNum">     241 </span>            :         DPIO_CH1
<span class="lineNum">     242 </span>            : };
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span>            : enum dpio_phy {
<span class="lineNum">     245 </span>            :         DPIO_PHY0,
<span class="lineNum">     246 </span>            :         DPIO_PHY1
<span class="lineNum">     247 </span>            : };
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            : enum intel_display_power_domain {
<span class="lineNum">     250 </span>            :         POWER_DOMAIN_PIPE_A,
<span class="lineNum">     251 </span>            :         POWER_DOMAIN_PIPE_B,
<span class="lineNum">     252 </span>            :         POWER_DOMAIN_PIPE_C,
<span class="lineNum">     253 </span>            :         POWER_DOMAIN_PIPE_A_PANEL_FITTER,
<span class="lineNum">     254 </span>            :         POWER_DOMAIN_PIPE_B_PANEL_FITTER,
<span class="lineNum">     255 </span>            :         POWER_DOMAIN_PIPE_C_PANEL_FITTER,
<span class="lineNum">     256 </span>            :         POWER_DOMAIN_TRANSCODER_A,
<span class="lineNum">     257 </span>            :         POWER_DOMAIN_TRANSCODER_B,
<span class="lineNum">     258 </span>            :         POWER_DOMAIN_TRANSCODER_C,
<span class="lineNum">     259 </span>            :         POWER_DOMAIN_TRANSCODER_EDP,
<span class="lineNum">     260 </span>            :         POWER_DOMAIN_PORT_DDI_A_2_LANES,
<span class="lineNum">     261 </span>            :         POWER_DOMAIN_PORT_DDI_A_4_LANES,
<span class="lineNum">     262 </span>            :         POWER_DOMAIN_PORT_DDI_B_2_LANES,
<span class="lineNum">     263 </span>            :         POWER_DOMAIN_PORT_DDI_B_4_LANES,
<span class="lineNum">     264 </span>            :         POWER_DOMAIN_PORT_DDI_C_2_LANES,
<span class="lineNum">     265 </span>            :         POWER_DOMAIN_PORT_DDI_C_4_LANES,
<span class="lineNum">     266 </span>            :         POWER_DOMAIN_PORT_DDI_D_2_LANES,
<span class="lineNum">     267 </span>            :         POWER_DOMAIN_PORT_DDI_D_4_LANES,
<span class="lineNum">     268 </span>            :         POWER_DOMAIN_PORT_DDI_E_2_LANES,
<span class="lineNum">     269 </span>            :         POWER_DOMAIN_PORT_DSI,
<span class="lineNum">     270 </span>            :         POWER_DOMAIN_PORT_CRT,
<span class="lineNum">     271 </span>            :         POWER_DOMAIN_PORT_OTHER,
<span class="lineNum">     272 </span>            :         POWER_DOMAIN_VGA,
<span class="lineNum">     273 </span>            :         POWER_DOMAIN_AUDIO,
<span class="lineNum">     274 </span>            :         POWER_DOMAIN_PLLS,
<span class="lineNum">     275 </span>            :         POWER_DOMAIN_AUX_A,
<span class="lineNum">     276 </span>            :         POWER_DOMAIN_AUX_B,
<span class="lineNum">     277 </span>            :         POWER_DOMAIN_AUX_C,
<span class="lineNum">     278 </span>            :         POWER_DOMAIN_AUX_D,
<span class="lineNum">     279 </span>            :         POWER_DOMAIN_GMBUS,
<span class="lineNum">     280 </span>            :         POWER_DOMAIN_INIT,
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            :         POWER_DOMAIN_NUM,
<span class="lineNum">     283 </span>            : };
<span class="lineNum">     284 </span>            : 
<span class="lineNum">     285 </span>            : #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A)
<span class="lineNum">     286 </span>            : #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \
<span class="lineNum">     287 </span>            :                 ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER)
<span class="lineNum">     288 </span>            : #define POWER_DOMAIN_TRANSCODER(tran) \
<span class="lineNum">     289 </span>            :         ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \
<span class="lineNum">     290 </span>            :          (tran) + POWER_DOMAIN_TRANSCODER_A)
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span>            : enum hpd_pin {
<span class="lineNum">     293 </span>            :         HPD_NONE = 0,
<span class="lineNum">     294 </span>            :         HPD_TV = HPD_NONE,     /* TV is known to be unreliable */
<span class="lineNum">     295 </span>            :         HPD_CRT,
<span class="lineNum">     296 </span>            :         HPD_SDVO_B,
<span class="lineNum">     297 </span>            :         HPD_SDVO_C,
<span class="lineNum">     298 </span>            :         HPD_PORT_A,
<span class="lineNum">     299 </span>            :         HPD_PORT_B,
<span class="lineNum">     300 </span>            :         HPD_PORT_C,
<span class="lineNum">     301 </span>            :         HPD_PORT_D,
<span class="lineNum">     302 </span>            :         HPD_PORT_E,
<span class="lineNum">     303 </span>            :         HPD_NUM_PINS
<span class="lineNum">     304 </span>            : };
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span>            : #define for_each_hpd_pin(__pin) \
<span class="lineNum">     307 </span>            :         for ((__pin) = (HPD_NONE + 1); (__pin) &lt; HPD_NUM_PINS; (__pin)++)
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span>            : struct i915_hotplug {
<span class="lineNum">     310 </span>            :         struct work_struct hotplug_work;
<span class="lineNum">     311 </span>            : 
<span class="lineNum">     312 </span>            :         struct {
<span class="lineNum">     313 </span>            :                 unsigned long last_jiffies;
<span class="lineNum">     314 </span>            :                 int count;
<span class="lineNum">     315 </span>            :                 enum {
<span class="lineNum">     316 </span>            :                         HPD_ENABLED = 0,
<span class="lineNum">     317 </span>            :                         HPD_DISABLED = 1,
<span class="lineNum">     318 </span>            :                         HPD_MARK_DISABLED = 2
<span class="lineNum">     319 </span>            :                 } state;
<span class="lineNum">     320 </span>            :         } stats[HPD_NUM_PINS];
<span class="lineNum">     321 </span>            :         u32 event_bits;
<span class="lineNum">     322 </span>            :         struct delayed_work reenable_work;
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span>            :         struct intel_digital_port *irq_port[I915_MAX_PORTS];
<span class="lineNum">     325 </span>            :         u32 long_port_mask;
<span class="lineNum">     326 </span>            :         u32 short_port_mask;
<span class="lineNum">     327 </span>            :         struct work_struct dig_port_work;
<span class="lineNum">     328 </span>            : 
<span class="lineNum">     329 </span>            :         /*
<span class="lineNum">     330 </span>            :          * if we get a HPD irq from DP and a HPD irq from non-DP
<span class="lineNum">     331 </span>            :          * the non-DP HPD could block the workqueue on a mode config
<span class="lineNum">     332 </span>            :          * mutex getting, that userspace may have taken. However
<span class="lineNum">     333 </span>            :          * userspace is waiting on the DP workqueue to run which is
<span class="lineNum">     334 </span>            :          * blocked behind the non-DP one.
<span class="lineNum">     335 </span>            :          */
<span class="lineNum">     336 </span>            :         struct workqueue_struct *dp_wq;
<span class="lineNum">     337 </span>            : };
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span>            : #define I915_GEM_GPU_DOMAINS \
<span class="lineNum">     340 </span>            :         (I915_GEM_DOMAIN_RENDER | \
<span class="lineNum">     341 </span>            :          I915_GEM_DOMAIN_SAMPLER | \
<span class="lineNum">     342 </span>            :          I915_GEM_DOMAIN_COMMAND | \
<span class="lineNum">     343 </span>            :          I915_GEM_DOMAIN_INSTRUCTION | \
<span class="lineNum">     344 </span>            :          I915_GEM_DOMAIN_VERTEX)
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span>            : #define for_each_pipe(__dev_priv, __p) \
<span class="lineNum">     347 </span>            :         for ((__p) = 0; (__p) &lt; INTEL_INFO(__dev_priv)-&gt;num_pipes; (__p)++)
<span class="lineNum">     348 </span>            : #define for_each_plane(__dev_priv, __pipe, __p)                         \
<span class="lineNum">     349 </span>            :         for ((__p) = 0;                                                 \
<span class="lineNum">     350 </span>            :              (__p) &lt; INTEL_INFO(__dev_priv)-&gt;num_sprites[(__pipe)] + 1;   \
<span class="lineNum">     351 </span>            :              (__p)++)
<span class="lineNum">     352 </span>            : #define for_each_sprite(__dev_priv, __p, __s)                           \
<span class="lineNum">     353 </span>            :         for ((__s) = 0;                                                 \
<span class="lineNum">     354 </span>            :              (__s) &lt; INTEL_INFO(__dev_priv)-&gt;num_sprites[(__p)];  \
<span class="lineNum">     355 </span>            :              (__s)++)
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span>            : #define for_each_crtc(dev, crtc) \
<span class="lineNum">     358 </span>            :         list_for_each_entry(crtc, &amp;dev-&gt;mode_config.crtc_list, head)
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span>            : #define for_each_intel_plane(dev, intel_plane) \
<span class="lineNum">     361 </span>            :         list_for_each_entry(intel_plane,                        \
<span class="lineNum">     362 </span>            :                             &amp;dev-&gt;mode_config.plane_list,        \
<span class="lineNum">     363 </span>            :                             base.head)
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span>            : #define for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane)      \
<span class="lineNum">     366 </span>            :         list_for_each_entry(intel_plane,                                \
<span class="lineNum">     367 </span>            :                             &amp;(dev)-&gt;mode_config.plane_list,              \
<span class="lineNum">     368 </span>            :                             base.head)                                  \
<span class="lineNum">     369 </span>            :                 if ((intel_plane)-&gt;pipe == (intel_crtc)-&gt;pipe)
<span class="lineNum">     370 </span>            : 
<span class="lineNum">     371 </span>            : #define for_each_intel_crtc(dev, intel_crtc) \
<span class="lineNum">     372 </span>            :         list_for_each_entry(intel_crtc, &amp;dev-&gt;mode_config.crtc_list, base.head)
<span class="lineNum">     373 </span>            : 
<span class="lineNum">     374 </span>            : #define for_each_intel_encoder(dev, intel_encoder)              \
<span class="lineNum">     375 </span>            :         list_for_each_entry(intel_encoder,                      \
<span class="lineNum">     376 </span>            :                             &amp;(dev)-&gt;mode_config.encoder_list,    \
<span class="lineNum">     377 </span>            :                             base.head)
<span class="lineNum">     378 </span>            : 
<span class="lineNum">     379 </span>            : #define for_each_intel_connector(dev, intel_connector)          \
<span class="lineNum">     380 </span>            :         list_for_each_entry(intel_connector,                    \
<span class="lineNum">     381 </span>            :                             &amp;dev-&gt;mode_config.connector_list,    \
<span class="lineNum">     382 </span>            :                             base.head)
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span>            : #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \
<span class="lineNum">     385 </span>            :         list_for_each_entry((intel_encoder), &amp;(dev)-&gt;mode_config.encoder_list, base.head) \
<span class="lineNum">     386 </span>            :                 if ((intel_encoder)-&gt;base.crtc == (__crtc))
<span class="lineNum">     387 </span>            : 
<span class="lineNum">     388 </span>            : #define for_each_connector_on_encoder(dev, __encoder, intel_connector) \
<span class="lineNum">     389 </span>            :         list_for_each_entry((intel_connector), &amp;(dev)-&gt;mode_config.connector_list, base.head) \
<span class="lineNum">     390 </span>            :                 if ((intel_connector)-&gt;base.encoder == (__encoder))
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span>            : #define for_each_power_domain(domain, mask)                             \
<span class="lineNum">     393 </span>            :         for ((domain) = 0; (domain) &lt; POWER_DOMAIN_NUM; (domain)++)  \
<span class="lineNum">     394 </span>            :                 if ((1 &lt;&lt; (domain)) &amp; (mask))
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span>            : struct inteldrm_softc;
<span class="lineNum">     397 </span>            : #define drm_i915_private inteldrm_softc
<span class="lineNum">     398 </span>            : struct i915_mm_struct;
<span class="lineNum">     399 </span>            : struct i915_mmu_object;
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span>            : struct drm_i915_file_private {
<span class="lineNum">     402 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">     403 </span>            :         struct drm_file *file;
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span>            :         struct {
<span class="lineNum">     406 </span>            :                 spinlock_t lock;
<span class="lineNum">     407 </span>            :                 struct list_head request_list;
<span class="lineNum">     408 </span>            : /* 20ms is a fairly arbitrary limit (greater than the average frame time)
<span class="lineNum">     409 </span>            :  * chosen to prevent the CPU getting more than a frame ahead of the GPU
<span class="lineNum">     410 </span>            :  * (when using lax throttling for the frontbuffer). We also use it to
<span class="lineNum">     411 </span>            :  * offer free GPU waitboosts for severely congested workloads.
<span class="lineNum">     412 </span>            :  */
<span class="lineNum">     413 </span>            : #define DRM_I915_THROTTLE_JIFFIES msecs_to_jiffies(20)
<span class="lineNum">     414 </span>            :         } mm;
<span class="lineNum">     415 </span>            :         struct idr context_idr;
<span class="lineNum">     416 </span>            : 
<span class="lineNum">     417 </span>            :         struct intel_rps_client {
<span class="lineNum">     418 </span>            :                 struct list_head link;
<span class="lineNum">     419 </span>            :                 unsigned boosts;
<span class="lineNum">     420 </span>            :         } rps;
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span>            :         struct intel_engine_cs *bsd_ring;
<span class="lineNum">     423 </span>            : };
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span>            : enum intel_dpll_id {
<span class="lineNum">     426 </span>            :         DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */
<span class="lineNum">     427 </span>            :         /* real shared dpll ids must be &gt;= 0 */
<span class="lineNum">     428 </span>            :         DPLL_ID_PCH_PLL_A = 0,
<span class="lineNum">     429 </span>            :         DPLL_ID_PCH_PLL_B = 1,
<span class="lineNum">     430 </span>            :         /* hsw/bdw */
<span class="lineNum">     431 </span>            :         DPLL_ID_WRPLL1 = 0,
<span class="lineNum">     432 </span>            :         DPLL_ID_WRPLL2 = 1,
<span class="lineNum">     433 </span>            :         DPLL_ID_SPLL = 2,
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span>            :         /* skl */
<span class="lineNum">     436 </span>            :         DPLL_ID_SKL_DPLL1 = 0,
<span class="lineNum">     437 </span>            :         DPLL_ID_SKL_DPLL2 = 1,
<span class="lineNum">     438 </span>            :         DPLL_ID_SKL_DPLL3 = 2,
<span class="lineNum">     439 </span>            : };
<span class="lineNum">     440 </span>            : #define I915_NUM_PLLS 3
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span>            : struct intel_dpll_hw_state {
<span class="lineNum">     443 </span>            :         /* i9xx, pch plls */
<span class="lineNum">     444 </span>            :         uint32_t dpll;
<span class="lineNum">     445 </span>            :         uint32_t dpll_md;
<span class="lineNum">     446 </span>            :         uint32_t fp0;
<span class="lineNum">     447 </span>            :         uint32_t fp1;
<span class="lineNum">     448 </span>            : 
<span class="lineNum">     449 </span>            :         /* hsw, bdw */
<span class="lineNum">     450 </span>            :         uint32_t wrpll;
<span class="lineNum">     451 </span>            :         uint32_t spll;
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            :         /* skl */
<span class="lineNum">     454 </span>            :         /*
<span class="lineNum">     455 </span>            :          * DPLL_CTRL1 has 6 bits for each each this DPLL. We store those in
<span class="lineNum">     456 </span>            :          * lower part of ctrl1 and they get shifted into position when writing
<span class="lineNum">     457 </span>            :          * the register.  This allows us to easily compare the state to share
<span class="lineNum">     458 </span>            :          * the DPLL.
<span class="lineNum">     459 </span>            :          */
<span class="lineNum">     460 </span>            :         uint32_t ctrl1;
<span class="lineNum">     461 </span>            :         /* HDMI only, 0 when used for DP */
<span class="lineNum">     462 </span>            :         uint32_t cfgcr1, cfgcr2;
<span class="lineNum">     463 </span>            : 
<span class="lineNum">     464 </span>            :         /* bxt */
<span class="lineNum">     465 </span>            :         uint32_t ebb0, ebb4, pll0, pll1, pll2, pll3, pll6, pll8, pll9, pll10,
<span class="lineNum">     466 </span>            :                  pcsdw12;
<span class="lineNum">     467 </span>            : };
<span class="lineNum">     468 </span>            : 
<span class="lineNum">     469 </span>            : struct intel_shared_dpll_config {
<span class="lineNum">     470 </span>            :         unsigned crtc_mask; /* mask of CRTCs sharing this PLL */
<span class="lineNum">     471 </span>            :         struct intel_dpll_hw_state hw_state;
<span class="lineNum">     472 </span>            : };
<span class="lineNum">     473 </span>            : 
<span class="lineNum">     474 </span>            : struct intel_shared_dpll {
<span class="lineNum">     475 </span>            :         struct intel_shared_dpll_config config;
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span>            :         int active; /* count of number of active CRTCs (i.e. DPMS on) */
<span class="lineNum">     478 </span>            :         bool on; /* is the PLL actually active? Disabled during modeset */
<span class="lineNum">     479 </span>            :         const char *name;
<span class="lineNum">     480 </span>            :         /* should match the index in the dev_priv-&gt;shared_dplls array */
<span class="lineNum">     481 </span>            :         enum intel_dpll_id id;
<span class="lineNum">     482 </span>            :         /* The mode_set hook is optional and should be used together with the
<span class="lineNum">     483 </span>            :          * intel_prepare_shared_dpll function. */
<span class="lineNum">     484 </span>            :         void (*mode_set)(struct drm_i915_private *dev_priv,
<span class="lineNum">     485 </span>            :                          struct intel_shared_dpll *pll);
<span class="lineNum">     486 </span>            :         void (*enable)(struct drm_i915_private *dev_priv,
<span class="lineNum">     487 </span>            :                        struct intel_shared_dpll *pll);
<span class="lineNum">     488 </span>            :         void (*disable)(struct drm_i915_private *dev_priv,
<span class="lineNum">     489 </span>            :                         struct intel_shared_dpll *pll);
<span class="lineNum">     490 </span>            :         bool (*get_hw_state)(struct drm_i915_private *dev_priv,
<span class="lineNum">     491 </span>            :                              struct intel_shared_dpll *pll,
<span class="lineNum">     492 </span>            :                              struct intel_dpll_hw_state *hw_state);
<span class="lineNum">     493 </span>            : };
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span>            : #define SKL_DPLL0 0
<span class="lineNum">     496 </span>            : #define SKL_DPLL1 1
<span class="lineNum">     497 </span>            : #define SKL_DPLL2 2
<span class="lineNum">     498 </span>            : #define SKL_DPLL3 3
<span class="lineNum">     499 </span>            : 
<span class="lineNum">     500 </span>            : /* Used by dp and fdi links */
<span class="lineNum">     501 </span>            : struct intel_link_m_n {
<span class="lineNum">     502 </span>            :         uint32_t        tu;
<span class="lineNum">     503 </span>            :         uint32_t        gmch_m;
<span class="lineNum">     504 </span>            :         uint32_t        gmch_n;
<span class="lineNum">     505 </span>            :         uint32_t        link_m;
<span class="lineNum">     506 </span>            :         uint32_t        link_n;
<span class="lineNum">     507 </span>            : };
<span class="lineNum">     508 </span>            : 
<span class="lineNum">     509 </span>            : void intel_link_compute_m_n(int bpp, int nlanes,
<span class="lineNum">     510 </span>            :                             int pixel_clock, int link_clock,
<span class="lineNum">     511 </span>            :                             struct intel_link_m_n *m_n);
<span class="lineNum">     512 </span>            : 
<span class="lineNum">     513 </span>            : /* Interface history:
<span class="lineNum">     514 </span>            :  *
<span class="lineNum">     515 </span>            :  * 1.1: Original.
<span class="lineNum">     516 </span>            :  * 1.2: Add Power Management
<span class="lineNum">     517 </span>            :  * 1.3: Add vblank support
<span class="lineNum">     518 </span>            :  * 1.4: Fix cmdbuffer path, add heap destroy
<span class="lineNum">     519 </span>            :  * 1.5: Add vblank pipe configuration
<span class="lineNum">     520 </span>            :  * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
<span class="lineNum">     521 </span>            :  *      - Support vertical blank on secondary display pipe
<span class="lineNum">     522 </span>            :  */
<span class="lineNum">     523 </span>            : #define DRIVER_MAJOR            1
<span class="lineNum">     524 </span>            : #define DRIVER_MINOR            6
<span class="lineNum">     525 </span>            : #define DRIVER_PATCHLEVEL       0
<span class="lineNum">     526 </span>            : 
<span class="lineNum">     527 </span>            : #define WATCH_LISTS     0
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span>            : struct opregion_header;
<span class="lineNum">     530 </span>            : struct opregion_acpi;
<span class="lineNum">     531 </span>            : struct opregion_swsci;
<span class="lineNum">     532 </span>            : struct opregion_asle;
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span>            : struct intel_opregion {
<span class="lineNum">     535 </span>            :         struct opregion_header *header;
<span class="lineNum">     536 </span>            :         struct opregion_acpi *acpi;
<span class="lineNum">     537 </span>            :         struct opregion_swsci *swsci;
<span class="lineNum">     538 </span>            :         u32 swsci_gbda_sub_functions;
<span class="lineNum">     539 </span>            :         u32 swsci_sbcb_sub_functions;
<span class="lineNum">     540 </span>            :         struct opregion_asle *asle;
<span class="lineNum">     541 </span>            :         void *vbt;
<span class="lineNum">     542 </span>            :         u32 *lid_state;
<span class="lineNum">     543 </span>            :         struct work_struct asle_work;
<span class="lineNum">     544 </span>            : };
<span class="lineNum">     545 </span>            : #define OPREGION_SIZE            (8*1024)
<span class="lineNum">     546 </span>            : 
<span class="lineNum">     547 </span>            : struct intel_overlay;
<span class="lineNum">     548 </span>            : struct intel_overlay_error_state;
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span>            : #define I915_FENCE_REG_NONE -1
<span class="lineNum">     551 </span>            : #define I915_MAX_NUM_FENCES 32
<span class="lineNum">     552 </span>            : /* 32 fences + sign bit for FENCE_REG_NONE */
<span class="lineNum">     553 </span>            : #define I915_MAX_NUM_FENCE_BITS 6
<span class="lineNum">     554 </span>            : 
<span class="lineNum">     555 </span>            : struct drm_i915_fence_reg {
<span class="lineNum">     556 </span>            :         struct list_head lru_list;
<span class="lineNum">     557 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">     558 </span>            :         int pin_count;
<span class="lineNum">     559 </span>            : };
<span class="lineNum">     560 </span>            : 
<span class="lineNum">     561 </span>            : struct sdvo_device_mapping {
<span class="lineNum">     562 </span>            :         u8 initialized;
<span class="lineNum">     563 </span>            :         u8 dvo_port;
<span class="lineNum">     564 </span>            :         u8 slave_addr;
<span class="lineNum">     565 </span>            :         u8 dvo_wiring;
<span class="lineNum">     566 </span>            :         u8 i2c_pin;
<span class="lineNum">     567 </span>            :         u8 ddc_pin;
<span class="lineNum">     568 </span>            : };
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span>            : struct intel_display_error_state;
<span class="lineNum">     571 </span>            : 
<span class="lineNum">     572 </span>            : struct drm_i915_error_state {
<span class="lineNum">     573 </span>            :         struct kref ref;
<span class="lineNum">     574 </span>            :         struct timeval time;
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span>            :         char error_msg[128];
<span class="lineNum">     577 </span>            :         int iommu;
<span class="lineNum">     578 </span>            :         u32 reset_count;
<span class="lineNum">     579 </span>            :         u32 suspend_count;
<span class="lineNum">     580 </span>            : 
<span class="lineNum">     581 </span>            :         /* Generic register state */
<span class="lineNum">     582 </span>            :         u32 eir;
<span class="lineNum">     583 </span>            :         u32 pgtbl_er;
<span class="lineNum">     584 </span>            :         u32 ier;
<span class="lineNum">     585 </span>            :         u32 gtier[4];
<span class="lineNum">     586 </span>            :         u32 ccid;
<span class="lineNum">     587 </span>            :         u32 derrmr;
<span class="lineNum">     588 </span>            :         u32 forcewake;
<span class="lineNum">     589 </span>            :         u32 error; /* gen6+ */
<span class="lineNum">     590 </span>            :         u32 err_int; /* gen7 */
<span class="lineNum">     591 </span>            :         u32 fault_data0; /* gen8, gen9 */
<span class="lineNum">     592 </span>            :         u32 fault_data1; /* gen8, gen9 */
<span class="lineNum">     593 </span>            :         u32 done_reg;
<span class="lineNum">     594 </span>            :         u32 gac_eco;
<span class="lineNum">     595 </span>            :         u32 gam_ecochk;
<span class="lineNum">     596 </span>            :         u32 gab_ctl;
<span class="lineNum">     597 </span>            :         u32 gfx_mode;
<span class="lineNum">     598 </span>            :         u32 extra_instdone[I915_NUM_INSTDONE_REG];
<span class="lineNum">     599 </span>            :         u64 fence[I915_MAX_NUM_FENCES];
<span class="lineNum">     600 </span>            :         struct intel_overlay_error_state *overlay;
<span class="lineNum">     601 </span>            :         struct intel_display_error_state *display;
<span class="lineNum">     602 </span>            :         struct drm_i915_error_object *semaphore_obj;
<span class="lineNum">     603 </span>            : 
<span class="lineNum">     604 </span>            :         struct drm_i915_error_ring {
<span class="lineNum">     605 </span>            :                 bool valid;
<span class="lineNum">     606 </span>            :                 /* Software tracked state */
<span class="lineNum">     607 </span>            :                 bool waiting;
<span class="lineNum">     608 </span>            :                 int hangcheck_score;
<span class="lineNum">     609 </span>            :                 enum intel_ring_hangcheck_action hangcheck_action;
<span class="lineNum">     610 </span>            :                 int num_requests;
<span class="lineNum">     611 </span>            : 
<span class="lineNum">     612 </span>            :                 /* our own tracking of ring head and tail */
<span class="lineNum">     613 </span>            :                 u32 cpu_ring_head;
<span class="lineNum">     614 </span>            :                 u32 cpu_ring_tail;
<span class="lineNum">     615 </span>            : 
<span class="lineNum">     616 </span>            :                 u32 semaphore_seqno[I915_NUM_RINGS - 1];
<span class="lineNum">     617 </span>            : 
<span class="lineNum">     618 </span>            :                 /* Register state */
<span class="lineNum">     619 </span>            :                 u32 start;
<span class="lineNum">     620 </span>            :                 u32 tail;
<span class="lineNum">     621 </span>            :                 u32 head;
<span class="lineNum">     622 </span>            :                 u32 ctl;
<span class="lineNum">     623 </span>            :                 u32 hws;
<span class="lineNum">     624 </span>            :                 u32 ipeir;
<span class="lineNum">     625 </span>            :                 u32 ipehr;
<span class="lineNum">     626 </span>            :                 u32 instdone;
<span class="lineNum">     627 </span>            :                 u32 bbstate;
<span class="lineNum">     628 </span>            :                 u32 instpm;
<span class="lineNum">     629 </span>            :                 u32 instps;
<span class="lineNum">     630 </span>            :                 u32 seqno;
<span class="lineNum">     631 </span>            :                 u64 bbaddr;
<span class="lineNum">     632 </span>            :                 u64 acthd;
<span class="lineNum">     633 </span>            :                 u32 fault_reg;
<span class="lineNum">     634 </span>            :                 u64 faddr;
<span class="lineNum">     635 </span>            :                 u32 rc_psmi; /* sleep state */
<span class="lineNum">     636 </span>            :                 u32 semaphore_mboxes[I915_NUM_RINGS - 1];
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span>            :                 struct drm_i915_error_object {
<span class="lineNum">     639 </span>            :                         int page_count;
<span class="lineNum">     640 </span>            :                         u64 gtt_offset;
<span class="lineNum">     641 </span>            :                         u32 *pages[0];
<span class="lineNum">     642 </span>            :                 } *ringbuffer, *batchbuffer, *wa_batchbuffer, *ctx, *hws_page;
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span>            :                 struct drm_i915_error_request {
<span class="lineNum">     645 </span>            :                         long jiffies;
<span class="lineNum">     646 </span>            :                         u32 seqno;
<span class="lineNum">     647 </span>            :                         u32 tail;
<span class="lineNum">     648 </span>            :                 } *requests;
<span class="lineNum">     649 </span>            : 
<span class="lineNum">     650 </span>            :                 struct {
<span class="lineNum">     651 </span>            :                         u32 gfx_mode;
<span class="lineNum">     652 </span>            :                         union {
<span class="lineNum">     653 </span>            :                                 u64 pdp[4];
<span class="lineNum">     654 </span>            :                                 u32 pp_dir_base;
<span class="lineNum">     655 </span>            :                         };
<span class="lineNum">     656 </span>            :                 } vm_info;
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span>            :                 pid_t pid;
<span class="lineNum">     659 </span>            :                 char comm[TASK_COMM_LEN];
<span class="lineNum">     660 </span>            :         } ring[I915_NUM_RINGS];
<span class="lineNum">     661 </span>            : 
<span class="lineNum">     662 </span>            :         struct drm_i915_error_buffer {
<span class="lineNum">     663 </span>            :                 u32 size;
<span class="lineNum">     664 </span>            :                 u32 name;
<span class="lineNum">     665 </span>            :                 u32 rseqno[I915_NUM_RINGS], wseqno;
<span class="lineNum">     666 </span>            :                 u64 gtt_offset;
<span class="lineNum">     667 </span>            :                 u32 read_domains;
<span class="lineNum">     668 </span>            :                 u32 write_domain;
<span class="lineNum">     669 </span>            :                 s32 fence_reg:I915_MAX_NUM_FENCE_BITS;
<span class="lineNum">     670 </span>            :                 s32 pinned:2;
<span class="lineNum">     671 </span>            :                 u32 tiling:2;
<span class="lineNum">     672 </span>            :                 u32 dirty:1;
<span class="lineNum">     673 </span>            :                 u32 purgeable:1;
<span class="lineNum">     674 </span>            :                 u32 userptr:1;
<span class="lineNum">     675 </span>            :                 s32 ring:4;
<span class="lineNum">     676 </span>            :                 u32 cache_level:3;
<span class="lineNum">     677 </span>            :         } **active_bo, **pinned_bo;
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span>            :         u32 *active_bo_count, *pinned_bo_count;
<span class="lineNum">     680 </span>            :         u32 vm_count;
<span class="lineNum">     681 </span>            : };
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span>            : struct intel_connector;
<span class="lineNum">     684 </span>            : struct intel_encoder;
<span class="lineNum">     685 </span>            : struct intel_crtc_state;
<span class="lineNum">     686 </span>            : struct intel_initial_plane_config;
<span class="lineNum">     687 </span>            : struct intel_crtc;
<span class="lineNum">     688 </span>            : struct intel_limit;
<span class="lineNum">     689 </span>            : struct dpll;
<span class="lineNum">     690 </span>            : 
<span class="lineNum">     691 </span>            : struct drm_i915_display_funcs {
<span class="lineNum">     692 </span>            :         int (*get_display_clock_speed)(struct drm_device *dev);
<span class="lineNum">     693 </span>            :         int (*get_fifo_size)(struct drm_device *dev, int plane);
<span class="lineNum">     694 </span>            :         /**
<span class="lineNum">     695 </span>            :          * find_dpll() - Find the best values for the PLL
<span class="lineNum">     696 </span>            :          * @limit: limits for the PLL
<span class="lineNum">     697 </span>            :          * @crtc: current CRTC
<span class="lineNum">     698 </span>            :          * @target: target frequency in kHz
<span class="lineNum">     699 </span>            :          * @refclk: reference clock frequency in kHz
<span class="lineNum">     700 </span>            :          * @match_clock: if provided, @best_clock P divider must
<span class="lineNum">     701 </span>            :          *               match the P divider from @match_clock
<span class="lineNum">     702 </span>            :          *               used for LVDS downclocking
<span class="lineNum">     703 </span>            :          * @best_clock: best PLL values found
<span class="lineNum">     704 </span>            :          *
<span class="lineNum">     705 </span>            :          * Returns true on success, false on failure.
<span class="lineNum">     706 </span>            :          */
<span class="lineNum">     707 </span>            :         bool (*find_dpll)(const struct intel_limit *limit,
<span class="lineNum">     708 </span>            :                           struct intel_crtc_state *crtc_state,
<span class="lineNum">     709 </span>            :                           int target, int refclk,
<span class="lineNum">     710 </span>            :                           struct dpll *match_clock,
<span class="lineNum">     711 </span>            :                           struct dpll *best_clock);
<span class="lineNum">     712 </span>            :         void (*update_wm)(struct drm_crtc *crtc);
<span class="lineNum">     713 </span>            :         void (*update_sprite_wm)(struct drm_plane *plane,
<span class="lineNum">     714 </span>            :                                  struct drm_crtc *crtc,
<span class="lineNum">     715 </span>            :                                  uint32_t sprite_width, uint32_t sprite_height,
<span class="lineNum">     716 </span>            :                                  int pixel_size, bool enable, bool scaled);
<span class="lineNum">     717 </span>            :         int (*modeset_calc_cdclk)(struct drm_atomic_state *state);
<span class="lineNum">     718 </span>            :         void (*modeset_commit_cdclk)(struct drm_atomic_state *state);
<span class="lineNum">     719 </span>            :         /* Returns the active state of the crtc, and if the crtc is active,
<span class="lineNum">     720 </span>            :          * fills out the pipe-config with the hw state. */
<span class="lineNum">     721 </span>            :         bool (*get_pipe_config)(struct intel_crtc *,
<span class="lineNum">     722 </span>            :                                 struct intel_crtc_state *);
<span class="lineNum">     723 </span>            :         void (*get_initial_plane_config)(struct intel_crtc *,
<span class="lineNum">     724 </span>            :                                          struct intel_initial_plane_config *);
<span class="lineNum">     725 </span>            :         int (*crtc_compute_clock)(struct intel_crtc *crtc,
<span class="lineNum">     726 </span>            :                                   struct intel_crtc_state *crtc_state);
<span class="lineNum">     727 </span>            :         void (*crtc_enable)(struct drm_crtc *crtc);
<span class="lineNum">     728 </span>            :         void (*crtc_disable)(struct drm_crtc *crtc);
<span class="lineNum">     729 </span>            :         void (*audio_codec_enable)(struct drm_connector *connector,
<span class="lineNum">     730 </span>            :                                    struct intel_encoder *encoder,
<span class="lineNum">     731 </span>            :                                    const struct drm_display_mode *adjusted_mode);
<span class="lineNum">     732 </span>            :         void (*audio_codec_disable)(struct intel_encoder *encoder);
<span class="lineNum">     733 </span>            :         void (*fdi_link_train)(struct drm_crtc *crtc);
<span class="lineNum">     734 </span>            :         void (*init_clock_gating)(struct drm_device *dev);
<span class="lineNum">     735 </span>            :         int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc,
<span class="lineNum">     736 </span>            :                           struct drm_framebuffer *fb,
<span class="lineNum">     737 </span>            :                           struct drm_i915_gem_object *obj,
<span class="lineNum">     738 </span>            :                           struct drm_i915_gem_request *req,
<span class="lineNum">     739 </span>            :                           uint32_t flags);
<span class="lineNum">     740 </span>            :         void (*update_primary_plane)(struct drm_crtc *crtc,
<span class="lineNum">     741 </span>            :                                      struct drm_framebuffer *fb,
<span class="lineNum">     742 </span>            :                                      int x, int y);
<span class="lineNum">     743 </span>            :         void (*hpd_irq_setup)(struct drm_device *dev);
<span class="lineNum">     744 </span>            :         /* clock updates for mode set */
<span class="lineNum">     745 </span>            :         /* cursor updates */
<span class="lineNum">     746 </span>            :         /* render clock increase/decrease */
<span class="lineNum">     747 </span>            :         /* display clock increase/decrease */
<span class="lineNum">     748 </span>            :         /* pll clock increase/decrease */
<span class="lineNum">     749 </span>            : };
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span>            : enum forcewake_domain_id {
<span class="lineNum">     752 </span>            :         FW_DOMAIN_ID_RENDER = 0,
<span class="lineNum">     753 </span>            :         FW_DOMAIN_ID_BLITTER,
<span class="lineNum">     754 </span>            :         FW_DOMAIN_ID_MEDIA,
<span class="lineNum">     755 </span>            : 
<span class="lineNum">     756 </span>            :         FW_DOMAIN_ID_COUNT
<span class="lineNum">     757 </span>            : };
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span>            : enum forcewake_domains {
<span class="lineNum">     760 </span>            :         FORCEWAKE_RENDER = (1 &lt;&lt; FW_DOMAIN_ID_RENDER),
<span class="lineNum">     761 </span>            :         FORCEWAKE_BLITTER = (1 &lt;&lt; FW_DOMAIN_ID_BLITTER),
<span class="lineNum">     762 </span>            :         FORCEWAKE_MEDIA = (1 &lt;&lt; FW_DOMAIN_ID_MEDIA),
<span class="lineNum">     763 </span>            :         FORCEWAKE_ALL = (FORCEWAKE_RENDER |
<span class="lineNum">     764 </span>            :                          FORCEWAKE_BLITTER |
<span class="lineNum">     765 </span>            :                          FORCEWAKE_MEDIA)
<span class="lineNum">     766 </span>            : };
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span>            : struct intel_uncore_funcs {
<span class="lineNum">     769 </span>            :         void (*force_wake_get)(struct drm_i915_private *dev_priv,
<span class="lineNum">     770 </span>            :                                                         enum forcewake_domains domains);
<span class="lineNum">     771 </span>            :         void (*force_wake_put)(struct drm_i915_private *dev_priv,
<span class="lineNum">     772 </span>            :                                                         enum forcewake_domains domains);
<span class="lineNum">     773 </span>            : 
<span class="lineNum">     774 </span>            :         uint8_t  (*mmio_readb)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
<span class="lineNum">     775 </span>            :         uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
<span class="lineNum">     776 </span>            :         uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
<span class="lineNum">     777 </span>            :         uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, off_t offset, bool trace);
<span class="lineNum">     778 </span>            : 
<span class="lineNum">     779 </span>            :         void (*mmio_writeb)(struct drm_i915_private *dev_priv, off_t offset,
<span class="lineNum">     780 </span>            :                                 uint8_t val, bool trace);
<span class="lineNum">     781 </span>            :         void (*mmio_writew)(struct drm_i915_private *dev_priv, off_t offset,
<span class="lineNum">     782 </span>            :                                 uint16_t val, bool trace);
<span class="lineNum">     783 </span>            :         void (*mmio_writel)(struct drm_i915_private *dev_priv, off_t offset,
<span class="lineNum">     784 </span>            :                                 uint32_t val, bool trace);
<span class="lineNum">     785 </span>            :         void (*mmio_writeq)(struct drm_i915_private *dev_priv, off_t offset,
<span class="lineNum">     786 </span>            :                                 uint64_t val, bool trace);
<span class="lineNum">     787 </span>            : };
<span class="lineNum">     788 </span>            : 
<span class="lineNum">     789 </span>            : struct intel_uncore {
<span class="lineNum">     790 </span>            :         spinlock_t lock; /** lock is also taken in irq contexts. */
<span class="lineNum">     791 </span>            : 
<span class="lineNum">     792 </span>            :         struct intel_uncore_funcs funcs;
<span class="lineNum">     793 </span>            : 
<span class="lineNum">     794 </span>            :         unsigned fifo_count;
<span class="lineNum">     795 </span>            :         enum forcewake_domains fw_domains;
<span class="lineNum">     796 </span>            : 
<span class="lineNum">     797 </span>            :         struct intel_uncore_forcewake_domain {
<span class="lineNum">     798 </span>            :                 struct drm_i915_private *i915;
<span class="lineNum">     799 </span>            :                 enum forcewake_domain_id id;
<span class="lineNum">     800 </span>            :                 unsigned wake_count;
<span class="lineNum">     801 </span>            :                 struct timeout timer;
<span class="lineNum">     802 </span>            :                 u32 reg_set;
<span class="lineNum">     803 </span>            :                 u32 val_set;
<span class="lineNum">     804 </span>            :                 u32 val_clear;
<span class="lineNum">     805 </span>            :                 u32 reg_ack;
<span class="lineNum">     806 </span>            :                 u32 reg_post;
<span class="lineNum">     807 </span>            :                 u32 val_reset;
<span class="lineNum">     808 </span>            :         } fw_domain[FW_DOMAIN_ID_COUNT];
<span class="lineNum">     809 </span>            : };
<span class="lineNum">     810 </span>            : 
<span class="lineNum">     811 </span>            : /* Iterate over initialised fw domains */
<span class="lineNum">     812 </span>            : #define for_each_fw_domain_mask(domain__, mask__, dev_priv__, i__) \
<span class="lineNum">     813 </span>            :         for ((i__) = 0, (domain__) = &amp;(dev_priv__)-&gt;uncore.fw_domain[0]; \
<span class="lineNum">     814 </span>            :              (i__) &lt; FW_DOMAIN_ID_COUNT; \
<span class="lineNum">     815 </span>            :              (i__)++, (domain__) = &amp;(dev_priv__)-&gt;uncore.fw_domain[i__]) \
<span class="lineNum">     816 </span>            :                 if (((mask__) &amp; (dev_priv__)-&gt;uncore.fw_domains) &amp; (1 &lt;&lt; (i__)))
<span class="lineNum">     817 </span>            : 
<span class="lineNum">     818 </span>            : #define for_each_fw_domain(domain__, dev_priv__, i__) \
<span class="lineNum">     819 </span>            :         for_each_fw_domain_mask(domain__, FORCEWAKE_ALL, dev_priv__, i__)
<span class="lineNum">     820 </span>            : 
<span class="lineNum">     821 </span>            : enum csr_state {
<span class="lineNum">     822 </span>            :         FW_UNINITIALIZED = 0,
<span class="lineNum">     823 </span>            :         FW_LOADED,
<span class="lineNum">     824 </span>            :         FW_FAILED
<span class="lineNum">     825 </span>            : };
<span class="lineNum">     826 </span>            : 
<span class="lineNum">     827 </span>            : struct intel_csr {
<span class="lineNum">     828 </span>            :         const char *fw_path;
<span class="lineNum">     829 </span>            :         uint32_t *dmc_payload;
<span class="lineNum">     830 </span>            :         uint32_t dmc_fw_size;
<span class="lineNum">     831 </span>            :         uint32_t mmio_count;
<span class="lineNum">     832 </span>            :         uint32_t mmioaddr[8];
<span class="lineNum">     833 </span>            :         uint32_t mmiodata[8];
<span class="lineNum">     834 </span>            :         enum csr_state state;
<span class="lineNum">     835 </span>            : };
<span class="lineNum">     836 </span>            : 
<span class="lineNum">     837 </span>            : #define DEV_INFO_FOR_EACH_FLAG(func, sep) \
<span class="lineNum">     838 </span>            :         func(is_mobile) sep \
<span class="lineNum">     839 </span>            :         func(is_i85x) sep \
<span class="lineNum">     840 </span>            :         func(is_i915g) sep \
<span class="lineNum">     841 </span>            :         func(is_i945gm) sep \
<span class="lineNum">     842 </span>            :         func(is_g33) sep \
<span class="lineNum">     843 </span>            :         func(need_gfx_hws) sep \
<span class="lineNum">     844 </span>            :         func(is_g4x) sep \
<span class="lineNum">     845 </span>            :         func(is_pineview) sep \
<span class="lineNum">     846 </span>            :         func(is_broadwater) sep \
<span class="lineNum">     847 </span>            :         func(is_crestline) sep \
<span class="lineNum">     848 </span>            :         func(is_ivybridge) sep \
<span class="lineNum">     849 </span>            :         func(is_valleyview) sep \
<span class="lineNum">     850 </span>            :         func(is_haswell) sep \
<span class="lineNum">     851 </span>            :         func(is_skylake) sep \
<span class="lineNum">     852 </span>            :         func(is_broxton) sep \
<span class="lineNum">     853 </span>            :         func(is_kabylake) sep \
<span class="lineNum">     854 </span>            :         func(is_preliminary) sep \
<span class="lineNum">     855 </span>            :         func(has_fbc) sep \
<span class="lineNum">     856 </span>            :         func(has_pipe_cxsr) sep \
<span class="lineNum">     857 </span>            :         func(has_hotplug) sep \
<span class="lineNum">     858 </span>            :         func(cursor_needs_physical) sep \
<span class="lineNum">     859 </span>            :         func(has_overlay) sep \
<span class="lineNum">     860 </span>            :         func(overlay_needs_physical) sep \
<span class="lineNum">     861 </span>            :         func(supports_tv) sep \
<span class="lineNum">     862 </span>            :         func(has_llc) sep \
<span class="lineNum">     863 </span>            :         func(has_ddi) sep \
<span class="lineNum">     864 </span>            :         func(has_fpga_dbg)
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span>            : #define DEFINE_FLAG(name) u8 name:1
<span class="lineNum">     867 </span>            : #define SEP_SEMICOLON ;
<span class="lineNum">     868 </span>            : 
<span class="lineNum">     869 </span>            : struct intel_device_info {
<span class="lineNum">     870 </span>            :         u32 display_mmio_offset;
<span class="lineNum">     871 </span>            :         u16 device_id;
<span class="lineNum">     872 </span>            :         u8 num_pipes:3;
<span class="lineNum">     873 </span>            :         u8 num_sprites[I915_MAX_PIPES];
<span class="lineNum">     874 </span>            :         u8 gen;
<span class="lineNum">     875 </span>            :         u8 ring_mask; /* Rings supported by the HW */
<span class="lineNum">     876 </span>            :         DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON);
<span class="lineNum">     877 </span>            :         /* Register offsets for the various display pipes and transcoders */
<span class="lineNum">     878 </span>            :         int pipe_offsets[I915_MAX_TRANSCODERS];
<span class="lineNum">     879 </span>            :         int trans_offsets[I915_MAX_TRANSCODERS];
<span class="lineNum">     880 </span>            :         int palette_offsets[I915_MAX_PIPES];
<span class="lineNum">     881 </span>            :         int cursor_offsets[I915_MAX_PIPES];
<span class="lineNum">     882 </span>            : 
<span class="lineNum">     883 </span>            :         /* Slice/subslice/EU info */
<span class="lineNum">     884 </span>            :         u8 slice_total;
<span class="lineNum">     885 </span>            :         u8 subslice_total;
<span class="lineNum">     886 </span>            :         u8 subslice_per_slice;
<span class="lineNum">     887 </span>            :         u8 eu_total;
<span class="lineNum">     888 </span>            :         u8 eu_per_subslice;
<span class="lineNum">     889 </span>            :         /* For each slice, which subslice(s) has(have) 7 EUs (bitfield)? */
<span class="lineNum">     890 </span>            :         u8 subslice_7eu[3];
<span class="lineNum">     891 </span>            :         u8 has_slice_pg:1;
<span class="lineNum">     892 </span>            :         u8 has_subslice_pg:1;
<span class="lineNum">     893 </span>            :         u8 has_eu_pg:1;
<span class="lineNum">     894 </span>            : };
<span class="lineNum">     895 </span>            : 
<span class="lineNum">     896 </span>            : #undef DEFINE_FLAG
<span class="lineNum">     897 </span>            : #undef SEP_SEMICOLON
<span class="lineNum">     898 </span>            : 
<span class="lineNum">     899 </span>            : enum i915_cache_level {
<span class="lineNum">     900 </span>            :         I915_CACHE_NONE = 0,
<span class="lineNum">     901 </span>            :         I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */
<span class="lineNum">     902 </span>            :         I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc
<span class="lineNum">     903 </span>            :                               caches, eg sampler/render caches, and the
<span class="lineNum">     904 </span>            :                               large Last-Level-Cache. LLC is coherent with
<span class="lineNum">     905 </span>            :                               the CPU, but L3 is only visible to the GPU. */
<span class="lineNum">     906 </span>            :         I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */
<span class="lineNum">     907 </span>            : };
<span class="lineNum">     908 </span>            : 
<span class="lineNum">     909 </span>            : struct i915_ctx_hang_stats {
<span class="lineNum">     910 </span>            :         /* This context had batch pending when hang was declared */
<span class="lineNum">     911 </span>            :         unsigned batch_pending;
<span class="lineNum">     912 </span>            : 
<span class="lineNum">     913 </span>            :         /* This context had batch active when hang was declared */
<span class="lineNum">     914 </span>            :         unsigned batch_active;
<span class="lineNum">     915 </span>            : 
<span class="lineNum">     916 </span>            :         /* Time when this context was last blamed for a GPU reset */
<span class="lineNum">     917 </span>            :         unsigned long guilty_ts;
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span>            :         /* If the contexts causes a second GPU hang within this time,
<span class="lineNum">     920 </span>            :          * it is permanently banned from submitting any more work.
<span class="lineNum">     921 </span>            :          */
<span class="lineNum">     922 </span>            :         unsigned long ban_period_seconds;
<span class="lineNum">     923 </span>            : 
<span class="lineNum">     924 </span>            :         /* This context is banned to submit more work */
<span class="lineNum">     925 </span>            :         bool banned;
<span class="lineNum">     926 </span>            : };
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span>            : /* This must match up with the value previously used for execbuf2.rsvd1. */
<span class="lineNum">     929 </span>            : #define DEFAULT_CONTEXT_HANDLE 0
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span>            : #define CONTEXT_NO_ZEROMAP (1&lt;&lt;0)
<span class="lineNum">     932 </span>            : /**
<span class="lineNum">     933 </span>            :  * struct intel_context - as the name implies, represents a context.
<span class="lineNum">     934 </span>            :  * @ref: reference count.
<span class="lineNum">     935 </span>            :  * @user_handle: userspace tracking identity for this context.
<span class="lineNum">     936 </span>            :  * @remap_slice: l3 row remapping information.
<span class="lineNum">     937 </span>            :  * @flags: context specific flags:
<span class="lineNum">     938 </span>            :  *         CONTEXT_NO_ZEROMAP: do not allow mapping things to page 0.
<span class="lineNum">     939 </span>            :  * @file_priv: filp associated with this context (NULL for global default
<span class="lineNum">     940 </span>            :  *             context).
<span class="lineNum">     941 </span>            :  * @hang_stats: information about the role of this context in possible GPU
<span class="lineNum">     942 </span>            :  *              hangs.
<span class="lineNum">     943 </span>            :  * @ppgtt: virtual memory space used by this context.
<span class="lineNum">     944 </span>            :  * @legacy_hw_ctx: render context backing object and whether it is correctly
<span class="lineNum">     945 </span>            :  *                initialized (legacy ring submission mechanism only).
<span class="lineNum">     946 </span>            :  * @link: link in the global list of contexts.
<span class="lineNum">     947 </span>            :  *
<span class="lineNum">     948 </span>            :  * Contexts are memory images used by the hardware to store copies of their
<span class="lineNum">     949 </span>            :  * internal state.
<span class="lineNum">     950 </span>            :  */
<span class="lineNum">     951 </span>            : struct intel_context {
<span class="lineNum">     952 </span>            :         struct kref ref;
<span class="lineNum">     953 </span>            :         int user_handle;
<span class="lineNum">     954 </span>            :         uint8_t remap_slice;
<span class="lineNum">     955 </span>            :         struct drm_i915_private *i915;
<span class="lineNum">     956 </span>            :         int flags;
<span class="lineNum">     957 </span>            :         struct drm_i915_file_private *file_priv;
<span class="lineNum">     958 </span>            :         struct i915_ctx_hang_stats hang_stats;
<span class="lineNum">     959 </span>            :         struct i915_hw_ppgtt *ppgtt;
<span class="lineNum">     960 </span>            : 
<span class="lineNum">     961 </span>            :         /* Legacy ring buffer submission */
<span class="lineNum">     962 </span>            :         struct {
<span class="lineNum">     963 </span>            :                 struct drm_i915_gem_object *rcs_state;
<span class="lineNum">     964 </span>            :                 bool initialized;
<span class="lineNum">     965 </span>            :         } legacy_hw_ctx;
<span class="lineNum">     966 </span>            : 
<span class="lineNum">     967 </span>            :         /* Execlists */
<span class="lineNum">     968 </span>            :         struct {
<span class="lineNum">     969 </span>            :                 struct drm_i915_gem_object *state;
<span class="lineNum">     970 </span>            :                 struct intel_ringbuffer *ringbuf;
<span class="lineNum">     971 </span>            :                 int pin_count;
<span class="lineNum">     972 </span>            :         } engine[I915_NUM_RINGS];
<span class="lineNum">     973 </span>            : 
<span class="lineNum">     974 </span>            :         struct list_head link;
<span class="lineNum">     975 </span>            : };
<span class="lineNum">     976 </span>            : 
<span class="lineNum">     977 </span>            : enum fb_op_origin {
<span class="lineNum">     978 </span>            :         ORIGIN_GTT,
<span class="lineNum">     979 </span>            :         ORIGIN_CPU,
<span class="lineNum">     980 </span>            :         ORIGIN_CS,
<span class="lineNum">     981 </span>            :         ORIGIN_FLIP,
<span class="lineNum">     982 </span>            :         ORIGIN_DIRTYFB,
<span class="lineNum">     983 </span>            : };
<span class="lineNum">     984 </span>            : 
<span class="lineNum">     985 </span>            : struct i915_fbc {
<span class="lineNum">     986 </span>            :         /* This is always the inner lock when overlapping with struct_mutex and
<span class="lineNum">     987 </span>            :          * it's the outer lock when overlapping with stolen_lock. */
<span class="lineNum">     988 </span>            :         struct rwlock lock;
<span class="lineNum">     989 </span>            :         unsigned long uncompressed_size;
<span class="lineNum">     990 </span>            :         unsigned threshold;
<span class="lineNum">     991 </span>            :         unsigned int fb_id;
<span class="lineNum">     992 </span>            :         unsigned int possible_framebuffer_bits;
<span class="lineNum">     993 </span>            :         unsigned int busy_bits;
<span class="lineNum">     994 </span>            :         struct intel_crtc *crtc;
<span class="lineNum">     995 </span>            :         int y;
<span class="lineNum">     996 </span>            : 
<span class="lineNum">     997 </span>            :         struct drm_mm_node compressed_fb;
<span class="lineNum">     998 </span>            :         struct drm_mm_node *compressed_llb;
<span class="lineNum">     999 </span>            : 
<span class="lineNum">    1000 </span>            :         bool false_color;
<span class="lineNum">    1001 </span>            : 
<span class="lineNum">    1002 </span>            :         /* Tracks whether the HW is actually enabled, not whether the feature is
<span class="lineNum">    1003 </span>            :          * possible. */
<span class="lineNum">    1004 </span>            :         bool enabled;
<span class="lineNum">    1005 </span>            : 
<span class="lineNum">    1006 </span>            :         struct intel_fbc_work {
<span class="lineNum">    1007 </span>            :                 struct delayed_work work;
<span class="lineNum">    1008 </span>            :                 struct intel_crtc *crtc;
<span class="lineNum">    1009 </span>            :                 struct drm_framebuffer *fb;
<span class="lineNum">    1010 </span>            :         } *fbc_work;
<span class="lineNum">    1011 </span>            : 
<span class="lineNum">    1012 </span>            :         enum no_fbc_reason {
<span class="lineNum">    1013 </span>            :                 FBC_OK, /* FBC is enabled */
<span class="lineNum">    1014 </span>            :                 FBC_UNSUPPORTED, /* FBC is not supported by this chipset */
<span class="lineNum">    1015 </span>            :                 FBC_NO_OUTPUT, /* no outputs enabled to compress */
<span class="lineNum">    1016 </span>            :                 FBC_STOLEN_TOO_SMALL, /* not enough space for buffers */
<span class="lineNum">    1017 </span>            :                 FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */
<span class="lineNum">    1018 </span>            :                 FBC_MODE_TOO_LARGE, /* mode too large for compression */
<span class="lineNum">    1019 </span>            :                 FBC_BAD_PLANE, /* fbc not supported on plane */
<span class="lineNum">    1020 </span>            :                 FBC_NOT_TILED, /* buffer not tiled */
<span class="lineNum">    1021 </span>            :                 FBC_MULTIPLE_PIPES, /* more than one pipe active */
<span class="lineNum">    1022 </span>            :                 FBC_MODULE_PARAM,
<span class="lineNum">    1023 </span>            :                 FBC_CHIP_DEFAULT, /* disabled by default on this chip */
<span class="lineNum">    1024 </span>            :                 FBC_ROTATION, /* rotation is not supported */
<span class="lineNum">    1025 </span>            :                 FBC_IN_DBG_MASTER, /* kernel debugger is active */
<span class="lineNum">    1026 </span>            :                 FBC_BAD_STRIDE, /* stride is not supported */
<span class="lineNum">    1027 </span>            :                 FBC_PIXEL_RATE, /* pixel rate is too big */
<span class="lineNum">    1028 </span>            :                 FBC_PIXEL_FORMAT /* pixel format is invalid */
<span class="lineNum">    1029 </span>            :         } no_fbc_reason;
<span class="lineNum">    1030 </span>            : 
<span class="lineNum">    1031 </span>            :         bool (*fbc_enabled)(struct drm_i915_private *dev_priv);
<span class="lineNum">    1032 </span>            :         void (*enable_fbc)(struct intel_crtc *crtc);
<span class="lineNum">    1033 </span>            :         void (*disable_fbc)(struct drm_i915_private *dev_priv);
<span class="lineNum">    1034 </span>            : };
<span class="lineNum">    1035 </span>            : 
<span class="lineNum">    1036 </span>            : /**
<span class="lineNum">    1037 </span>            :  * HIGH_RR is the highest eDP panel refresh rate read from EDID
<span class="lineNum">    1038 </span>            :  * LOW_RR is the lowest eDP panel refresh rate found from EDID
<span class="lineNum">    1039 </span>            :  * parsing for same resolution.
<span class="lineNum">    1040 </span>            :  */
<span class="lineNum">    1041 </span>            : enum drrs_refresh_rate_type {
<span class="lineNum">    1042 </span>            :         DRRS_HIGH_RR,
<span class="lineNum">    1043 </span>            :         DRRS_LOW_RR,
<span class="lineNum">    1044 </span>            :         DRRS_MAX_RR, /* RR count */
<span class="lineNum">    1045 </span>            : };
<span class="lineNum">    1046 </span>            : 
<span class="lineNum">    1047 </span>            : enum drrs_support_type {
<span class="lineNum">    1048 </span>            :         DRRS_NOT_SUPPORTED = 0,
<span class="lineNum">    1049 </span>            :         STATIC_DRRS_SUPPORT = 1,
<span class="lineNum">    1050 </span>            :         SEAMLESS_DRRS_SUPPORT = 2
<span class="lineNum">    1051 </span>            : };
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span>            : struct intel_dp;
<span class="lineNum">    1054 </span>            : struct i915_drrs {
<span class="lineNum">    1055 </span>            :         struct rwlock mutex;
<span class="lineNum">    1056 </span>            :         struct delayed_work work;
<span class="lineNum">    1057 </span>            :         struct intel_dp *dp;
<span class="lineNum">    1058 </span>            :         unsigned busy_frontbuffer_bits;
<span class="lineNum">    1059 </span>            :         enum drrs_refresh_rate_type refresh_rate_type;
<span class="lineNum">    1060 </span>            :         enum drrs_support_type type;
<span class="lineNum">    1061 </span>            : };
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span>            : struct i915_psr {
<span class="lineNum">    1064 </span>            :         struct rwlock lock;
<span class="lineNum">    1065 </span>            :         bool sink_support;
<span class="lineNum">    1066 </span>            :         bool source_ok;
<span class="lineNum">    1067 </span>            :         struct intel_dp *enabled;
<span class="lineNum">    1068 </span>            :         bool active;
<span class="lineNum">    1069 </span>            :         struct delayed_work work;
<span class="lineNum">    1070 </span>            :         unsigned busy_frontbuffer_bits;
<span class="lineNum">    1071 </span>            :         bool psr2_support;
<span class="lineNum">    1072 </span>            :         bool aux_frame_sync;
<span class="lineNum">    1073 </span>            : };
<span class="lineNum">    1074 </span>            : 
<span class="lineNum">    1075 </span>            : enum intel_pch {
<span class="lineNum">    1076 </span>            :         PCH_NONE = 0,   /* No PCH present */
<span class="lineNum">    1077 </span>            :         PCH_IBX,        /* Ibexpeak PCH */
<span class="lineNum">    1078 </span>            :         PCH_CPT,        /* Cougarpoint PCH */
<span class="lineNum">    1079 </span>            :         PCH_LPT,        /* Lynxpoint PCH */
<span class="lineNum">    1080 </span>            :         PCH_SPT,        /* Sunrisepoint PCH */
<span class="lineNum">    1081 </span>            :         PCH_KBP,        /* Kabypoint PCH */
<span class="lineNum">    1082 </span>            :         PCH_NOP,
<span class="lineNum">    1083 </span>            : };
<span class="lineNum">    1084 </span>            : 
<span class="lineNum">    1085 </span>            : enum intel_sbi_destination {
<span class="lineNum">    1086 </span>            :         SBI_ICLK,
<span class="lineNum">    1087 </span>            :         SBI_MPHY,
<span class="lineNum">    1088 </span>            : };
<span class="lineNum">    1089 </span>            : 
<span class="lineNum">    1090 </span>            : #define QUIRK_PIPEA_FORCE (1&lt;&lt;0)
<span class="lineNum">    1091 </span>            : #define QUIRK_LVDS_SSC_DISABLE (1&lt;&lt;1)
<span class="lineNum">    1092 </span>            : #define QUIRK_INVERT_BRIGHTNESS (1&lt;&lt;2)
<span class="lineNum">    1093 </span>            : #define QUIRK_BACKLIGHT_PRESENT (1&lt;&lt;3)
<span class="lineNum">    1094 </span>            : #define QUIRK_PIPEB_FORCE (1&lt;&lt;4)
<span class="lineNum">    1095 </span>            : #define QUIRK_PIN_SWIZZLED_PAGES (1&lt;&lt;5)
<span class="lineNum">    1096 </span>            : 
<span class="lineNum">    1097 </span>            : struct intel_fbdev;
<span class="lineNum">    1098 </span>            : struct intel_fbc_work;
<span class="lineNum">    1099 </span>            : 
<span class="lineNum">    1100 </span>            : struct intel_gmbus {
<span class="lineNum">    1101 </span>            :         struct i2c_adapter adapter;
<span class="lineNum">    1102 </span>            :         u32 force_bit;
<span class="lineNum">    1103 </span>            :         u32 reg0;
<span class="lineNum">    1104 </span>            :         u32 gpio_reg;
<span class="lineNum">    1105 </span>            :         struct i2c_algo_bit_data bit_algo;
<span class="lineNum">    1106 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    1107 </span>            : };
<span class="lineNum">    1108 </span>            : 
<span class="lineNum">    1109 </span>            : struct i915_suspend_saved_registers {
<span class="lineNum">    1110 </span>            :         u32 saveDSPARB;
<span class="lineNum">    1111 </span>            :         u32 saveLVDS;
<span class="lineNum">    1112 </span>            :         u32 savePP_ON_DELAYS;
<span class="lineNum">    1113 </span>            :         u32 savePP_OFF_DELAYS;
<span class="lineNum">    1114 </span>            :         u32 savePP_ON;
<span class="lineNum">    1115 </span>            :         u32 savePP_OFF;
<span class="lineNum">    1116 </span>            :         u32 savePP_CONTROL;
<span class="lineNum">    1117 </span>            :         u32 savePP_DIVISOR;
<span class="lineNum">    1118 </span>            :         u32 saveFBC_CONTROL;
<span class="lineNum">    1119 </span>            :         u32 saveCACHE_MODE_0;
<span class="lineNum">    1120 </span>            :         u32 saveMI_ARB_STATE;
<span class="lineNum">    1121 </span>            :         u32 saveSWF0[16];
<span class="lineNum">    1122 </span>            :         u32 saveSWF1[16];
<span class="lineNum">    1123 </span>            :         u32 saveSWF3[3];
<span class="lineNum">    1124 </span>            :         uint64_t saveFENCE[I915_MAX_NUM_FENCES];
<span class="lineNum">    1125 </span>            :         u32 savePCH_PORT_HOTPLUG;
<span class="lineNum">    1126 </span>            :         u16 saveGCDGMBUS;
<span class="lineNum">    1127 </span>            : };
<span class="lineNum">    1128 </span>            : 
<span class="lineNum">    1129 </span>            : struct vlv_s0ix_state {
<span class="lineNum">    1130 </span>            :         /* GAM */
<span class="lineNum">    1131 </span>            :         u32 wr_watermark;
<span class="lineNum">    1132 </span>            :         u32 gfx_prio_ctrl;
<span class="lineNum">    1133 </span>            :         u32 arb_mode;
<span class="lineNum">    1134 </span>            :         u32 gfx_pend_tlb0;
<span class="lineNum">    1135 </span>            :         u32 gfx_pend_tlb1;
<span class="lineNum">    1136 </span>            :         u32 lra_limits[GEN7_LRA_LIMITS_REG_NUM];
<span class="lineNum">    1137 </span>            :         u32 media_max_req_count;
<span class="lineNum">    1138 </span>            :         u32 gfx_max_req_count;
<span class="lineNum">    1139 </span>            :         u32 render_hwsp;
<span class="lineNum">    1140 </span>            :         u32 ecochk;
<span class="lineNum">    1141 </span>            :         u32 bsd_hwsp;
<span class="lineNum">    1142 </span>            :         u32 blt_hwsp;
<span class="lineNum">    1143 </span>            :         u32 tlb_rd_addr;
<span class="lineNum">    1144 </span>            : 
<span class="lineNum">    1145 </span>            :         /* MBC */
<span class="lineNum">    1146 </span>            :         u32 g3dctl;
<span class="lineNum">    1147 </span>            :         u32 gsckgctl;
<span class="lineNum">    1148 </span>            :         u32 mbctl;
<span class="lineNum">    1149 </span>            : 
<span class="lineNum">    1150 </span>            :         /* GCP */
<span class="lineNum">    1151 </span>            :         u32 ucgctl1;
<span class="lineNum">    1152 </span>            :         u32 ucgctl3;
<span class="lineNum">    1153 </span>            :         u32 rcgctl1;
<span class="lineNum">    1154 </span>            :         u32 rcgctl2;
<span class="lineNum">    1155 </span>            :         u32 rstctl;
<span class="lineNum">    1156 </span>            :         u32 misccpctl;
<span class="lineNum">    1157 </span>            : 
<span class="lineNum">    1158 </span>            :         /* GPM */
<span class="lineNum">    1159 </span>            :         u32 gfxpause;
<span class="lineNum">    1160 </span>            :         u32 rpdeuhwtc;
<span class="lineNum">    1161 </span>            :         u32 rpdeuc;
<span class="lineNum">    1162 </span>            :         u32 ecobus;
<span class="lineNum">    1163 </span>            :         u32 pwrdwnupctl;
<span class="lineNum">    1164 </span>            :         u32 rp_down_timeout;
<span class="lineNum">    1165 </span>            :         u32 rp_deucsw;
<span class="lineNum">    1166 </span>            :         u32 rcubmabdtmr;
<span class="lineNum">    1167 </span>            :         u32 rcedata;
<span class="lineNum">    1168 </span>            :         u32 spare2gh;
<span class="lineNum">    1169 </span>            : 
<span class="lineNum">    1170 </span>            :         /* Display 1 CZ domain */
<span class="lineNum">    1171 </span>            :         u32 gt_imr;
<span class="lineNum">    1172 </span>            :         u32 gt_ier;
<span class="lineNum">    1173 </span>            :         u32 pm_imr;
<span class="lineNum">    1174 </span>            :         u32 pm_ier;
<span class="lineNum">    1175 </span>            :         u32 gt_scratch[GEN7_GT_SCRATCH_REG_NUM];
<span class="lineNum">    1176 </span>            : 
<span class="lineNum">    1177 </span>            :         /* GT SA CZ domain */
<span class="lineNum">    1178 </span>            :         u32 tilectl;
<span class="lineNum">    1179 </span>            :         u32 gt_fifoctl;
<span class="lineNum">    1180 </span>            :         u32 gtlc_wake_ctrl;
<span class="lineNum">    1181 </span>            :         u32 gtlc_survive;
<span class="lineNum">    1182 </span>            :         u32 pmwgicz;
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span>            :         /* Display 2 CZ domain */
<span class="lineNum">    1185 </span>            :         u32 gu_ctl0;
<span class="lineNum">    1186 </span>            :         u32 gu_ctl1;
<span class="lineNum">    1187 </span>            :         u32 pcbr;
<span class="lineNum">    1188 </span>            :         u32 clock_gate_dis2;
<span class="lineNum">    1189 </span>            : };
<span class="lineNum">    1190 </span>            : 
<span class="lineNum">    1191 </span>            : struct intel_rps_ei {
<span class="lineNum">    1192 </span>            :         u32 cz_clock;
<span class="lineNum">    1193 </span>            :         u32 render_c0;
<span class="lineNum">    1194 </span>            :         u32 media_c0;
<span class="lineNum">    1195 </span>            : };
<span class="lineNum">    1196 </span>            : 
<span class="lineNum">    1197 </span>            : struct intel_gen6_power_mgmt {
<span class="lineNum">    1198 </span>            :         /*
<span class="lineNum">    1199 </span>            :          * work, interrupts_enabled and pm_iir are protected by
<span class="lineNum">    1200 </span>            :          * dev_priv-&gt;irq_lock
<span class="lineNum">    1201 </span>            :          */
<span class="lineNum">    1202 </span>            :         struct work_struct work;
<span class="lineNum">    1203 </span>            :         bool interrupts_enabled;
<span class="lineNum">    1204 </span>            :         u32 pm_iir;
<span class="lineNum">    1205 </span>            : 
<span class="lineNum">    1206 </span>            :         /* Frequencies are stored in potentially platform dependent multiples.
<span class="lineNum">    1207 </span>            :          * In other words, *_freq needs to be multiplied by X to be interesting.
<span class="lineNum">    1208 </span>            :          * Soft limits are those which are used for the dynamic reclocking done
<span class="lineNum">    1209 </span>            :          * by the driver (raise frequencies under heavy loads, and lower for
<span class="lineNum">    1210 </span>            :          * lighter loads). Hard limits are those imposed by the hardware.
<span class="lineNum">    1211 </span>            :          *
<span class="lineNum">    1212 </span>            :          * A distinction is made for overclocking, which is never enabled by
<span class="lineNum">    1213 </span>            :          * default, and is considered to be above the hard limit if it's
<span class="lineNum">    1214 </span>            :          * possible at all.
<span class="lineNum">    1215 </span>            :          */
<span class="lineNum">    1216 </span>            :         u8 cur_freq;            /* Current frequency (cached, may not == HW) */
<span class="lineNum">    1217 </span>            :         u8 min_freq_softlimit;  /* Minimum frequency permitted by the driver */
<span class="lineNum">    1218 </span>            :         u8 max_freq_softlimit;  /* Max frequency permitted by the driver */
<span class="lineNum">    1219 </span>            :         u8 max_freq;            /* Maximum frequency, RP0 if not overclocking */
<span class="lineNum">    1220 </span>            :         u8 min_freq;            /* AKA RPn. Minimum frequency */
<span class="lineNum">    1221 </span>            :         u8 idle_freq;           /* Frequency to request when we are idle */
<span class="lineNum">    1222 </span>            :         u8 efficient_freq;      /* AKA RPe. Pre-determined balanced frequency */
<span class="lineNum">    1223 </span>            :         u8 rp1_freq;            /* &quot;less than&quot; RP0 power/freqency */
<span class="lineNum">    1224 </span>            :         u8 rp0_freq;            /* Non-overclocked max frequency. */
<span class="lineNum">    1225 </span>            : 
<span class="lineNum">    1226 </span>            :         u8 up_threshold; /* Current %busy required to uplock */
<span class="lineNum">    1227 </span>            :         u8 down_threshold; /* Current %busy required to downclock */
<span class="lineNum">    1228 </span>            : 
<span class="lineNum">    1229 </span>            :         int last_adj;
<span class="lineNum">    1230 </span>            :         enum { LOW_POWER, BETWEEN, HIGH_POWER } power;
<span class="lineNum">    1231 </span>            : 
<span class="lineNum">    1232 </span>            :         spinlock_t client_lock;
<span class="lineNum">    1233 </span>            :         struct list_head clients;
<span class="lineNum">    1234 </span>            :         bool client_boost;
<span class="lineNum">    1235 </span>            : 
<span class="lineNum">    1236 </span>            :         bool enabled;
<span class="lineNum">    1237 </span>            :         struct delayed_work delayed_resume_work;
<span class="lineNum">    1238 </span>            :         unsigned boosts;
<span class="lineNum">    1239 </span>            : 
<span class="lineNum">    1240 </span>            :         struct intel_rps_client semaphores, mmioflips;
<span class="lineNum">    1241 </span>            : 
<span class="lineNum">    1242 </span>            :         /* manual wa residency calculations */
<span class="lineNum">    1243 </span>            :         struct intel_rps_ei ei;
<span class="lineNum">    1244 </span>            : 
<span class="lineNum">    1245 </span>            :         /*
<span class="lineNum">    1246 </span>            :          * Protects RPS/RC6 register access and PCU communication.
<span class="lineNum">    1247 </span>            :          * Must be taken after struct_mutex if nested. Note that
<span class="lineNum">    1248 </span>            :          * this lock may be held for long periods of time when
<span class="lineNum">    1249 </span>            :          * talking to hw - so only take it when talking to hw!
<span class="lineNum">    1250 </span>            :          */
<span class="lineNum">    1251 </span>            :         struct rwlock hw_lock;
<span class="lineNum">    1252 </span>            : };
<span class="lineNum">    1253 </span>            : 
<span class="lineNum">    1254 </span>            : /* defined intel_pm.c */
<span class="lineNum">    1255 </span>            : extern spinlock_t mchdev_lock;
<span class="lineNum">    1256 </span>            : 
<span class="lineNum">    1257 </span>            : struct intel_ilk_power_mgmt {
<span class="lineNum">    1258 </span>            :         u8 cur_delay;
<span class="lineNum">    1259 </span>            :         u8 min_delay;
<span class="lineNum">    1260 </span>            :         u8 max_delay;
<span class="lineNum">    1261 </span>            :         u8 fmax;
<span class="lineNum">    1262 </span>            :         u8 fstart;
<span class="lineNum">    1263 </span>            : 
<span class="lineNum">    1264 </span>            :         u64 last_count1;
<span class="lineNum">    1265 </span>            :         unsigned long last_time1;
<span class="lineNum">    1266 </span>            :         unsigned long chipset_power;
<span class="lineNum">    1267 </span>            :         u64 last_count2;
<span class="lineNum">    1268 </span>            :         u64 last_time2;
<span class="lineNum">    1269 </span>            :         unsigned long gfx_power;
<span class="lineNum">    1270 </span>            :         u8 corr;
<span class="lineNum">    1271 </span>            : 
<span class="lineNum">    1272 </span>            :         int c_m;
<span class="lineNum">    1273 </span>            :         int r_t;
<span class="lineNum">    1274 </span>            : };
<span class="lineNum">    1275 </span>            : 
<span class="lineNum">    1276 </span>            : struct drm_i915_private;
<span class="lineNum">    1277 </span>            : struct i915_power_well;
<span class="lineNum">    1278 </span>            : 
<span class="lineNum">    1279 </span>            : struct i915_power_well_ops {
<span class="lineNum">    1280 </span>            :         /*
<span class="lineNum">    1281 </span>            :          * Synchronize the well's hw state to match the current sw state, for
<span class="lineNum">    1282 </span>            :          * example enable/disable it based on the current refcount. Called
<span class="lineNum">    1283 </span>            :          * during driver init and resume time, possibly after first calling
<span class="lineNum">    1284 </span>            :          * the enable/disable handlers.
<span class="lineNum">    1285 </span>            :          */
<span class="lineNum">    1286 </span>            :         void (*sync_hw)(struct drm_i915_private *dev_priv,
<span class="lineNum">    1287 </span>            :                         struct i915_power_well *power_well);
<span class="lineNum">    1288 </span>            :         /*
<span class="lineNum">    1289 </span>            :          * Enable the well and resources that depend on it (for example
<span class="lineNum">    1290 </span>            :          * interrupts located on the well). Called after the 0-&gt;1 refcount
<span class="lineNum">    1291 </span>            :          * transition.
<span class="lineNum">    1292 </span>            :          */
<span class="lineNum">    1293 </span>            :         void (*enable)(struct drm_i915_private *dev_priv,
<span class="lineNum">    1294 </span>            :                        struct i915_power_well *power_well);
<span class="lineNum">    1295 </span>            :         /*
<span class="lineNum">    1296 </span>            :          * Disable the well and resources that depend on it. Called after
<span class="lineNum">    1297 </span>            :          * the 1-&gt;0 refcount transition.
<span class="lineNum">    1298 </span>            :          */
<span class="lineNum">    1299 </span>            :         void (*disable)(struct drm_i915_private *dev_priv,
<span class="lineNum">    1300 </span>            :                         struct i915_power_well *power_well);
<span class="lineNum">    1301 </span>            :         /* Returns the hw enabled state. */
<span class="lineNum">    1302 </span>            :         bool (*is_enabled)(struct drm_i915_private *dev_priv,
<span class="lineNum">    1303 </span>            :                            struct i915_power_well *power_well);
<span class="lineNum">    1304 </span>            : };
<span class="lineNum">    1305 </span>            : 
<span class="lineNum">    1306 </span>            : /* Power well structure for haswell */
<span class="lineNum">    1307 </span>            : struct i915_power_well {
<span class="lineNum">    1308 </span>            :         const char *name;
<span class="lineNum">    1309 </span>            :         bool always_on;
<span class="lineNum">    1310 </span>            :         /* power well enable/disable usage count */
<span class="lineNum">    1311 </span>            :         int count;
<span class="lineNum">    1312 </span>            :         /* cached hw enabled state */
<span class="lineNum">    1313 </span>            :         bool hw_enabled;
<span class="lineNum">    1314 </span>            :         unsigned long domains;
<span class="lineNum">    1315 </span>            :         unsigned long data;
<span class="lineNum">    1316 </span>            :         const struct i915_power_well_ops *ops;
<span class="lineNum">    1317 </span>            : };
<span class="lineNum">    1318 </span>            : 
<span class="lineNum">    1319 </span>            : struct i915_power_domains {
<span class="lineNum">    1320 </span>            :         /*
<span class="lineNum">    1321 </span>            :          * Power wells needed for initialization at driver init and suspend
<span class="lineNum">    1322 </span>            :          * time are on. They are kept on until after the first modeset.
<span class="lineNum">    1323 </span>            :          */
<span class="lineNum">    1324 </span>            :         bool init_power_on;
<span class="lineNum">    1325 </span>            :         bool initializing;
<span class="lineNum">    1326 </span>            :         int power_well_count;
<span class="lineNum">    1327 </span>            : 
<span class="lineNum">    1328 </span>            :         struct rwlock lock;
<span class="lineNum">    1329 </span>            :         int domain_use_count[POWER_DOMAIN_NUM];
<span class="lineNum">    1330 </span>            :         struct i915_power_well *power_wells;
<span class="lineNum">    1331 </span>            : };
<span class="lineNum">    1332 </span>            : 
<span class="lineNum">    1333 </span>            : #define MAX_L3_SLICES 2
<span class="lineNum">    1334 </span>            : struct intel_l3_parity {
<span class="lineNum">    1335 </span>            :         u32 *remap_info[MAX_L3_SLICES];
<span class="lineNum">    1336 </span>            :         struct work_struct error_work;
<span class="lineNum">    1337 </span>            :         int which_slice;
<span class="lineNum">    1338 </span>            : };
<span class="lineNum">    1339 </span>            : 
<span class="lineNum">    1340 </span>            : struct i915_gem_mm {
<span class="lineNum">    1341 </span>            :         /** Memory allocator for GTT stolen memory */
<span class="lineNum">    1342 </span>            :         struct drm_mm stolen;
<span class="lineNum">    1343 </span>            :         /** Protects the usage of the GTT stolen memory allocator. This is
<span class="lineNum">    1344 </span>            :          * always the inner lock when overlapping with struct_mutex. */
<span class="lineNum">    1345 </span>            :         struct rwlock stolen_lock;
<span class="lineNum">    1346 </span>            : 
<span class="lineNum">    1347 </span>            :         /** List of all objects in gtt_space. Used to restore gtt
<span class="lineNum">    1348 </span>            :          * mappings on resume */
<span class="lineNum">    1349 </span>            :         struct list_head bound_list;
<span class="lineNum">    1350 </span>            :         /**
<span class="lineNum">    1351 </span>            :          * List of objects which are not bound to the GTT (thus
<span class="lineNum">    1352 </span>            :          * are idle and not used by the GPU) but still have
<span class="lineNum">    1353 </span>            :          * (presumably uncached) pages still attached.
<span class="lineNum">    1354 </span>            :          */
<span class="lineNum">    1355 </span>            :         struct list_head unbound_list;
<span class="lineNum">    1356 </span>            : 
<span class="lineNum">    1357 </span>            :         /** Usable portion of the GTT for GEM */
<span class="lineNum">    1358 </span>            :         unsigned long stolen_base; /* limited to low memory (32-bit) */
<span class="lineNum">    1359 </span>            : 
<span class="lineNum">    1360 </span>            :         /** PPGTT used for aliasing the PPGTT with the GTT */
<span class="lineNum">    1361 </span>            :         struct i915_hw_ppgtt *aliasing_ppgtt;
<span class="lineNum">    1362 </span>            : 
<span class="lineNum">    1363 </span>            : #ifdef __linux__
<span class="lineNum">    1364 </span>            :         struct notifier_block oom_notifier;
<span class="lineNum">    1365 </span>            :         struct shrinker shrinker;
<span class="lineNum">    1366 </span>            :         bool shrinker_no_lock_stealing;
<span class="lineNum">    1367 </span>            : #endif
<span class="lineNum">    1368 </span>            : 
<span class="lineNum">    1369 </span>            :         /** LRU list of objects with fence regs on them. */
<span class="lineNum">    1370 </span>            :         struct list_head fence_list;
<span class="lineNum">    1371 </span>            : 
<span class="lineNum">    1372 </span>            :         /**
<span class="lineNum">    1373 </span>            :          * We leave the user IRQ off as much as possible,
<span class="lineNum">    1374 </span>            :          * but this means that requests will finish and never
<span class="lineNum">    1375 </span>            :          * be retired once the system goes idle. Set a timer to
<span class="lineNum">    1376 </span>            :          * fire periodically while the ring is running. When it
<span class="lineNum">    1377 </span>            :          * fires, go retire requests.
<span class="lineNum">    1378 </span>            :          */
<span class="lineNum">    1379 </span>            :         struct delayed_work retire_work;
<span class="lineNum">    1380 </span>            : 
<span class="lineNum">    1381 </span>            :         /**
<span class="lineNum">    1382 </span>            :          * When we detect an idle GPU, we want to turn on
<span class="lineNum">    1383 </span>            :          * powersaving features. So once we see that there
<span class="lineNum">    1384 </span>            :          * are no more requests outstanding and no more
<span class="lineNum">    1385 </span>            :          * arrive within a small period of time, we fire
<span class="lineNum">    1386 </span>            :          * off the idle_work.
<span class="lineNum">    1387 </span>            :          */
<span class="lineNum">    1388 </span>            :         struct delayed_work idle_work;
<span class="lineNum">    1389 </span>            : 
<span class="lineNum">    1390 </span>            :         /**
<span class="lineNum">    1391 </span>            :          * Are we in a non-interruptible section of code like
<span class="lineNum">    1392 </span>            :          * modesetting?
<span class="lineNum">    1393 </span>            :          */
<span class="lineNum">    1394 </span>            :         bool interruptible;
<span class="lineNum">    1395 </span>            : 
<span class="lineNum">    1396 </span>            :         /**
<span class="lineNum">    1397 </span>            :          * Is the GPU currently considered idle, or busy executing userspace
<span class="lineNum">    1398 </span>            :          * requests?  Whilst idle, we attempt to power down the hardware and
<span class="lineNum">    1399 </span>            :          * display clocks. In order to reduce the effect on performance, there
<span class="lineNum">    1400 </span>            :          * is a slight delay before we do so.
<span class="lineNum">    1401 </span>            :          */
<span class="lineNum">    1402 </span>            :         bool busy;
<span class="lineNum">    1403 </span>            : 
<span class="lineNum">    1404 </span>            :         /* the indicator for dispatch video commands on two BSD rings */
<span class="lineNum">    1405 </span>            :         int bsd_ring_dispatch_index;
<span class="lineNum">    1406 </span>            : 
<span class="lineNum">    1407 </span>            :         /** Bit 6 swizzling required for X tiling */
<span class="lineNum">    1408 </span>            :         uint32_t bit_6_swizzle_x;
<span class="lineNum">    1409 </span>            :         /** Bit 6 swizzling required for Y tiling */
<span class="lineNum">    1410 </span>            :         uint32_t bit_6_swizzle_y;
<span class="lineNum">    1411 </span>            : 
<span class="lineNum">    1412 </span>            :         /* accounting, useful for userland debugging */
<span class="lineNum">    1413 </span>            :         spinlock_t object_stat_lock;
<span class="lineNum">    1414 </span>            :         size_t object_memory;
<span class="lineNum">    1415 </span>            :         u32 object_count;
<span class="lineNum">    1416 </span>            : };
<span class="lineNum">    1417 </span>            : 
<span class="lineNum">    1418 </span>            : struct drm_i915_error_state_buf {
<span class="lineNum">    1419 </span>            :         struct drm_i915_private *i915;
<span class="lineNum">    1420 </span>            :         unsigned bytes;
<span class="lineNum">    1421 </span>            :         unsigned size;
<span class="lineNum">    1422 </span>            :         int err;
<span class="lineNum">    1423 </span>            :         u8 *buf;
<span class="lineNum">    1424 </span>            :         loff_t start;
<span class="lineNum">    1425 </span>            :         loff_t pos;
<span class="lineNum">    1426 </span>            : };
<span class="lineNum">    1427 </span>            : 
<span class="lineNum">    1428 </span>            : struct i915_error_state_file_priv {
<span class="lineNum">    1429 </span>            :         struct drm_device *dev;
<span class="lineNum">    1430 </span>            :         struct drm_i915_error_state *error;
<span class="lineNum">    1431 </span>            : };
<span class="lineNum">    1432 </span>            : 
<span class="lineNum">    1433 </span>            : struct i915_gpu_error {
<span class="lineNum">    1434 </span>            :         /* For hangcheck timer */
<span class="lineNum">    1435 </span>            : #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */
<span class="lineNum">    1436 </span>            : #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD)
<span class="lineNum">    1437 </span>            :         /* Hang gpu twice in this window and your context gets banned */
<span class="lineNum">    1438 </span>            : #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000)
<span class="lineNum">    1439 </span>            : 
<span class="lineNum">    1440 </span>            :         struct workqueue_struct *hangcheck_wq;
<span class="lineNum">    1441 </span>            :         struct delayed_work hangcheck_work;
<span class="lineNum">    1442 </span>            : 
<span class="lineNum">    1443 </span>            :         /* For reset and error_state handling. */
<span class="lineNum">    1444 </span>            :         spinlock_t lock;
<span class="lineNum">    1445 </span>            :         /* Protected by the above dev-&gt;gpu_error.lock. */
<span class="lineNum">    1446 </span>            :         struct drm_i915_error_state *first_error;
<span class="lineNum">    1447 </span>            : 
<span class="lineNum">    1448 </span>            :         unsigned long missed_irq_rings;
<span class="lineNum">    1449 </span>            : 
<span class="lineNum">    1450 </span>            :         /**
<span class="lineNum">    1451 </span>            :          * State variable controlling the reset flow and count
<span class="lineNum">    1452 </span>            :          *
<span class="lineNum">    1453 </span>            :          * This is a counter which gets incremented when reset is triggered,
<span class="lineNum">    1454 </span>            :          * and again when reset has been handled. So odd values (lowest bit set)
<span class="lineNum">    1455 </span>            :          * means that reset is in progress and even values that
<span class="lineNum">    1456 </span>            :          * (reset_counter &gt;&gt; 1):th reset was successfully completed.
<span class="lineNum">    1457 </span>            :          *
<span class="lineNum">    1458 </span>            :          * If reset is not completed succesfully, the I915_WEDGE bit is
<span class="lineNum">    1459 </span>            :          * set meaning that hardware is terminally sour and there is no
<span class="lineNum">    1460 </span>            :          * recovery. All waiters on the reset_queue will be woken when
<span class="lineNum">    1461 </span>            :          * that happens.
<span class="lineNum">    1462 </span>            :          *
<span class="lineNum">    1463 </span>            :          * This counter is used by the wait_seqno code to notice that reset
<span class="lineNum">    1464 </span>            :          * event happened and it needs to restart the entire ioctl (since most
<span class="lineNum">    1465 </span>            :          * likely the seqno it waited for won't ever signal anytime soon).
<span class="lineNum">    1466 </span>            :          *
<span class="lineNum">    1467 </span>            :          * This is important for lock-free wait paths, where no contended lock
<span class="lineNum">    1468 </span>            :          * naturally enforces the correct ordering between the bail-out of the
<span class="lineNum">    1469 </span>            :          * waiter and the gpu reset work code.
<span class="lineNum">    1470 </span>            :          */
<span class="lineNum">    1471 </span>            :         atomic_t reset_counter;
<span class="lineNum">    1472 </span>            : 
<span class="lineNum">    1473 </span>            : #define I915_RESET_IN_PROGRESS_FLAG     1
<span class="lineNum">    1474 </span>            : #define I915_WEDGED                     (1 &lt;&lt; 31)
<span class="lineNum">    1475 </span>            : 
<span class="lineNum">    1476 </span>            :         /**
<span class="lineNum">    1477 </span>            :          * Waitqueue to signal when the reset has completed. Used by clients
<span class="lineNum">    1478 </span>            :          * that wait for dev_priv-&gt;mm.wedged to settle.
<span class="lineNum">    1479 </span>            :          */
<span class="lineNum">    1480 </span>            :         wait_queue_head_t reset_queue;
<span class="lineNum">    1481 </span>            : 
<span class="lineNum">    1482 </span>            :         /* Userspace knobs for gpu hang simulation;
<span class="lineNum">    1483 </span>            :          * combines both a ring mask, and extra flags
<span class="lineNum">    1484 </span>            :          */
<span class="lineNum">    1485 </span>            :         u32 stop_rings;
<span class="lineNum">    1486 </span>            : #define I915_STOP_RING_ALLOW_BAN       (1 &lt;&lt; 31)
<span class="lineNum">    1487 </span>            : #define I915_STOP_RING_ALLOW_WARN      (1 &lt;&lt; 30)
<span class="lineNum">    1488 </span>            : 
<span class="lineNum">    1489 </span>            :         /* For missed irq/seqno simulation. */
<span class="lineNum">    1490 </span>            :         unsigned int test_irq_rings;
<span class="lineNum">    1491 </span>            : 
<span class="lineNum">    1492 </span>            :         /* Used to prevent gem_check_wedged returning -EAGAIN during gpu reset   */
<span class="lineNum">    1493 </span>            :         bool reload_in_reset;
<span class="lineNum">    1494 </span>            : };
<span class="lineNum">    1495 </span>            : 
<span class="lineNum">    1496 </span>            : enum modeset_restore {
<span class="lineNum">    1497 </span>            :         MODESET_ON_LID_OPEN,
<span class="lineNum">    1498 </span>            :         MODESET_DONE,
<span class="lineNum">    1499 </span>            :         MODESET_SUSPENDED,
<span class="lineNum">    1500 </span>            : };
<span class="lineNum">    1501 </span>            : 
<span class="lineNum">    1502 </span>            : #define DP_AUX_A 0x40
<span class="lineNum">    1503 </span>            : #define DP_AUX_B 0x10
<span class="lineNum">    1504 </span>            : #define DP_AUX_C 0x20
<span class="lineNum">    1505 </span>            : #define DP_AUX_D 0x30
<span class="lineNum">    1506 </span>            : 
<span class="lineNum">    1507 </span>            : #define DDC_PIN_B  0x05
<span class="lineNum">    1508 </span>            : #define DDC_PIN_C  0x04
<span class="lineNum">    1509 </span>            : #define DDC_PIN_D  0x06
<span class="lineNum">    1510 </span>            : 
<span class="lineNum">    1511 </span>            : struct ddi_vbt_port_info {
<span class="lineNum">    1512 </span>            :         /*
<span class="lineNum">    1513 </span>            :          * This is an index in the HDMI/DVI DDI buffer translation table.
<span class="lineNum">    1514 </span>            :          * The special value HDMI_LEVEL_SHIFT_UNKNOWN means the VBT didn't
<span class="lineNum">    1515 </span>            :          * populate this field.
<span class="lineNum">    1516 </span>            :          */
<span class="lineNum">    1517 </span>            : #define HDMI_LEVEL_SHIFT_UNKNOWN        0xff
<span class="lineNum">    1518 </span>            :         uint8_t hdmi_level_shift;
<span class="lineNum">    1519 </span>            : 
<span class="lineNum">    1520 </span>            :         uint8_t supports_dvi:1;
<span class="lineNum">    1521 </span>            :         uint8_t supports_hdmi:1;
<span class="lineNum">    1522 </span>            :         uint8_t supports_dp:1;
<span class="lineNum">    1523 </span>            : 
<span class="lineNum">    1524 </span>            :         uint8_t alternate_aux_channel;
<span class="lineNum">    1525 </span>            :         uint8_t alternate_ddc_pin;
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span>            :         uint8_t dp_boost_level;
<span class="lineNum">    1528 </span>            :         uint8_t hdmi_boost_level;
<span class="lineNum">    1529 </span>            : };
<span class="lineNum">    1530 </span>            : 
<span class="lineNum">    1531 </span>            : enum psr_lines_to_wait {
<span class="lineNum">    1532 </span>            :         PSR_0_LINES_TO_WAIT = 0,
<span class="lineNum">    1533 </span>            :         PSR_1_LINE_TO_WAIT,
<span class="lineNum">    1534 </span>            :         PSR_4_LINES_TO_WAIT,
<span class="lineNum">    1535 </span>            :         PSR_8_LINES_TO_WAIT
<span class="lineNum">    1536 </span>            : };
<span class="lineNum">    1537 </span>            : 
<span class="lineNum">    1538 </span>            : struct intel_vbt_data {
<span class="lineNum">    1539 </span>            :         struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
<span class="lineNum">    1540 </span>            :         struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
<span class="lineNum">    1541 </span>            : 
<span class="lineNum">    1542 </span>            :         /* Feature bits */
<span class="lineNum">    1543 </span>            :         unsigned int int_tv_support:1;
<span class="lineNum">    1544 </span>            :         unsigned int lvds_dither:1;
<span class="lineNum">    1545 </span>            :         unsigned int lvds_vbt:1;
<span class="lineNum">    1546 </span>            :         unsigned int int_crt_support:1;
<span class="lineNum">    1547 </span>            :         unsigned int lvds_use_ssc:1;
<span class="lineNum">    1548 </span>            :         unsigned int display_clock_mode:1;
<span class="lineNum">    1549 </span>            :         unsigned int fdi_rx_polarity_inverted:1;
<span class="lineNum">    1550 </span>            :         unsigned int has_mipi:1;
<span class="lineNum">    1551 </span>            :         int lvds_ssc_freq;
<span class="lineNum">    1552 </span>            :         unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */
<span class="lineNum">    1553 </span>            : 
<span class="lineNum">    1554 </span>            :         enum drrs_support_type drrs_type;
<span class="lineNum">    1555 </span>            : 
<span class="lineNum">    1556 </span>            :         /* eDP */
<span class="lineNum">    1557 </span>            :         int edp_rate;
<span class="lineNum">    1558 </span>            :         int edp_lanes;
<span class="lineNum">    1559 </span>            :         int edp_preemphasis;
<span class="lineNum">    1560 </span>            :         int edp_vswing;
<span class="lineNum">    1561 </span>            :         bool edp_initialized;
<span class="lineNum">    1562 </span>            :         bool edp_support;
<span class="lineNum">    1563 </span>            :         int edp_bpp;
<span class="lineNum">    1564 </span>            :         struct edp_power_seq edp_pps;
<span class="lineNum">    1565 </span>            : 
<span class="lineNum">    1566 </span>            :         struct {
<span class="lineNum">    1567 </span>            :                 bool full_link;
<span class="lineNum">    1568 </span>            :                 bool require_aux_wakeup;
<span class="lineNum">    1569 </span>            :                 int idle_frames;
<span class="lineNum">    1570 </span>            :                 enum psr_lines_to_wait lines_to_wait;
<span class="lineNum">    1571 </span>            :                 int tp1_wakeup_time;
<span class="lineNum">    1572 </span>            :                 int tp2_tp3_wakeup_time;
<span class="lineNum">    1573 </span>            :         } psr;
<span class="lineNum">    1574 </span>            : 
<span class="lineNum">    1575 </span>            :         struct {
<span class="lineNum">    1576 </span>            :                 u16 pwm_freq_hz;
<span class="lineNum">    1577 </span>            :                 bool present;
<span class="lineNum">    1578 </span>            :                 bool active_low_pwm;
<span class="lineNum">    1579 </span>            :                 u8 min_brightness;      /* min_brightness/255 of max */
<span class="lineNum">    1580 </span>            :         } backlight;
<span class="lineNum">    1581 </span>            : 
<span class="lineNum">    1582 </span>            : #ifndef __linux__
<span class="lineNum">    1583 </span>            :         /* MIPI DSI */
<span class="lineNum">    1584 </span>            :         struct {
<span class="lineNum">    1585 </span>            :                 u16 port;
<span class="lineNum">    1586 </span>            :                 u16 panel_id;
<span class="lineNum">    1587 </span>            :                 struct mipi_config *config;
<span class="lineNum">    1588 </span>            :                 struct mipi_pps_data *pps;
<span class="lineNum">    1589 </span>            :                 u8 seq_version;
<span class="lineNum">    1590 </span>            :                 u32 size;
<span class="lineNum">    1591 </span>            :                 u8 *data;
<span class="lineNum">    1592 </span>            :                 u8 *sequence[MIPI_SEQ_MAX];
<span class="lineNum">    1593 </span>            :         } dsi;
<span class="lineNum">    1594 </span>            : #endif
<span class="lineNum">    1595 </span>            : 
<span class="lineNum">    1596 </span>            :         int crt_ddc_pin;
<span class="lineNum">    1597 </span>            : 
<span class="lineNum">    1598 </span>            :         int child_dev_num;
<span class="lineNum">    1599 </span>            :         union child_device_config *child_dev;
<span class="lineNum">    1600 </span>            : 
<span class="lineNum">    1601 </span>            :         struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS];
<span class="lineNum">    1602 </span>            : };
<span class="lineNum">    1603 </span>            : 
<span class="lineNum">    1604 </span>            : enum intel_ddb_partitioning {
<span class="lineNum">    1605 </span>            :         INTEL_DDB_PART_1_2,
<span class="lineNum">    1606 </span>            :         INTEL_DDB_PART_5_6, /* IVB+ */
<span class="lineNum">    1607 </span>            : };
<span class="lineNum">    1608 </span>            : 
<span class="lineNum">    1609 </span>            : struct intel_wm_level {
<span class="lineNum">    1610 </span>            :         bool enable;
<span class="lineNum">    1611 </span>            :         uint32_t pri_val;
<span class="lineNum">    1612 </span>            :         uint32_t spr_val;
<span class="lineNum">    1613 </span>            :         uint32_t cur_val;
<span class="lineNum">    1614 </span>            :         uint32_t fbc_val;
<span class="lineNum">    1615 </span>            : };
<span class="lineNum">    1616 </span>            : 
<span class="lineNum">    1617 </span>            : struct ilk_wm_values {
<span class="lineNum">    1618 </span>            :         uint32_t wm_pipe[3];
<span class="lineNum">    1619 </span>            :         uint32_t wm_lp[3];
<span class="lineNum">    1620 </span>            :         uint32_t wm_lp_spr[3];
<span class="lineNum">    1621 </span>            :         uint32_t wm_linetime[3];
<span class="lineNum">    1622 </span>            :         bool enable_fbc_wm;
<span class="lineNum">    1623 </span>            :         enum intel_ddb_partitioning partitioning;
<span class="lineNum">    1624 </span>            : };
<span class="lineNum">    1625 </span>            : 
<span class="lineNum">    1626 </span>            : struct vlv_pipe_wm {
<span class="lineNum">    1627 </span>            :         uint16_t primary;
<span class="lineNum">    1628 </span>            :         uint16_t sprite[2];
<span class="lineNum">    1629 </span>            :         uint8_t cursor;
<span class="lineNum">    1630 </span>            : };
<span class="lineNum">    1631 </span>            : 
<span class="lineNum">    1632 </span>            : struct vlv_sr_wm {
<span class="lineNum">    1633 </span>            :         uint16_t plane;
<span class="lineNum">    1634 </span>            :         uint8_t cursor;
<span class="lineNum">    1635 </span>            : };
<span class="lineNum">    1636 </span>            : 
<span class="lineNum">    1637 </span>            : struct vlv_wm_values {
<span class="lineNum">    1638 </span>            :         struct vlv_pipe_wm pipe[3];
<span class="lineNum">    1639 </span>            :         struct vlv_sr_wm sr;
<span class="lineNum">    1640 </span>            :         struct {
<span class="lineNum">    1641 </span>            :                 uint8_t cursor;
<span class="lineNum">    1642 </span>            :                 uint8_t sprite[2];
<span class="lineNum">    1643 </span>            :                 uint8_t primary;
<span class="lineNum">    1644 </span>            :         } ddl[3];
<span class="lineNum">    1645 </span>            :         uint8_t level;
<span class="lineNum">    1646 </span>            :         bool cxsr;
<span class="lineNum">    1647 </span>            : };
<span class="lineNum">    1648 </span>            : 
<span class="lineNum">    1649 </span>            : struct skl_ddb_entry {
<span class="lineNum">    1650 </span>            :         uint16_t start, end;    /* in number of blocks, 'end' is exclusive */
<a name="1651"><span class="lineNum">    1651 </span>            : };</a>
<span class="lineNum">    1652 </span>            : 
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 : static inline uint16_t skl_ddb_entry_size(const struct skl_ddb_entry *entry)</span>
<span class="lineNum">    1654 </span>            : {
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         return entry-&gt;end - entry-&gt;start;</span>
<a name="1656"><span class="lineNum">    1656 </span>            : }</a>
<span class="lineNum">    1657 </span>            : 
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 : static inline bool skl_ddb_entry_equal(const struct skl_ddb_entry *e1,</span>
<span class="lineNum">    1659 </span>            :                                        const struct skl_ddb_entry *e2)
<span class="lineNum">    1660 </span>            : {
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         if (e1-&gt;start == e2-&gt;start &amp;&amp; e1-&gt;end == e2-&gt;end)</span>
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    1663 </span>            : 
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">    1665 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1666 </span>            : 
<span class="lineNum">    1667 </span>            : struct skl_ddb_allocation {
<span class="lineNum">    1668 </span>            :         struct skl_ddb_entry pipe[I915_MAX_PIPES];
<span class="lineNum">    1669 </span>            :         struct skl_ddb_entry plane[I915_MAX_PIPES][I915_MAX_PLANES]; /* packed/uv */
<span class="lineNum">    1670 </span>            :         struct skl_ddb_entry y_plane[I915_MAX_PIPES][I915_MAX_PLANES];
<span class="lineNum">    1671 </span>            : };
<span class="lineNum">    1672 </span>            : 
<span class="lineNum">    1673 </span>            : struct skl_wm_values {
<span class="lineNum">    1674 </span>            :         bool dirty[I915_MAX_PIPES];
<span class="lineNum">    1675 </span>            :         struct skl_ddb_allocation ddb;
<span class="lineNum">    1676 </span>            :         uint32_t wm_linetime[I915_MAX_PIPES];
<span class="lineNum">    1677 </span>            :         uint32_t plane[I915_MAX_PIPES][I915_MAX_PLANES][8];
<span class="lineNum">    1678 </span>            :         uint32_t plane_trans[I915_MAX_PIPES][I915_MAX_PLANES];
<span class="lineNum">    1679 </span>            : };
<span class="lineNum">    1680 </span>            : 
<span class="lineNum">    1681 </span>            : struct skl_wm_level {
<span class="lineNum">    1682 </span>            :         bool plane_en[I915_MAX_PLANES];
<span class="lineNum">    1683 </span>            :         uint16_t plane_res_b[I915_MAX_PLANES];
<span class="lineNum">    1684 </span>            :         uint8_t plane_res_l[I915_MAX_PLANES];
<span class="lineNum">    1685 </span>            : };
<span class="lineNum">    1686 </span>            : 
<span class="lineNum">    1687 </span>            : /*
<span class="lineNum">    1688 </span>            :  * This struct helps tracking the state needed for runtime PM, which puts the
<span class="lineNum">    1689 </span>            :  * device in PCI D3 state. Notice that when this happens, nothing on the
<span class="lineNum">    1690 </span>            :  * graphics device works, even register access, so we don't get interrupts nor
<span class="lineNum">    1691 </span>            :  * anything else.
<span class="lineNum">    1692 </span>            :  *
<span class="lineNum">    1693 </span>            :  * Every piece of our code that needs to actually touch the hardware needs to
<span class="lineNum">    1694 </span>            :  * either call intel_runtime_pm_get or call intel_display_power_get with the
<span class="lineNum">    1695 </span>            :  * appropriate power domain.
<span class="lineNum">    1696 </span>            :  *
<span class="lineNum">    1697 </span>            :  * Our driver uses the autosuspend delay feature, which means we'll only really
<span class="lineNum">    1698 </span>            :  * suspend if we stay with zero refcount for a certain amount of time. The
<span class="lineNum">    1699 </span>            :  * default value is currently very conservative (see intel_runtime_pm_enable), but
<span class="lineNum">    1700 </span>            :  * it can be changed with the standard runtime PM files from sysfs.
<span class="lineNum">    1701 </span>            :  *
<span class="lineNum">    1702 </span>            :  * The irqs_disabled variable becomes true exactly after we disable the IRQs and
<span class="lineNum">    1703 </span>            :  * goes back to false exactly before we reenable the IRQs. We use this variable
<span class="lineNum">    1704 </span>            :  * to check if someone is trying to enable/disable IRQs while they're supposed
<span class="lineNum">    1705 </span>            :  * to be disabled. This shouldn't happen and we'll print some error messages in
<span class="lineNum">    1706 </span>            :  * case it happens.
<span class="lineNum">    1707 </span>            :  *
<span class="lineNum">    1708 </span>            :  * For more, read the Documentation/power/runtime_pm.txt.
<span class="lineNum">    1709 </span>            :  */
<span class="lineNum">    1710 </span>            : struct i915_runtime_pm {
<span class="lineNum">    1711 </span>            :         bool suspended;
<span class="lineNum">    1712 </span>            :         bool irqs_enabled;
<span class="lineNum">    1713 </span>            : };
<span class="lineNum">    1714 </span>            : 
<span class="lineNum">    1715 </span>            : enum intel_pipe_crc_source {
<span class="lineNum">    1716 </span>            :         INTEL_PIPE_CRC_SOURCE_NONE,
<span class="lineNum">    1717 </span>            :         INTEL_PIPE_CRC_SOURCE_PLANE1,
<span class="lineNum">    1718 </span>            :         INTEL_PIPE_CRC_SOURCE_PLANE2,
<span class="lineNum">    1719 </span>            :         INTEL_PIPE_CRC_SOURCE_PF,
<span class="lineNum">    1720 </span>            :         INTEL_PIPE_CRC_SOURCE_PIPE,
<span class="lineNum">    1721 </span>            :         /* TV/DP on pre-gen5/vlv can't use the pipe source. */
<span class="lineNum">    1722 </span>            :         INTEL_PIPE_CRC_SOURCE_TV,
<span class="lineNum">    1723 </span>            :         INTEL_PIPE_CRC_SOURCE_DP_B,
<span class="lineNum">    1724 </span>            :         INTEL_PIPE_CRC_SOURCE_DP_C,
<span class="lineNum">    1725 </span>            :         INTEL_PIPE_CRC_SOURCE_DP_D,
<span class="lineNum">    1726 </span>            :         INTEL_PIPE_CRC_SOURCE_AUTO,
<span class="lineNum">    1727 </span>            :         INTEL_PIPE_CRC_SOURCE_MAX,
<span class="lineNum">    1728 </span>            : };
<span class="lineNum">    1729 </span>            : 
<span class="lineNum">    1730 </span>            : struct intel_pipe_crc_entry {
<span class="lineNum">    1731 </span>            :         uint32_t frame;
<span class="lineNum">    1732 </span>            :         uint32_t crc[5];
<span class="lineNum">    1733 </span>            : };
<span class="lineNum">    1734 </span>            : 
<span class="lineNum">    1735 </span>            : #define INTEL_PIPE_CRC_ENTRIES_NR       128
<span class="lineNum">    1736 </span>            : struct intel_pipe_crc {
<span class="lineNum">    1737 </span>            :         spinlock_t lock;
<span class="lineNum">    1738 </span>            :         bool opened;            /* exclusive access to the result file */
<span class="lineNum">    1739 </span>            :         struct intel_pipe_crc_entry *entries;
<span class="lineNum">    1740 </span>            :         enum intel_pipe_crc_source source;
<span class="lineNum">    1741 </span>            :         int head, tail;
<span class="lineNum">    1742 </span>            :         wait_queue_head_t wq;
<span class="lineNum">    1743 </span>            : };
<span class="lineNum">    1744 </span>            : 
<span class="lineNum">    1745 </span>            : struct i915_frontbuffer_tracking {
<span class="lineNum">    1746 </span>            :         struct rwlock lock;
<span class="lineNum">    1747 </span>            : 
<span class="lineNum">    1748 </span>            :         /*
<span class="lineNum">    1749 </span>            :          * Tracking bits for delayed frontbuffer flushing du to gpu activity or
<span class="lineNum">    1750 </span>            :          * scheduled flips.
<span class="lineNum">    1751 </span>            :          */
<span class="lineNum">    1752 </span>            :         unsigned busy_bits;
<span class="lineNum">    1753 </span>            :         unsigned flip_bits;
<span class="lineNum">    1754 </span>            : };
<span class="lineNum">    1755 </span>            : 
<span class="lineNum">    1756 </span>            : struct i915_wa_reg {
<span class="lineNum">    1757 </span>            :         u32 addr;
<span class="lineNum">    1758 </span>            :         u32 value;
<span class="lineNum">    1759 </span>            :         /* bitmask representing WA bits */
<span class="lineNum">    1760 </span>            :         u32 mask;
<span class="lineNum">    1761 </span>            : };
<span class="lineNum">    1762 </span>            : 
<span class="lineNum">    1763 </span>            : #define I915_MAX_WA_REGS 16
<span class="lineNum">    1764 </span>            : 
<span class="lineNum">    1765 </span>            : struct i915_workarounds {
<span class="lineNum">    1766 </span>            :         struct i915_wa_reg reg[I915_MAX_WA_REGS];
<span class="lineNum">    1767 </span>            :         u32 count;
<span class="lineNum">    1768 </span>            : };
<span class="lineNum">    1769 </span>            : 
<span class="lineNum">    1770 </span>            : struct i915_virtual_gpu {
<span class="lineNum">    1771 </span>            :         bool active;
<span class="lineNum">    1772 </span>            : };
<span class="lineNum">    1773 </span>            : 
<span class="lineNum">    1774 </span>            : struct i915_execbuffer_params {
<span class="lineNum">    1775 </span>            :         struct drm_device               *dev;
<span class="lineNum">    1776 </span>            :         struct drm_file                 *file;
<span class="lineNum">    1777 </span>            :         uint32_t                        dispatch_flags;
<span class="lineNum">    1778 </span>            :         uint32_t                        args_batch_start_offset;
<span class="lineNum">    1779 </span>            :         uint64_t                        batch_obj_vm_offset;
<span class="lineNum">    1780 </span>            :         struct intel_engine_cs          *ring;
<span class="lineNum">    1781 </span>            :         struct drm_i915_gem_object      *batch_obj;
<span class="lineNum">    1782 </span>            :         struct intel_context            *ctx;
<span class="lineNum">    1783 </span>            :         struct drm_i915_gem_request     *request;
<span class="lineNum">    1784 </span>            : };
<span class="lineNum">    1785 </span>            : 
<span class="lineNum">    1786 </span>            : struct inteldrm_softc {
<span class="lineNum">    1787 </span>            :         struct device sc_dev;
<span class="lineNum">    1788 </span>            :         bus_dma_tag_t dmat;
<span class="lineNum">    1789 </span>            :         bus_space_tag_t bst;
<span class="lineNum">    1790 </span>            :         struct agp_map *agph;
<span class="lineNum">    1791 </span>            :         bus_space_handle_t opregion_ioh;
<span class="lineNum">    1792 </span>            : 
<span class="lineNum">    1793 </span>            :         struct drm_device *dev;
<span class="lineNum">    1794 </span>            :         struct pool objects;
<span class="lineNum">    1795 </span>            :         struct pool vmas;
<span class="lineNum">    1796 </span>            :         struct pool requests;
<span class="lineNum">    1797 </span>            : 
<span class="lineNum">    1798 </span>            :         const struct intel_device_info info;
<span class="lineNum">    1799 </span>            : 
<span class="lineNum">    1800 </span>            :         int relative_constants_mode;
<span class="lineNum">    1801 </span>            : 
<span class="lineNum">    1802 </span>            :         pci_chipset_tag_t pc;
<span class="lineNum">    1803 </span>            :         pcitag_t tag;
<span class="lineNum">    1804 </span>            :         struct extent *memex;
<span class="lineNum">    1805 </span>            :         pci_intr_handle_t ih;
<span class="lineNum">    1806 </span>            :         void *irqh;
<span class="lineNum">    1807 </span>            : 
<span class="lineNum">    1808 </span>            :         struct vga_pci_bar bar;
<span class="lineNum">    1809 </span>            :         struct vga_pci_bar *regs;
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span>            :         int nscreens;
<span class="lineNum">    1812 </span>            :         void (*switchcb)(void *, int, int);
<span class="lineNum">    1813 </span>            :         void *switchcbarg;
<span class="lineNum">    1814 </span>            :         void *switchcookie;
<span class="lineNum">    1815 </span>            :         struct task switchtask;
<span class="lineNum">    1816 </span>            :         struct rasops_info ro;
<span class="lineNum">    1817 </span>            : 
<span class="lineNum">    1818 </span>            :         struct task burner_task;
<span class="lineNum">    1819 </span>            :         int burner_fblank;
<span class="lineNum">    1820 </span>            : 
<span class="lineNum">    1821 </span>            :         struct backlight_device *backlight;
<span class="lineNum">    1822 </span>            : 
<span class="lineNum">    1823 </span>            :         struct intel_uncore uncore;
<span class="lineNum">    1824 </span>            : 
<span class="lineNum">    1825 </span>            :         struct intel_guc guc;
<span class="lineNum">    1826 </span>            : 
<span class="lineNum">    1827 </span>            :         struct intel_csr csr;
<span class="lineNum">    1828 </span>            : 
<span class="lineNum">    1829 </span>            :         /* Display CSR-related protection */
<span class="lineNum">    1830 </span>            :         struct rwlock csr_lock;
<span class="lineNum">    1831 </span>            : 
<span class="lineNum">    1832 </span>            :         struct intel_gmbus gmbus[GMBUS_NUM_PINS];
<span class="lineNum">    1833 </span>            : 
<span class="lineNum">    1834 </span>            :         /** gmbus_mutex protects against concurrent usage of the single hw gmbus
<span class="lineNum">    1835 </span>            :          * controller on different i2c buses. */
<span class="lineNum">    1836 </span>            :         struct rwlock gmbus_mutex;
<span class="lineNum">    1837 </span>            : 
<span class="lineNum">    1838 </span>            :         /**
<span class="lineNum">    1839 </span>            :          * Base address of the gmbus and gpio block.
<span class="lineNum">    1840 </span>            :          */
<span class="lineNum">    1841 </span>            :         uint32_t gpio_mmio_base;
<span class="lineNum">    1842 </span>            : 
<span class="lineNum">    1843 </span>            :         /* MMIO base address for MIPI regs */
<span class="lineNum">    1844 </span>            :         uint32_t mipi_mmio_base;
<span class="lineNum">    1845 </span>            : 
<span class="lineNum">    1846 </span>            :         wait_queue_head_t gmbus_wait_queue;
<span class="lineNum">    1847 </span>            : 
<span class="lineNum">    1848 </span>            :         struct pci_dev *bridge_dev;
<span class="lineNum">    1849 </span>            :         struct intel_engine_cs ring[I915_NUM_RINGS];
<span class="lineNum">    1850 </span>            :         struct drm_i915_gem_object *semaphore_obj;
<span class="lineNum">    1851 </span>            :         uint32_t last_seqno, next_seqno;
<span class="lineNum">    1852 </span>            : 
<span class="lineNum">    1853 </span>            :         struct drm_dma_handle *status_page_dmah;
<span class="lineNum">    1854 </span>            :         struct resource mch_res;
<span class="lineNum">    1855 </span>            :         union flush {
<span class="lineNum">    1856 </span>            :                 struct {
<span class="lineNum">    1857 </span>            :                         bus_space_tag_t         bst;
<span class="lineNum">    1858 </span>            :                         bus_space_handle_t      bsh;
<span class="lineNum">    1859 </span>            :                 } i9xx;
<span class="lineNum">    1860 </span>            :                 struct {
<span class="lineNum">    1861 </span>            :                         bus_dma_segment_t       seg;
<span class="lineNum">    1862 </span>            :                         caddr_t                 kva;
<span class="lineNum">    1863 </span>            :                 } i8xx;
<span class="lineNum">    1864 </span>            :         }                        ifp;
<span class="lineNum">    1865 </span>            :         struct vm_page *pgs;
<span class="lineNum">    1866 </span>            : 
<span class="lineNum">    1867 </span>            :         /* protects the irq masks */
<span class="lineNum">    1868 </span>            :         spinlock_t irq_lock;
<span class="lineNum">    1869 </span>            : 
<span class="lineNum">    1870 </span>            :         /* protects the mmio flip data */
<span class="lineNum">    1871 </span>            :         spinlock_t mmio_flip_lock;
<span class="lineNum">    1872 </span>            : 
<span class="lineNum">    1873 </span>            :         bool display_irqs_enabled;
<span class="lineNum">    1874 </span>            : 
<span class="lineNum">    1875 </span>            : #ifdef noyet
<span class="lineNum">    1876 </span>            :         /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */
<span class="lineNum">    1877 </span>            :         struct pm_qos_request pm_qos;
<span class="lineNum">    1878 </span>            : #endif
<span class="lineNum">    1879 </span>            : 
<span class="lineNum">    1880 </span>            :         /* Sideband mailbox protection */
<span class="lineNum">    1881 </span>            :         struct rwlock sb_lock;
<span class="lineNum">    1882 </span>            : 
<span class="lineNum">    1883 </span>            :         /** Cached value of IMR to avoid reads in updating the bitfield */
<span class="lineNum">    1884 </span>            :         union {
<span class="lineNum">    1885 </span>            :                 u32 irq_mask;
<span class="lineNum">    1886 </span>            :                 u32 de_irq_mask[I915_MAX_PIPES];
<span class="lineNum">    1887 </span>            :         };
<span class="lineNum">    1888 </span>            :         u32 gt_irq_mask;
<span class="lineNum">    1889 </span>            :         u32 pm_irq_mask;
<span class="lineNum">    1890 </span>            :         u32 pm_rps_events;
<span class="lineNum">    1891 </span>            :         u32 pipestat_irq_mask[I915_MAX_PIPES];
<span class="lineNum">    1892 </span>            : 
<span class="lineNum">    1893 </span>            :         struct i915_hotplug hotplug;
<span class="lineNum">    1894 </span>            :         struct i915_fbc fbc;
<span class="lineNum">    1895 </span>            :         struct i915_drrs drrs;
<span class="lineNum">    1896 </span>            :         struct intel_opregion opregion;
<span class="lineNum">    1897 </span>            :         struct intel_vbt_data vbt;
<span class="lineNum">    1898 </span>            : 
<span class="lineNum">    1899 </span>            :         bool preserve_bios_swizzle;
<span class="lineNum">    1900 </span>            : 
<span class="lineNum">    1901 </span>            :         /* overlay */
<span class="lineNum">    1902 </span>            :         struct intel_overlay *overlay;
<span class="lineNum">    1903 </span>            : 
<span class="lineNum">    1904 </span>            :         /* backlight registers and fields in struct intel_panel */
<span class="lineNum">    1905 </span>            :         struct rwlock backlight_lock;
<span class="lineNum">    1906 </span>            : 
<span class="lineNum">    1907 </span>            :         /* LVDS info */
<span class="lineNum">    1908 </span>            :         bool no_aux_handshake;
<span class="lineNum">    1909 </span>            : 
<span class="lineNum">    1910 </span>            :         /* protects panel power sequencer state */
<span class="lineNum">    1911 </span>            :         struct rwlock pps_mutex;
<span class="lineNum">    1912 </span>            : 
<span class="lineNum">    1913 </span>            :         struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */
<span class="lineNum">    1914 </span>            :         int num_fence_regs; /* 8 on pre-965, 16 otherwise */
<span class="lineNum">    1915 </span>            : 
<span class="lineNum">    1916 </span>            :         unsigned int fsb_freq, mem_freq, is_ddr3;
<span class="lineNum">    1917 </span>            :         unsigned int skl_boot_cdclk;
<span class="lineNum">    1918 </span>            :         unsigned int cdclk_freq, max_cdclk_freq;
<span class="lineNum">    1919 </span>            :         unsigned int max_dotclk_freq;
<span class="lineNum">    1920 </span>            :         unsigned int hpll_freq;
<span class="lineNum">    1921 </span>            :         unsigned int czclk_freq;
<span class="lineNum">    1922 </span>            : 
<span class="lineNum">    1923 </span>            :         /**
<span class="lineNum">    1924 </span>            :          * wq - Driver workqueue for GEM.
<span class="lineNum">    1925 </span>            :          *
<span class="lineNum">    1926 </span>            :          * NOTE: Work items scheduled here are not allowed to grab any modeset
<span class="lineNum">    1927 </span>            :          * locks, for otherwise the flushing done in the pageflip code will
<span class="lineNum">    1928 </span>            :          * result in deadlocks.
<span class="lineNum">    1929 </span>            :          */
<span class="lineNum">    1930 </span>            :         struct workqueue_struct *wq;
<span class="lineNum">    1931 </span>            : 
<span class="lineNum">    1932 </span>            :         /* Display functions */
<span class="lineNum">    1933 </span>            :         struct drm_i915_display_funcs display;
<span class="lineNum">    1934 </span>            : 
<span class="lineNum">    1935 </span>            :         /* PCH chipset type */
<span class="lineNum">    1936 </span>            :         enum intel_pch pch_type;
<span class="lineNum">    1937 </span>            :         unsigned short pch_id;
<span class="lineNum">    1938 </span>            : 
<span class="lineNum">    1939 </span>            :         unsigned long quirks;
<span class="lineNum">    1940 </span>            : 
<span class="lineNum">    1941 </span>            :         enum modeset_restore modeset_restore;
<span class="lineNum">    1942 </span>            :         struct rwlock modeset_restore_lock;
<span class="lineNum">    1943 </span>            : 
<span class="lineNum">    1944 </span>            :         struct list_head vm_list; /* Global list of all address spaces */
<span class="lineNum">    1945 </span>            :         struct i915_gtt gtt; /* VM representing the global address space */
<span class="lineNum">    1946 </span>            : 
<span class="lineNum">    1947 </span>            :         struct i915_gem_mm mm;
<span class="lineNum">    1948 </span>            :         DECLARE_HASHTABLE(mm_structs, 7);
<span class="lineNum">    1949 </span>            :         struct rwlock mm_lock;
<span class="lineNum">    1950 </span>            : 
<span class="lineNum">    1951 </span>            :         /* Kernel Modesetting */
<span class="lineNum">    1952 </span>            : 
<span class="lineNum">    1953 </span>            :         struct sdvo_device_mapping sdvo_mappings[2];
<span class="lineNum">    1954 </span>            : 
<span class="lineNum">    1955 </span>            :         struct drm_crtc *plane_to_crtc_mapping[I915_MAX_PIPES];
<span class="lineNum">    1956 </span>            :         struct drm_crtc *pipe_to_crtc_mapping[I915_MAX_PIPES];
<span class="lineNum">    1957 </span>            :         wait_queue_head_t pending_flip_queue;
<span class="lineNum">    1958 </span>            : 
<span class="lineNum">    1959 </span>            : #ifdef CONFIG_DEBUG_FS
<span class="lineNum">    1960 </span>            :         struct intel_pipe_crc pipe_crc[I915_MAX_PIPES];
<span class="lineNum">    1961 </span>            : #endif
<span class="lineNum">    1962 </span>            : 
<span class="lineNum">    1963 </span>            :         int num_shared_dpll;
<span class="lineNum">    1964 </span>            :         struct intel_shared_dpll shared_dplls[I915_NUM_PLLS];
<span class="lineNum">    1965 </span>            :         int dpio_phy_iosf_port[I915_NUM_PHYS_VLV];
<span class="lineNum">    1966 </span>            : 
<span class="lineNum">    1967 </span>            :         struct i915_workarounds workarounds;
<span class="lineNum">    1968 </span>            : 
<span class="lineNum">    1969 </span>            :         /* Reclocking support */
<span class="lineNum">    1970 </span>            :         bool render_reclock_avail;
<span class="lineNum">    1971 </span>            : 
<span class="lineNum">    1972 </span>            :         struct i915_frontbuffer_tracking fb_tracking;
<span class="lineNum">    1973 </span>            : 
<span class="lineNum">    1974 </span>            :         u16 orig_clock;
<span class="lineNum">    1975 </span>            : 
<span class="lineNum">    1976 </span>            :         bool mchbar_need_disable;
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span>            :         struct intel_l3_parity l3_parity;
<span class="lineNum">    1979 </span>            : 
<span class="lineNum">    1980 </span>            :         /* Cannot be determined by PCIID. You must always read a register. */
<span class="lineNum">    1981 </span>            :         size_t ellc_size;
<span class="lineNum">    1982 </span>            : 
<span class="lineNum">    1983 </span>            :         /* gen6+ rps state */
<span class="lineNum">    1984 </span>            :         struct intel_gen6_power_mgmt rps;
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span>            :         /* ilk-only ips/rps state. Everything in here is protected by the global
<span class="lineNum">    1987 </span>            :          * mchdev_lock in intel_pm.c */
<span class="lineNum">    1988 </span>            :         struct intel_ilk_power_mgmt ips;
<span class="lineNum">    1989 </span>            : 
<span class="lineNum">    1990 </span>            :         struct i915_power_domains power_domains;
<span class="lineNum">    1991 </span>            : 
<span class="lineNum">    1992 </span>            :         struct i915_psr psr;
<span class="lineNum">    1993 </span>            : 
<span class="lineNum">    1994 </span>            :         struct i915_gpu_error gpu_error;
<span class="lineNum">    1995 </span>            : 
<span class="lineNum">    1996 </span>            :         struct drm_i915_gem_object *vlv_pctx;
<span class="lineNum">    1997 </span>            : 
<span class="lineNum">    1998 </span>            : #ifdef CONFIG_DRM_FBDEV_EMULATION
<span class="lineNum">    1999 </span>            :         /* list of fbdev register on this device */
<span class="lineNum">    2000 </span>            :         struct intel_fbdev *fbdev;
<span class="lineNum">    2001 </span>            :         struct work_struct fbdev_suspend_work;
<span class="lineNum">    2002 </span>            : #endif
<span class="lineNum">    2003 </span>            : 
<span class="lineNum">    2004 </span>            :         struct drm_property *broadcast_rgb_property;
<span class="lineNum">    2005 </span>            :         struct drm_property *force_audio_property;
<span class="lineNum">    2006 </span>            : 
<span class="lineNum">    2007 </span>            :         /* hda/i915 audio component */
<span class="lineNum">    2008 </span>            :         struct i915_audio_component *audio_component;
<span class="lineNum">    2009 </span>            :         bool audio_component_registered;
<span class="lineNum">    2010 </span>            :         /**
<span class="lineNum">    2011 </span>            :          * av_mutex - mutex for audio/video sync
<span class="lineNum">    2012 </span>            :          *
<span class="lineNum">    2013 </span>            :          */
<span class="lineNum">    2014 </span>            :         struct rwlock av_mutex;
<span class="lineNum">    2015 </span>            : 
<span class="lineNum">    2016 </span>            :         uint32_t hw_context_size;
<span class="lineNum">    2017 </span>            :         struct list_head context_list;
<span class="lineNum">    2018 </span>            : 
<span class="lineNum">    2019 </span>            :         u32 fdi_rx_config;
<span class="lineNum">    2020 </span>            : 
<span class="lineNum">    2021 </span>            :         u32 chv_phy_control;
<span class="lineNum">    2022 </span>            : 
<span class="lineNum">    2023 </span>            :         u32 suspend_count;
<span class="lineNum">    2024 </span>            :         struct i915_suspend_saved_registers regfile;
<span class="lineNum">    2025 </span>            :         struct vlv_s0ix_state vlv_s0ix_state;
<span class="lineNum">    2026 </span>            : 
<span class="lineNum">    2027 </span>            :         struct {
<span class="lineNum">    2028 </span>            :                 /*
<span class="lineNum">    2029 </span>            :                  * Raw watermark latency values:
<span class="lineNum">    2030 </span>            :                  * in 0.1us units for WM0,
<span class="lineNum">    2031 </span>            :                  * in 0.5us units for WM1+.
<span class="lineNum">    2032 </span>            :                  */
<span class="lineNum">    2033 </span>            :                 /* primary */
<span class="lineNum">    2034 </span>            :                 uint16_t pri_latency[5];
<span class="lineNum">    2035 </span>            :                 /* sprite */
<span class="lineNum">    2036 </span>            :                 uint16_t spr_latency[5];
<span class="lineNum">    2037 </span>            :                 /* cursor */
<span class="lineNum">    2038 </span>            :                 uint16_t cur_latency[5];
<span class="lineNum">    2039 </span>            :                 /*
<span class="lineNum">    2040 </span>            :                  * Raw watermark memory latency values
<span class="lineNum">    2041 </span>            :                  * for SKL for all 8 levels
<span class="lineNum">    2042 </span>            :                  * in 1us units.
<span class="lineNum">    2043 </span>            :                  */
<span class="lineNum">    2044 </span>            :                 uint16_t skl_latency[8];
<span class="lineNum">    2045 </span>            : 
<span class="lineNum">    2046 </span>            :                 /*
<span class="lineNum">    2047 </span>            :                  * The skl_wm_values structure is a bit too big for stack
<span class="lineNum">    2048 </span>            :                  * allocation, so we keep the staging struct where we store
<span class="lineNum">    2049 </span>            :                  * intermediate results here instead.
<span class="lineNum">    2050 </span>            :                  */
<span class="lineNum">    2051 </span>            :                 struct skl_wm_values skl_results;
<span class="lineNum">    2052 </span>            : 
<span class="lineNum">    2053 </span>            :                 /* current hardware state */
<span class="lineNum">    2054 </span>            :                 union {
<span class="lineNum">    2055 </span>            :                         struct ilk_wm_values hw;
<span class="lineNum">    2056 </span>            :                         struct skl_wm_values skl_hw;
<span class="lineNum">    2057 </span>            :                         struct vlv_wm_values vlv;
<span class="lineNum">    2058 </span>            :                 };
<span class="lineNum">    2059 </span>            : 
<span class="lineNum">    2060 </span>            :                 uint8_t max_level;
<span class="lineNum">    2061 </span>            :         } wm;
<span class="lineNum">    2062 </span>            : 
<span class="lineNum">    2063 </span>            :         struct i915_runtime_pm pm;
<span class="lineNum">    2064 </span>            : 
<span class="lineNum">    2065 </span>            :         /* Abstract the submission mechanism (legacy ringbuffer or execlists) away */
<span class="lineNum">    2066 </span>            :         struct {
<span class="lineNum">    2067 </span>            :                 int (*execbuf_submit)(struct i915_execbuffer_params *params,
<span class="lineNum">    2068 </span>            :                                       struct drm_i915_gem_execbuffer2 *args,
<span class="lineNum">    2069 </span>            :                                       struct list_head *vmas);
<span class="lineNum">    2070 </span>            :                 int (*init_rings)(struct drm_device *dev);
<span class="lineNum">    2071 </span>            :                 void (*cleanup_ring)(struct intel_engine_cs *ring);
<span class="lineNum">    2072 </span>            :                 void (*stop_ring)(struct intel_engine_cs *ring);
<span class="lineNum">    2073 </span>            :         } gt;
<span class="lineNum">    2074 </span>            : 
<span class="lineNum">    2075 </span>            :         bool edp_low_vswing;
<span class="lineNum">    2076 </span>            : 
<span class="lineNum">    2077 </span>            :         /* perform PHY state sanity checks? */
<span class="lineNum">    2078 </span>            :         bool chv_phy_assert[2];
<span class="lineNum">    2079 </span>            : 
<span class="lineNum">    2080 </span>            :         /*
<span class="lineNum">    2081 </span>            :          * NOTE: This is the dri1/ums dungeon, don't add stuff here. Your patch
<span class="lineNum">    2082 </span>            :          * will be rejected. Instead look for a better place.
<span class="lineNum">    2083 </span>            :          */
<a name="2084"><span class="lineNum">    2084 </span>            : };</a>
<span class="lineNum">    2085 </span>            : 
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 : static inline struct drm_i915_private *to_i915(const struct drm_device *dev)</span>
<span class="lineNum">    2087 </span>            : {
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :         return dev-&gt;dev_private;</span>
<span class="lineNum">    2089 </span>            : }
<span class="lineNum">    2090 </span>            : 
<span class="lineNum">    2091 </span>            : #ifdef __linux__
<span class="lineNum">    2092 </span>            : static inline struct drm_i915_private *dev_to_i915(struct device *dev)
<span class="lineNum">    2093 </span>            : {
<span class="lineNum">    2094 </span>            :         return to_i915(dev_get_drvdata(dev));
<span class="lineNum">    2095 </span>            : }
<span class="lineNum">    2096 </span>            : #endif
<span class="lineNum">    2097 </span>            : 
<span class="lineNum">    2098 </span>            : static inline struct drm_i915_private *guc_to_i915(struct intel_guc *guc)
<span class="lineNum">    2099 </span>            : {
<span class="lineNum">    2100 </span>            :         return container_of(guc, struct drm_i915_private, guc);
<span class="lineNum">    2101 </span>            : }
<span class="lineNum">    2102 </span>            : 
<span class="lineNum">    2103 </span>            : /* Iterate over initialised rings */
<span class="lineNum">    2104 </span>            : #define for_each_ring(ring__, dev_priv__, i__) \
<span class="lineNum">    2105 </span>            :         for ((i__) = 0; (i__) &lt; I915_NUM_RINGS; (i__)++) \
<span class="lineNum">    2106 </span>            :                 if (((ring__) = &amp;(dev_priv__)-&gt;ring[(i__)]), intel_ring_initialized((ring__)))
<span class="lineNum">    2107 </span>            : 
<span class="lineNum">    2108 </span>            : enum hdmi_force_audio {
<span class="lineNum">    2109 </span>            :         HDMI_AUDIO_OFF_DVI = -2,        /* no aux data for HDMI-DVI converter */
<span class="lineNum">    2110 </span>            :         HDMI_AUDIO_OFF,                 /* force turn off HDMI audio */
<span class="lineNum">    2111 </span>            :         HDMI_AUDIO_AUTO,                /* trust EDID */
<span class="lineNum">    2112 </span>            :         HDMI_AUDIO_ON,                  /* force turn on HDMI audio */
<span class="lineNum">    2113 </span>            : };
<span class="lineNum">    2114 </span>            : 
<span class="lineNum">    2115 </span>            : #define I915_GTT_OFFSET_NONE ((u32)-1)
<span class="lineNum">    2116 </span>            : 
<span class="lineNum">    2117 </span>            : struct drm_i915_gem_object_ops {
<span class="lineNum">    2118 </span>            :         /* Interface between the GEM object and its backing storage.
<span class="lineNum">    2119 </span>            :          * get_pages() is called once prior to the use of the associated set
<span class="lineNum">    2120 </span>            :          * of pages before to binding them into the GTT, and put_pages() is
<span class="lineNum">    2121 </span>            :          * called after we no longer need them. As we expect there to be
<span class="lineNum">    2122 </span>            :          * associated cost with migrating pages between the backing storage
<span class="lineNum">    2123 </span>            :          * and making them available for the GPU (e.g. clflush), we may hold
<span class="lineNum">    2124 </span>            :          * onto the pages after they are no longer referenced by the GPU
<span class="lineNum">    2125 </span>            :          * in case they may be used again shortly (for example migrating the
<span class="lineNum">    2126 </span>            :          * pages to a different memory domain within the GTT). put_pages()
<span class="lineNum">    2127 </span>            :          * will therefore most likely be called when the object itself is
<span class="lineNum">    2128 </span>            :          * being released or under memory pressure (where we attempt to
<span class="lineNum">    2129 </span>            :          * reap pages for the shrinker).
<span class="lineNum">    2130 </span>            :          */
<span class="lineNum">    2131 </span>            :         int (*get_pages)(struct drm_i915_gem_object *);
<span class="lineNum">    2132 </span>            :         void (*put_pages)(struct drm_i915_gem_object *);
<span class="lineNum">    2133 </span>            :         int (*dmabuf_export)(struct drm_i915_gem_object *);
<span class="lineNum">    2134 </span>            :         void (*release)(struct drm_i915_gem_object *);
<span class="lineNum">    2135 </span>            : };
<span class="lineNum">    2136 </span>            : 
<span class="lineNum">    2137 </span>            : /*
<span class="lineNum">    2138 </span>            :  * Frontbuffer tracking bits. Set in obj-&gt;frontbuffer_bits while a gem bo is
<span class="lineNum">    2139 </span>            :  * considered to be the frontbuffer for the given plane interface-wise. This
<span class="lineNum">    2140 </span>            :  * doesn't mean that the hw necessarily already scans it out, but that any
<span class="lineNum">    2141 </span>            :  * rendering (by the cpu or gpu) will land in the frontbuffer eventually.
<span class="lineNum">    2142 </span>            :  *
<span class="lineNum">    2143 </span>            :  * We have one bit per pipe and per scanout plane type.
<span class="lineNum">    2144 </span>            :  */
<span class="lineNum">    2145 </span>            : #define INTEL_MAX_SPRITE_BITS_PER_PIPE 5
<span class="lineNum">    2146 </span>            : #define INTEL_FRONTBUFFER_BITS_PER_PIPE 8
<span class="lineNum">    2147 </span>            : #define INTEL_FRONTBUFFER_BITS \
<span class="lineNum">    2148 </span>            :         (INTEL_FRONTBUFFER_BITS_PER_PIPE * I915_MAX_PIPES)
<span class="lineNum">    2149 </span>            : #define INTEL_FRONTBUFFER_PRIMARY(pipe) \
<span class="lineNum">    2150 </span>            :         (1 &lt;&lt; (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))
<span class="lineNum">    2151 </span>            : #define INTEL_FRONTBUFFER_CURSOR(pipe) \
<span class="lineNum">    2152 </span>            :         (1 &lt;&lt; (1 + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
<span class="lineNum">    2153 </span>            : #define INTEL_FRONTBUFFER_SPRITE(pipe, plane) \
<span class="lineNum">    2154 </span>            :         (1 &lt;&lt; (2 + plane + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
<span class="lineNum">    2155 </span>            : #define INTEL_FRONTBUFFER_OVERLAY(pipe) \
<span class="lineNum">    2156 </span>            :         (1 &lt;&lt; (2 + INTEL_MAX_SPRITE_BITS_PER_PIPE + (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))))
<span class="lineNum">    2157 </span>            : #define INTEL_FRONTBUFFER_ALL_MASK(pipe) \
<span class="lineNum">    2158 </span>            :         (0xff &lt;&lt; (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))
<span class="lineNum">    2159 </span>            : 
<span class="lineNum">    2160 </span>            : struct drm_i915_gem_object {
<span class="lineNum">    2161 </span>            :         struct drm_gem_object base;
<span class="lineNum">    2162 </span>            : 
<span class="lineNum">    2163 </span>            :         const struct drm_i915_gem_object_ops *ops;
<span class="lineNum">    2164 </span>            : 
<span class="lineNum">    2165 </span>            :         /** List of VMAs backed by this object */
<span class="lineNum">    2166 </span>            :         struct list_head vma_list;
<span class="lineNum">    2167 </span>            : 
<span class="lineNum">    2168 </span>            :         /** Stolen memory for this object, instead of being backed by shmem. */
<span class="lineNum">    2169 </span>            :         struct drm_mm_node *stolen;
<span class="lineNum">    2170 </span>            :         struct list_head global_list;
<span class="lineNum">    2171 </span>            : 
<span class="lineNum">    2172 </span>            :         struct list_head ring_list[I915_NUM_RINGS];
<span class="lineNum">    2173 </span>            :         /** Used in execbuf to temporarily hold a ref */
<span class="lineNum">    2174 </span>            :         struct list_head obj_exec_link;
<span class="lineNum">    2175 </span>            : 
<span class="lineNum">    2176 </span>            :         struct list_head batch_pool_link;
<span class="lineNum">    2177 </span>            : 
<span class="lineNum">    2178 </span>            :         /**
<span class="lineNum">    2179 </span>            :          * This is set if the object is on the active lists (has pending
<span class="lineNum">    2180 </span>            :          * rendering and so a non-zero seqno), and is not set if it i s on
<span class="lineNum">    2181 </span>            :          * inactive (ready to be unbound) list.
<span class="lineNum">    2182 </span>            :          */
<span class="lineNum">    2183 </span>            :         unsigned int active:I915_NUM_RINGS;
<span class="lineNum">    2184 </span>            : 
<span class="lineNum">    2185 </span>            :         /**
<span class="lineNum">    2186 </span>            :          * This is set if the object has been written to since last bound
<span class="lineNum">    2187 </span>            :          * to the GTT
<span class="lineNum">    2188 </span>            :          */
<span class="lineNum">    2189 </span>            :         unsigned int dirty:1;
<span class="lineNum">    2190 </span>            : 
<span class="lineNum">    2191 </span>            :         /**
<span class="lineNum">    2192 </span>            :          * Fence register bits (if any) for this object.  Will be set
<span class="lineNum">    2193 </span>            :          * as needed when mapped into the GTT.
<span class="lineNum">    2194 </span>            :          * Protected by dev-&gt;struct_mutex.
<span class="lineNum">    2195 </span>            :          */
<span class="lineNum">    2196 </span>            :         signed int fence_reg:I915_MAX_NUM_FENCE_BITS;
<span class="lineNum">    2197 </span>            : 
<span class="lineNum">    2198 </span>            :         /**
<span class="lineNum">    2199 </span>            :          * Advice: are the backing pages purgeable?
<span class="lineNum">    2200 </span>            :          */
<span class="lineNum">    2201 </span>            :         unsigned int madv:2;
<span class="lineNum">    2202 </span>            : 
<span class="lineNum">    2203 </span>            :         /**
<span class="lineNum">    2204 </span>            :          * Current tiling mode for the object.
<span class="lineNum">    2205 </span>            :          */
<span class="lineNum">    2206 </span>            :         unsigned int tiling_mode:2;
<span class="lineNum">    2207 </span>            :         /**
<span class="lineNum">    2208 </span>            :          * Whether the tiling parameters for the currently associated fence
<span class="lineNum">    2209 </span>            :          * register have changed. Note that for the purposes of tracking
<span class="lineNum">    2210 </span>            :          * tiling changes we also treat the unfenced register, the register
<span class="lineNum">    2211 </span>            :          * slot that the object occupies whilst it executes a fenced
<span class="lineNum">    2212 </span>            :          * command (such as BLT on gen2/3), as a &quot;fence&quot;.
<span class="lineNum">    2213 </span>            :          */
<span class="lineNum">    2214 </span>            :         unsigned int fence_dirty:1;
<span class="lineNum">    2215 </span>            : 
<span class="lineNum">    2216 </span>            :         /**
<span class="lineNum">    2217 </span>            :          * Is the object at the current location in the gtt mappable and
<span class="lineNum">    2218 </span>            :          * fenceable? Used to avoid costly recalculations.
<span class="lineNum">    2219 </span>            :          */
<span class="lineNum">    2220 </span>            :         unsigned int map_and_fenceable:1;
<span class="lineNum">    2221 </span>            : 
<span class="lineNum">    2222 </span>            :         /**
<span class="lineNum">    2223 </span>            :          * Whether the current gtt mapping needs to be mappable (and isn't just
<span class="lineNum">    2224 </span>            :          * mappable by accident). Track pin and fault separate for a more
<span class="lineNum">    2225 </span>            :          * accurate mappable working set.
<span class="lineNum">    2226 </span>            :          */
<span class="lineNum">    2227 </span>            :         unsigned int fault_mappable:1;
<span class="lineNum">    2228 </span>            : 
<span class="lineNum">    2229 </span>            :         /*
<span class="lineNum">    2230 </span>            :          * Is the object to be mapped as read-only to the GPU
<span class="lineNum">    2231 </span>            :          * Only honoured if hardware has relevant pte bit
<span class="lineNum">    2232 </span>            :          */
<span class="lineNum">    2233 </span>            :         unsigned long gt_ro:1;
<span class="lineNum">    2234 </span>            :         unsigned int cache_level:3;
<span class="lineNum">    2235 </span>            :         unsigned int cache_dirty:1;
<span class="lineNum">    2236 </span>            : 
<span class="lineNum">    2237 </span>            :         unsigned int frontbuffer_bits:INTEL_FRONTBUFFER_BITS;
<span class="lineNum">    2238 </span>            : 
<span class="lineNum">    2239 </span>            :         unsigned int pin_display;
<span class="lineNum">    2240 </span>            : 
<span class="lineNum">    2241 </span>            :         struct sg_table *pages;
<span class="lineNum">    2242 </span>            :         int pages_pin_count;
<span class="lineNum">    2243 </span>            :         struct get_page {
<span class="lineNum">    2244 </span>            :                 struct scatterlist *sg;
<span class="lineNum">    2245 </span>            :                 int last;
<span class="lineNum">    2246 </span>            :         } get_page;
<span class="lineNum">    2247 </span>            : 
<span class="lineNum">    2248 </span>            :         /* prime dma-buf support */
<span class="lineNum">    2249 </span>            :         void *dma_buf_vmapping;
<span class="lineNum">    2250 </span>            :         int vmapping_count;
<span class="lineNum">    2251 </span>            : 
<span class="lineNum">    2252 </span>            :         /** Breadcrumb of last rendering to the buffer.
<span class="lineNum">    2253 </span>            :          * There can only be one writer, but we allow for multiple readers.
<span class="lineNum">    2254 </span>            :          * If there is a writer that necessarily implies that all other
<span class="lineNum">    2255 </span>            :          * read requests are complete - but we may only be lazily clearing
<span class="lineNum">    2256 </span>            :          * the read requests. A read request is naturally the most recent
<span class="lineNum">    2257 </span>            :          * request on a ring, so we may have two different write and read
<span class="lineNum">    2258 </span>            :          * requests on one ring where the write request is older than the
<span class="lineNum">    2259 </span>            :          * read request. This allows for the CPU to read from an active
<span class="lineNum">    2260 </span>            :          * buffer by only waiting for the write to complete.
<span class="lineNum">    2261 </span>            :          * */
<span class="lineNum">    2262 </span>            :         struct drm_i915_gem_request *last_read_req[I915_NUM_RINGS];
<span class="lineNum">    2263 </span>            :         struct drm_i915_gem_request *last_write_req;
<span class="lineNum">    2264 </span>            :         /** Breadcrumb of last fenced GPU access to the buffer. */
<span class="lineNum">    2265 </span>            :         struct drm_i915_gem_request *last_fenced_req;
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span>            :         /** Current tiling stride for the object, if it's tiled. */
<span class="lineNum">    2268 </span>            :         uint32_t stride;
<span class="lineNum">    2269 </span>            : 
<span class="lineNum">    2270 </span>            :         /** References from framebuffers, locks out tiling changes. */
<span class="lineNum">    2271 </span>            :         unsigned long framebuffer_references;
<span class="lineNum">    2272 </span>            : 
<span class="lineNum">    2273 </span>            :         /** Record of address bit 17 of each page at last unbind. */
<span class="lineNum">    2274 </span>            :         unsigned long *bit_17;
<span class="lineNum">    2275 </span>            : 
<span class="lineNum">    2276 </span>            :         struct i915_gem_userptr {
<span class="lineNum">    2277 </span>            :                 uintptr_t ptr;
<span class="lineNum">    2278 </span>            :                 unsigned read_only :1;
<span class="lineNum">    2279 </span>            :                 unsigned workers :4;
<span class="lineNum">    2280 </span>            : #define I915_GEM_USERPTR_MAX_WORKERS 15
<span class="lineNum">    2281 </span>            : 
<span class="lineNum">    2282 </span>            :                 struct i915_mm_struct *mm;
<span class="lineNum">    2283 </span>            :                 struct i915_mmu_object *mmu_object;
<span class="lineNum">    2284 </span>            :                 struct work_struct *work;
<span class="lineNum">    2285 </span>            :         } userptr;
<span class="lineNum">    2286 </span>            : 
<span class="lineNum">    2287 </span>            :         /** for phys allocated objects */
<span class="lineNum">    2288 </span>            :         drm_dma_handle_t *phys_handle;
<span class="lineNum">    2289 </span>            : };
<span class="lineNum">    2290 </span>            : #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base)
<span class="lineNum">    2291 </span>            : 
<span class="lineNum">    2292 </span>            : void i915_gem_track_fb(struct drm_i915_gem_object *old,
<span class="lineNum">    2293 </span>            :                        struct drm_i915_gem_object *new,
<span class="lineNum">    2294 </span>            :                        unsigned frontbuffer_bits);
<span class="lineNum">    2295 </span>            : 
<span class="lineNum">    2296 </span>            : /**
<span class="lineNum">    2297 </span>            :  * Request queue structure.
<span class="lineNum">    2298 </span>            :  *
<span class="lineNum">    2299 </span>            :  * The request queue allows us to note sequence numbers that have been emitted
<span class="lineNum">    2300 </span>            :  * and may be associated with active buffers to be retired.
<span class="lineNum">    2301 </span>            :  *
<span class="lineNum">    2302 </span>            :  * By keeping this list, we can avoid having to do questionable sequence
<span class="lineNum">    2303 </span>            :  * number comparisons on buffer last_read|write_seqno. It also allows an
<span class="lineNum">    2304 </span>            :  * emission time to be associated with the request for tracking how far ahead
<span class="lineNum">    2305 </span>            :  * of the GPU the submission is.
<span class="lineNum">    2306 </span>            :  *
<span class="lineNum">    2307 </span>            :  * The requests are reference counted, so upon creation they should have an
<span class="lineNum">    2308 </span>            :  * initial reference taken using kref_init
<span class="lineNum">    2309 </span>            :  */
<span class="lineNum">    2310 </span>            : struct drm_i915_gem_request {
<span class="lineNum">    2311 </span>            :         struct kref ref;
<span class="lineNum">    2312 </span>            : 
<span class="lineNum">    2313 </span>            :         /** On Which ring this request was generated */
<span class="lineNum">    2314 </span>            :         struct drm_i915_private *i915;
<span class="lineNum">    2315 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    2316 </span>            : 
<span class="lineNum">    2317 </span>            :          /** GEM sequence number associated with the previous request,
<span class="lineNum">    2318 </span>            :           * when the HWS breadcrumb is equal to this the GPU is processing
<span class="lineNum">    2319 </span>            :           * this request.
<span class="lineNum">    2320 </span>            :           */
<span class="lineNum">    2321 </span>            :         u32 previous_seqno;
<span class="lineNum">    2322 </span>            : 
<span class="lineNum">    2323 </span>            :          /** GEM sequence number associated with this request,
<span class="lineNum">    2324 </span>            :           * when the HWS breadcrumb is equal or greater than this the GPU
<span class="lineNum">    2325 </span>            :           * has finished processing this request.
<span class="lineNum">    2326 </span>            :           */
<span class="lineNum">    2327 </span>            :         u32 seqno;
<span class="lineNum">    2328 </span>            : 
<span class="lineNum">    2329 </span>            :         /** Position in the ringbuffer of the start of the request */
<span class="lineNum">    2330 </span>            :         u32 head;
<span class="lineNum">    2331 </span>            : 
<span class="lineNum">    2332 </span>            :         /**
<span class="lineNum">    2333 </span>            :          * Position in the ringbuffer of the start of the postfix.
<span class="lineNum">    2334 </span>            :          * This is required to calculate the maximum available ringbuffer
<span class="lineNum">    2335 </span>            :          * space without overwriting the postfix.
<span class="lineNum">    2336 </span>            :          */
<span class="lineNum">    2337 </span>            :          u32 postfix;
<span class="lineNum">    2338 </span>            : 
<span class="lineNum">    2339 </span>            :         /** Position in the ringbuffer of the end of the whole request */
<span class="lineNum">    2340 </span>            :         u32 tail;
<span class="lineNum">    2341 </span>            : 
<span class="lineNum">    2342 </span>            :         /**
<span class="lineNum">    2343 </span>            :          * Context and ring buffer related to this request
<span class="lineNum">    2344 </span>            :          * Contexts are refcounted, so when this request is associated with a
<span class="lineNum">    2345 </span>            :          * context, we must increment the context's refcount, to guarantee that
<span class="lineNum">    2346 </span>            :          * it persists while any request is linked to it. Requests themselves
<span class="lineNum">    2347 </span>            :          * are also refcounted, so the request will only be freed when the last
<span class="lineNum">    2348 </span>            :          * reference to it is dismissed, and the code in
<span class="lineNum">    2349 </span>            :          * i915_gem_request_free() will then decrement the refcount on the
<span class="lineNum">    2350 </span>            :          * context.
<span class="lineNum">    2351 </span>            :          */
<span class="lineNum">    2352 </span>            :         struct intel_context *ctx;
<span class="lineNum">    2353 </span>            :         struct intel_ringbuffer *ringbuf;
<span class="lineNum">    2354 </span>            : 
<span class="lineNum">    2355 </span>            :         /** Batch buffer related to this request if any (used for
<span class="lineNum">    2356 </span>            :             error state dump only) */
<span class="lineNum">    2357 </span>            :         struct drm_i915_gem_object *batch_obj;
<span class="lineNum">    2358 </span>            : 
<span class="lineNum">    2359 </span>            :         /** Time at which this request was emitted, in jiffies. */
<span class="lineNum">    2360 </span>            :         unsigned long emitted_jiffies;
<span class="lineNum">    2361 </span>            : 
<span class="lineNum">    2362 </span>            :         /** global list entry for this request */
<span class="lineNum">    2363 </span>            :         struct list_head list;
<span class="lineNum">    2364 </span>            : 
<span class="lineNum">    2365 </span>            :         struct drm_i915_file_private *file_priv;
<span class="lineNum">    2366 </span>            :         /** file_priv list entry for this request */
<span class="lineNum">    2367 </span>            :         struct list_head client_list;
<span class="lineNum">    2368 </span>            : 
<span class="lineNum">    2369 </span>            :         /** process identifier submitting this request */
<span class="lineNum">    2370 </span>            :         struct pid *pid;
<span class="lineNum">    2371 </span>            : 
<span class="lineNum">    2372 </span>            :         /**
<span class="lineNum">    2373 </span>            :          * The ELSP only accepts two elements at a time, so we queue
<span class="lineNum">    2374 </span>            :          * context/tail pairs on a given queue (ring-&gt;execlist_queue) until the
<span class="lineNum">    2375 </span>            :          * hardware is available. The queue serves a double purpose: we also use
<span class="lineNum">    2376 </span>            :          * it to keep track of the up to 2 contexts currently in the hardware
<span class="lineNum">    2377 </span>            :          * (usually one in execution and the other queued up by the GPU): We
<span class="lineNum">    2378 </span>            :          * only remove elements from the head of the queue when the hardware
<span class="lineNum">    2379 </span>            :          * informs us that an element has been completed.
<span class="lineNum">    2380 </span>            :          *
<span class="lineNum">    2381 </span>            :          * All accesses to the queue are mediated by a spinlock
<span class="lineNum">    2382 </span>            :          * (ring-&gt;execlist_lock).
<span class="lineNum">    2383 </span>            :          */
<span class="lineNum">    2384 </span>            : 
<span class="lineNum">    2385 </span>            :         /** Execlist link in the submission queue.*/
<span class="lineNum">    2386 </span>            :         struct list_head execlist_link;
<span class="lineNum">    2387 </span>            : 
<span class="lineNum">    2388 </span>            :         /** Execlists no. of times this request has been sent to the ELSP */
<span class="lineNum">    2389 </span>            :         int elsp_submitted;
<span class="lineNum">    2390 </span>            : 
<span class="lineNum">    2391 </span>            : };
<span class="lineNum">    2392 </span>            : 
<span class="lineNum">    2393 </span>            : int i915_gem_request_alloc(struct intel_engine_cs *ring,
<span class="lineNum">    2394 </span>            :                            struct intel_context *ctx,
<span class="lineNum">    2395 </span>            :                            struct drm_i915_gem_request **req_out);
<span class="lineNum">    2396 </span>            : void i915_gem_request_cancel(struct drm_i915_gem_request *req);
<span class="lineNum">    2397 </span>            : void i915_gem_request_free(struct kref *req_ref);
<span class="lineNum">    2398 </span>            : int i915_gem_request_add_to_client(struct drm_i915_gem_request *req,
<span class="lineNum">    2399 </span>            :                                    struct drm_file *file);
<a name="2400"><span class="lineNum">    2400 </span>            : </a>
<span class="lineNum">    2401 </span>            : static inline uint32_t
<span class="lineNum">    2402 </span><span class="lineNoCov">          0 : i915_gem_request_get_seqno(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    2403 </span>            : {
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :         return req ? req-&gt;seqno : 0;</span>
<span class="lineNum">    2405 </span>            : }
<a name="2406"><span class="lineNum">    2406 </span>            : </a>
<span class="lineNum">    2407 </span>            : static inline struct intel_engine_cs *
<span class="lineNum">    2408 </span><span class="lineNoCov">          0 : i915_gem_request_get_ring(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    2409 </span>            : {
<span class="lineNum">    2410 </span><span class="lineNoCov">          0 :         return req ? req-&gt;ring : NULL;</span>
<span class="lineNum">    2411 </span>            : }
<a name="2412"><span class="lineNum">    2412 </span>            : </a>
<span class="lineNum">    2413 </span>            : static inline struct drm_i915_gem_request *
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 : i915_gem_request_reference(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    2415 </span>            : {
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :         if (req)</span>
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                 kref_get(&amp;req-&gt;ref);</span>
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :         return req;</span>
<span class="lineNum">    2419 </span>            : }
<a name="2420"><span class="lineNum">    2420 </span>            : </a>
<span class="lineNum">    2421 </span>            : static inline void
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 : i915_gem_request_unreference(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    2423 </span>            : {
<span class="lineNum">    2424 </span><span class="lineNoCov">          0 :         WARN_ON(!mutex_is_locked(&amp;req-&gt;ring-&gt;dev-&gt;struct_mutex));</span>
<span class="lineNum">    2425 </span><span class="lineNoCov">          0 :         kref_put(&amp;req-&gt;ref, i915_gem_request_free);</span>
<span class="lineNum">    2426 </span><span class="lineNoCov">          0 : }</span>
<a name="2427"><span class="lineNum">    2427 </span>            : </a>
<span class="lineNum">    2428 </span>            : static inline void
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 : i915_gem_request_unreference__unlocked(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    2430 </span>            : {
<span class="lineNum">    2431 </span>            :         struct drm_device *dev;
<span class="lineNum">    2432 </span>            : 
<span class="lineNum">    2433 </span><span class="lineNoCov">          0 :         if (!req)</span>
<span class="lineNum">    2434 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2435 </span>            : 
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 :         dev = req-&gt;ring-&gt;dev;</span>
<span class="lineNum">    2437 </span><span class="lineNoCov">          0 :         if (kref_put_mutex(&amp;req-&gt;ref, i915_gem_request_free, &amp;dev-&gt;struct_mutex))</span>
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;dev-&gt;struct_mutex);</span>
<a name="2439"><span class="lineNum">    2439 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2440 </span>            : 
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 : static inline void i915_gem_request_assign(struct drm_i915_gem_request **pdst,</span>
<span class="lineNum">    2442 </span>            :                                            struct drm_i915_gem_request *src)
<span class="lineNum">    2443 </span>            : {
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :         if (src)</span>
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                 i915_gem_request_reference(src);</span>
<span class="lineNum">    2446 </span>            : 
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :         if (*pdst)</span>
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :                 i915_gem_request_unreference(*pdst);</span>
<span class="lineNum">    2449 </span>            : 
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :         *pdst = src;</span>
<span class="lineNum">    2451 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2452 </span>            : 
<span class="lineNum">    2453 </span>            : /*
<span class="lineNum">    2454 </span>            :  * XXX: i915_gem_request_completed should be here but currently needs the
<span class="lineNum">    2455 </span>            :  * definition of i915_seqno_passed() which is below. It will be moved in
<span class="lineNum">    2456 </span>            :  * a later patch when the call to i915_seqno_passed() is obsoleted...
<span class="lineNum">    2457 </span>            :  */
<span class="lineNum">    2458 </span>            : 
<span class="lineNum">    2459 </span>            : /*
<span class="lineNum">    2460 </span>            :  * A command that requires special handling by the command parser.
<span class="lineNum">    2461 </span>            :  */
<span class="lineNum">    2462 </span>            : struct drm_i915_cmd_descriptor {
<span class="lineNum">    2463 </span>            :         /*
<span class="lineNum">    2464 </span>            :          * Flags describing how the command parser processes the command.
<span class="lineNum">    2465 </span>            :          *
<span class="lineNum">    2466 </span>            :          * CMD_DESC_FIXED: The command has a fixed length if this is set,
<span class="lineNum">    2467 </span>            :          *                 a length mask if not set
<span class="lineNum">    2468 </span>            :          * CMD_DESC_SKIP: The command is allowed but does not follow the
<span class="lineNum">    2469 </span>            :          *                standard length encoding for the opcode range in
<span class="lineNum">    2470 </span>            :          *                which it falls
<span class="lineNum">    2471 </span>            :          * CMD_DESC_REJECT: The command is never allowed
<span class="lineNum">    2472 </span>            :          * CMD_DESC_REGISTER: The command should be checked against the
<span class="lineNum">    2473 </span>            :          *                    register whitelist for the appropriate ring
<span class="lineNum">    2474 </span>            :          * CMD_DESC_MASTER: The command is allowed if the submitting process
<span class="lineNum">    2475 </span>            :          *                  is the DRM master
<span class="lineNum">    2476 </span>            :          */
<span class="lineNum">    2477 </span>            :         u32 flags;
<span class="lineNum">    2478 </span>            : #define CMD_DESC_FIXED    (1&lt;&lt;0)
<span class="lineNum">    2479 </span>            : #define CMD_DESC_SKIP     (1&lt;&lt;1)
<span class="lineNum">    2480 </span>            : #define CMD_DESC_REJECT   (1&lt;&lt;2)
<span class="lineNum">    2481 </span>            : #define CMD_DESC_REGISTER (1&lt;&lt;3)
<span class="lineNum">    2482 </span>            : #define CMD_DESC_BITMASK  (1&lt;&lt;4)
<span class="lineNum">    2483 </span>            : #define CMD_DESC_MASTER   (1&lt;&lt;5)
<span class="lineNum">    2484 </span>            : 
<span class="lineNum">    2485 </span>            :         /*
<span class="lineNum">    2486 </span>            :          * The command's unique identification bits and the bitmask to get them.
<span class="lineNum">    2487 </span>            :          * This isn't strictly the opcode field as defined in the spec and may
<span class="lineNum">    2488 </span>            :          * also include type, subtype, and/or subop fields.
<span class="lineNum">    2489 </span>            :          */
<span class="lineNum">    2490 </span>            :         struct {
<span class="lineNum">    2491 </span>            :                 u32 value;
<span class="lineNum">    2492 </span>            :                 u32 mask;
<span class="lineNum">    2493 </span>            :         } cmd;
<span class="lineNum">    2494 </span>            : 
<span class="lineNum">    2495 </span>            :         /*
<span class="lineNum">    2496 </span>            :          * The command's length. The command is either fixed length (i.e. does
<span class="lineNum">    2497 </span>            :          * not include a length field) or has a length field mask. The flag
<span class="lineNum">    2498 </span>            :          * CMD_DESC_FIXED indicates a fixed length. Otherwise, the command has
<span class="lineNum">    2499 </span>            :          * a length mask. All command entries in a command table must include
<span class="lineNum">    2500 </span>            :          * length information.
<span class="lineNum">    2501 </span>            :          */
<span class="lineNum">    2502 </span>            :         union {
<span class="lineNum">    2503 </span>            :                 u32 fixed;
<span class="lineNum">    2504 </span>            :                 u32 mask;
<span class="lineNum">    2505 </span>            :         } length;
<span class="lineNum">    2506 </span>            : 
<span class="lineNum">    2507 </span>            :         /*
<span class="lineNum">    2508 </span>            :          * Describes where to find a register address in the command to check
<span class="lineNum">    2509 </span>            :          * against the ring's register whitelist. Only valid if flags has the
<span class="lineNum">    2510 </span>            :          * CMD_DESC_REGISTER bit set.
<span class="lineNum">    2511 </span>            :          *
<span class="lineNum">    2512 </span>            :          * A non-zero step value implies that the command may access multiple
<span class="lineNum">    2513 </span>            :          * registers in sequence (e.g. LRI), in that case step gives the
<span class="lineNum">    2514 </span>            :          * distance in dwords between individual offset fields.
<span class="lineNum">    2515 </span>            :          */
<span class="lineNum">    2516 </span>            :         struct {
<span class="lineNum">    2517 </span>            :                 u32 offset;
<span class="lineNum">    2518 </span>            :                 u32 mask;
<span class="lineNum">    2519 </span>            :                 u32 step;
<span class="lineNum">    2520 </span>            :         } reg;
<span class="lineNum">    2521 </span>            : 
<span class="lineNum">    2522 </span>            : #define MAX_CMD_DESC_BITMASKS 3
<span class="lineNum">    2523 </span>            :         /*
<span class="lineNum">    2524 </span>            :          * Describes command checks where a particular dword is masked and
<span class="lineNum">    2525 </span>            :          * compared against an expected value. If the command does not match
<span class="lineNum">    2526 </span>            :          * the expected value, the parser rejects it. Only valid if flags has
<span class="lineNum">    2527 </span>            :          * the CMD_DESC_BITMASK bit set. Only entries where mask is non-zero
<span class="lineNum">    2528 </span>            :          * are valid.
<span class="lineNum">    2529 </span>            :          *
<span class="lineNum">    2530 </span>            :          * If the check specifies a non-zero condition_mask then the parser
<span class="lineNum">    2531 </span>            :          * only performs the check when the bits specified by condition_mask
<span class="lineNum">    2532 </span>            :          * are non-zero.
<span class="lineNum">    2533 </span>            :          */
<span class="lineNum">    2534 </span>            :         struct {
<span class="lineNum">    2535 </span>            :                 u32 offset;
<span class="lineNum">    2536 </span>            :                 u32 mask;
<span class="lineNum">    2537 </span>            :                 u32 expected;
<span class="lineNum">    2538 </span>            :                 u32 condition_offset;
<span class="lineNum">    2539 </span>            :                 u32 condition_mask;
<span class="lineNum">    2540 </span>            :         } bits[MAX_CMD_DESC_BITMASKS];
<span class="lineNum">    2541 </span>            : };
<span class="lineNum">    2542 </span>            : 
<span class="lineNum">    2543 </span>            : /*
<span class="lineNum">    2544 </span>            :  * A table of commands requiring special handling by the command parser.
<span class="lineNum">    2545 </span>            :  *
<span class="lineNum">    2546 </span>            :  * Each ring has an array of tables. Each table consists of an array of command
<span class="lineNum">    2547 </span>            :  * descriptors, which must be sorted with command opcodes in ascending order.
<span class="lineNum">    2548 </span>            :  */
<span class="lineNum">    2549 </span>            : struct drm_i915_cmd_table {
<span class="lineNum">    2550 </span>            :         const struct drm_i915_cmd_descriptor *table;
<span class="lineNum">    2551 </span>            :         int count;
<span class="lineNum">    2552 </span>            : };
<span class="lineNum">    2553 </span>            : 
<span class="lineNum">    2554 </span>            : /* Note that the (struct drm_i915_private *) cast is just to shut up gcc. */
<span class="lineNum">    2555 </span>            : #define __I915__(p) ({ \
<span class="lineNum">    2556 </span>            :         struct drm_i915_private *__p; \
<span class="lineNum">    2557 </span>            :         if (__builtin_types_compatible_p(typeof(*p), struct drm_i915_private)) \
<span class="lineNum">    2558 </span>            :                 __p = (struct drm_i915_private *)p; \
<span class="lineNum">    2559 </span>            :         else if (__builtin_types_compatible_p(typeof(*p), struct drm_device)) \
<span class="lineNum">    2560 </span>            :                 __p = to_i915((struct drm_device *)p); \
<span class="lineNum">    2561 </span>            :         else \
<span class="lineNum">    2562 </span>            :                 BUILD_BUG(); \
<span class="lineNum">    2563 </span>            :         __p; \
<span class="lineNum">    2564 </span>            : })
<span class="lineNum">    2565 </span>            : #define INTEL_INFO(p)   (&amp;__I915__(p)-&gt;info)
<span class="lineNum">    2566 </span>            : #define INTEL_DEVID(p)  (INTEL_INFO(p)-&gt;device_id)
<span class="lineNum">    2567 </span>            : #define INTEL_REVID(p)  (__I915__(p)-&gt;dev-&gt;pdev-&gt;revision)
<span class="lineNum">    2568 </span>            : 
<span class="lineNum">    2569 </span>            : #define REVID_FOREVER   (0xff)
<span class="lineNum">    2570 </span>            : 
<span class="lineNum">    2571 </span>            : /*
<span class="lineNum">    2572 </span>            :  * Return true if revision is in range [since,until] inclusive.
<span class="lineNum">    2573 </span>            :  *
<span class="lineNum">    2574 </span>            :  * Use 0 for open-ended since, and REVID_FOREVER for open-ended until.
<span class="lineNum">    2575 </span>            :  */
<span class="lineNum">    2576 </span>            : #define IS_REVID(p, since, until) \
<span class="lineNum">    2577 </span>            :         (INTEL_REVID(p) &gt;= (since) &amp;&amp; INTEL_REVID(p) &lt;= (until))
<span class="lineNum">    2578 </span>            : 
<span class="lineNum">    2579 </span>            : #define IS_I830(dev)            (INTEL_DEVID(dev) == 0x3577)
<span class="lineNum">    2580 </span>            : #define IS_845G(dev)            (INTEL_DEVID(dev) == 0x2562)
<span class="lineNum">    2581 </span>            : #define IS_I85X(dev)            (INTEL_INFO(dev)-&gt;is_i85x)
<span class="lineNum">    2582 </span>            : #define IS_I865G(dev)           (INTEL_DEVID(dev) == 0x2572)
<span class="lineNum">    2583 </span>            : #define IS_I915G(dev)           (INTEL_INFO(dev)-&gt;is_i915g)
<span class="lineNum">    2584 </span>            : #define IS_I915GM(dev)          (INTEL_DEVID(dev) == 0x2592)
<span class="lineNum">    2585 </span>            : #define IS_I945G(dev)           (INTEL_DEVID(dev) == 0x2772)
<span class="lineNum">    2586 </span>            : #define IS_I945GM(dev)          (INTEL_INFO(dev)-&gt;is_i945gm)
<span class="lineNum">    2587 </span>            : #define IS_BROADWATER(dev)      (INTEL_INFO(dev)-&gt;is_broadwater)
<span class="lineNum">    2588 </span>            : #define IS_CRESTLINE(dev)       (INTEL_INFO(dev)-&gt;is_crestline)
<span class="lineNum">    2589 </span>            : #define IS_GM45(dev)            (INTEL_DEVID(dev) == 0x2A42)
<span class="lineNum">    2590 </span>            : #define IS_G4X(dev)             (INTEL_INFO(dev)-&gt;is_g4x)
<span class="lineNum">    2591 </span>            : #define IS_PINEVIEW_G(dev)      (INTEL_DEVID(dev) == 0xa001)
<span class="lineNum">    2592 </span>            : #define IS_PINEVIEW_M(dev)      (INTEL_DEVID(dev) == 0xa011)
<span class="lineNum">    2593 </span>            : #define IS_PINEVIEW(dev)        (INTEL_INFO(dev)-&gt;is_pineview)
<span class="lineNum">    2594 </span>            : #define IS_G33(dev)             (INTEL_INFO(dev)-&gt;is_g33)
<span class="lineNum">    2595 </span>            : #define IS_IRONLAKE_M(dev)      (INTEL_DEVID(dev) == 0x0046)
<span class="lineNum">    2596 </span>            : #define IS_IVYBRIDGE(dev)       (INTEL_INFO(dev)-&gt;is_ivybridge)
<span class="lineNum">    2597 </span>            : #define IS_IVB_GT1(dev)         (INTEL_DEVID(dev) == 0x0156 || \
<span class="lineNum">    2598 </span>            :                                  INTEL_DEVID(dev) == 0x0152 || \
<span class="lineNum">    2599 </span>            :                                  INTEL_DEVID(dev) == 0x015a)
<span class="lineNum">    2600 </span>            : #define IS_VALLEYVIEW(dev)      (INTEL_INFO(dev)-&gt;is_valleyview)
<span class="lineNum">    2601 </span>            : #define IS_CHERRYVIEW(dev)      (INTEL_INFO(dev)-&gt;is_valleyview &amp;&amp; IS_GEN8(dev))
<span class="lineNum">    2602 </span>            : #define IS_HASWELL(dev) (INTEL_INFO(dev)-&gt;is_haswell)
<span class="lineNum">    2603 </span>            : #define IS_BROADWELL(dev)       (!INTEL_INFO(dev)-&gt;is_valleyview &amp;&amp; IS_GEN8(dev))
<span class="lineNum">    2604 </span>            : #define IS_SKYLAKE(dev) (INTEL_INFO(dev)-&gt;is_skylake)
<span class="lineNum">    2605 </span>            : #define IS_BROXTON(dev) (INTEL_INFO(dev)-&gt;is_broxton)
<span class="lineNum">    2606 </span>            : #define IS_KABYLAKE(dev)        (INTEL_INFO(dev)-&gt;is_kabylake)
<span class="lineNum">    2607 </span>            : #define IS_MOBILE(dev)          (INTEL_INFO(dev)-&gt;is_mobile)
<span class="lineNum">    2608 </span>            : #define IS_HSW_EARLY_SDV(dev)   (IS_HASWELL(dev) &amp;&amp; \
<span class="lineNum">    2609 </span>            :                                  (INTEL_DEVID(dev) &amp; 0xFF00) == 0x0C00)
<span class="lineNum">    2610 </span>            : #define IS_BDW_ULT(dev)         (IS_BROADWELL(dev) &amp;&amp; \
<span class="lineNum">    2611 </span>            :                                  ((INTEL_DEVID(dev) &amp; 0xf) == 0x6 ||        \
<span class="lineNum">    2612 </span>            :                                  (INTEL_DEVID(dev) &amp; 0xf) == 0xb || \
<span class="lineNum">    2613 </span>            :                                  (INTEL_DEVID(dev) &amp; 0xf) == 0xe))
<span class="lineNum">    2614 </span>            : /* ULX machines are also considered ULT. */
<span class="lineNum">    2615 </span>            : #define IS_BDW_ULX(dev)         (IS_BROADWELL(dev) &amp;&amp; \
<span class="lineNum">    2616 </span>            :                                  (INTEL_DEVID(dev) &amp; 0xf) == 0xe)
<span class="lineNum">    2617 </span>            : #define IS_BDW_GT3(dev)         (IS_BROADWELL(dev) &amp;&amp; \
<span class="lineNum">    2618 </span>            :                                  (INTEL_DEVID(dev) &amp; 0x00F0) == 0x0020)
<span class="lineNum">    2619 </span>            : #define IS_HSW_ULT(dev)         (IS_HASWELL(dev) &amp;&amp; \
<span class="lineNum">    2620 </span>            :                                  (INTEL_DEVID(dev) &amp; 0xFF00) == 0x0A00)
<span class="lineNum">    2621 </span>            : #define IS_HSW_GT3(dev)         (IS_HASWELL(dev) &amp;&amp; \
<span class="lineNum">    2622 </span>            :                                  (INTEL_DEVID(dev) &amp; 0x00F0) == 0x0020)
<span class="lineNum">    2623 </span>            : /* ULX machines are also considered ULT. */
<span class="lineNum">    2624 </span>            : #define IS_HSW_ULX(dev)         (INTEL_DEVID(dev) == 0x0A0E || \
<span class="lineNum">    2625 </span>            :                                  INTEL_DEVID(dev) == 0x0A1E)
<span class="lineNum">    2626 </span>            : #define IS_SKL_ULT(dev)         (INTEL_DEVID(dev) == 0x1906 || \
<span class="lineNum">    2627 </span>            :                                  INTEL_DEVID(dev) == 0x1913 || \
<span class="lineNum">    2628 </span>            :                                  INTEL_DEVID(dev) == 0x1916 || \
<span class="lineNum">    2629 </span>            :                                  INTEL_DEVID(dev) == 0x1921 || \
<span class="lineNum">    2630 </span>            :                                  INTEL_DEVID(dev) == 0x1926)
<span class="lineNum">    2631 </span>            : #define IS_SKL_ULX(dev)         (INTEL_DEVID(dev) == 0x190E || \
<span class="lineNum">    2632 </span>            :                                  INTEL_DEVID(dev) == 0x1915 || \
<span class="lineNum">    2633 </span>            :                                  INTEL_DEVID(dev) == 0x191E)
<span class="lineNum">    2634 </span>            : #define IS_KBL_ULT(dev)         (INTEL_DEVID(dev) == 0x5906 || \
<span class="lineNum">    2635 </span>            :                                  INTEL_DEVID(dev) == 0x5913 || \
<span class="lineNum">    2636 </span>            :                                  INTEL_DEVID(dev) == 0x5916 || \
<span class="lineNum">    2637 </span>            :                                  INTEL_DEVID(dev) == 0x5921 || \
<span class="lineNum">    2638 </span>            :                                  INTEL_DEVID(dev) == 0x5926)
<span class="lineNum">    2639 </span>            : #define IS_KBL_ULX(dev)         (INTEL_DEVID(dev) == 0x590E || \
<span class="lineNum">    2640 </span>            :                                  INTEL_DEVID(dev) == 0x5915 || \
<span class="lineNum">    2641 </span>            :                                  INTEL_DEVID(dev) == 0x591E)
<span class="lineNum">    2642 </span>            : #define IS_SKL_GT3(dev)         (IS_SKYLAKE(dev) &amp;&amp; \
<span class="lineNum">    2643 </span>            :                                  (INTEL_DEVID(dev) &amp; 0x00F0) == 0x0020)
<span class="lineNum">    2644 </span>            : #define IS_SKL_GT4(dev)         (IS_SKYLAKE(dev) &amp;&amp; \
<span class="lineNum">    2645 </span>            :                                  (INTEL_DEVID(dev) &amp; 0x00F0) == 0x0030)
<span class="lineNum">    2646 </span>            : 
<span class="lineNum">    2647 </span>            : #define IS_PRELIMINARY_HW(intel_info) ((intel_info)-&gt;is_preliminary)
<span class="lineNum">    2648 </span>            : 
<span class="lineNum">    2649 </span>            : #define SKL_REVID_A0            (0x0)
<span class="lineNum">    2650 </span>            : #define SKL_REVID_B0            (0x1)
<span class="lineNum">    2651 </span>            : #define SKL_REVID_C0            (0x2)
<span class="lineNum">    2652 </span>            : #define SKL_REVID_D0            (0x3)
<span class="lineNum">    2653 </span>            : #define SKL_REVID_E0            (0x4)
<span class="lineNum">    2654 </span>            : #define SKL_REVID_F0            (0x5)
<span class="lineNum">    2655 </span>            : 
<span class="lineNum">    2656 </span>            : #define IS_SKL_REVID(p, since, until) (IS_SKYLAKE(p) &amp;&amp; IS_REVID(p, since, until))
<span class="lineNum">    2657 </span>            : 
<span class="lineNum">    2658 </span>            : #define BXT_REVID_A0            (0x0)
<span class="lineNum">    2659 </span>            : #define BXT_REVID_A1            (0x1)
<span class="lineNum">    2660 </span>            : #define BXT_REVID_B0            (0x3)
<span class="lineNum">    2661 </span>            : #define BXT_REVID_C0            (0x9)
<span class="lineNum">    2662 </span>            : 
<span class="lineNum">    2663 </span>            : #define IS_BXT_REVID(p, since, until) (IS_BROXTON(p) &amp;&amp; IS_REVID(p, since, until))
<span class="lineNum">    2664 </span>            : 
<span class="lineNum">    2665 </span>            : #define KBL_REVID_A0            (0x0)
<span class="lineNum">    2666 </span>            : #define KBL_REVID_B0            (0x1)
<span class="lineNum">    2667 </span>            : #define KBL_REVID_C0            (0x2)
<span class="lineNum">    2668 </span>            : #define KBL_REVID_D0            (0x3)
<span class="lineNum">    2669 </span>            : #define KBL_REVID_E0            (0x4)
<span class="lineNum">    2670 </span>            : 
<span class="lineNum">    2671 </span>            : #define IS_KBL_REVID(p, since, until) (IS_KABYLAKE(p) &amp;&amp; IS_REVID(p, since, until))
<span class="lineNum">    2672 </span>            : 
<span class="lineNum">    2673 </span>            : /*
<span class="lineNum">    2674 </span>            :  * The genX designation typically refers to the render engine, so render
<span class="lineNum">    2675 </span>            :  * capability related checks should use IS_GEN, while display and other checks
<span class="lineNum">    2676 </span>            :  * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular
<span class="lineNum">    2677 </span>            :  * chips, etc.).
<span class="lineNum">    2678 </span>            :  */
<span class="lineNum">    2679 </span>            : #define IS_GEN2(dev)    (INTEL_INFO(dev)-&gt;gen == 2)
<span class="lineNum">    2680 </span>            : #define IS_GEN3(dev)    (INTEL_INFO(dev)-&gt;gen == 3)
<span class="lineNum">    2681 </span>            : #define IS_GEN4(dev)    (INTEL_INFO(dev)-&gt;gen == 4)
<span class="lineNum">    2682 </span>            : #define IS_GEN5(dev)    (INTEL_INFO(dev)-&gt;gen == 5)
<span class="lineNum">    2683 </span>            : #define IS_GEN6(dev)    (INTEL_INFO(dev)-&gt;gen == 6)
<span class="lineNum">    2684 </span>            : #define IS_GEN7(dev)    (INTEL_INFO(dev)-&gt;gen == 7)
<span class="lineNum">    2685 </span>            : #define IS_GEN8(dev)    (INTEL_INFO(dev)-&gt;gen == 8)
<span class="lineNum">    2686 </span>            : #define IS_GEN9(dev)    (INTEL_INFO(dev)-&gt;gen == 9)
<span class="lineNum">    2687 </span>            : 
<span class="lineNum">    2688 </span>            : #define RENDER_RING             (1&lt;&lt;RCS)
<span class="lineNum">    2689 </span>            : #define BSD_RING                (1&lt;&lt;VCS)
<span class="lineNum">    2690 </span>            : #define BLT_RING                (1&lt;&lt;BCS)
<span class="lineNum">    2691 </span>            : #define VEBOX_RING              (1&lt;&lt;VECS)
<span class="lineNum">    2692 </span>            : #define BSD2_RING               (1&lt;&lt;VCS2)
<span class="lineNum">    2693 </span>            : #define HAS_BSD(dev)            (INTEL_INFO(dev)-&gt;ring_mask &amp; BSD_RING)
<span class="lineNum">    2694 </span>            : #define HAS_BSD2(dev)           (INTEL_INFO(dev)-&gt;ring_mask &amp; BSD2_RING)
<span class="lineNum">    2695 </span>            : #define HAS_BLT(dev)            (INTEL_INFO(dev)-&gt;ring_mask &amp; BLT_RING)
<span class="lineNum">    2696 </span>            : #define HAS_VEBOX(dev)          (INTEL_INFO(dev)-&gt;ring_mask &amp; VEBOX_RING)
<span class="lineNum">    2697 </span>            : #define HAS_LLC(dev)            (INTEL_INFO(dev)-&gt;has_llc)
<span class="lineNum">    2698 </span>            : #define HAS_WT(dev)             ((IS_HASWELL(dev) || IS_BROADWELL(dev)) &amp;&amp; \
<span class="lineNum">    2699 </span>            :                                  __I915__(dev)-&gt;ellc_size)
<span class="lineNum">    2700 </span>            : #define I915_NEED_GFX_HWS(dev)  (INTEL_INFO(dev)-&gt;need_gfx_hws)
<span class="lineNum">    2701 </span>            : 
<span class="lineNum">    2702 </span>            : #define HAS_HW_CONTEXTS(dev)    (INTEL_INFO(dev)-&gt;gen &gt;= 6)
<span class="lineNum">    2703 </span>            : #define HAS_LOGICAL_RING_CONTEXTS(dev)  (INTEL_INFO(dev)-&gt;gen &gt;= 8)
<span class="lineNum">    2704 </span>            : #define USES_PPGTT(dev)         (i915.enable_ppgtt)
<span class="lineNum">    2705 </span>            : #define USES_FULL_PPGTT(dev)    (i915.enable_ppgtt &gt;= 2)
<span class="lineNum">    2706 </span>            : #define USES_FULL_48BIT_PPGTT(dev)      (i915.enable_ppgtt == 3)
<span class="lineNum">    2707 </span>            : 
<span class="lineNum">    2708 </span>            : #define HAS_OVERLAY(dev)                (INTEL_INFO(dev)-&gt;has_overlay)
<span class="lineNum">    2709 </span>            : #define OVERLAY_NEEDS_PHYSICAL(dev)     (INTEL_INFO(dev)-&gt;overlay_needs_physical)
<span class="lineNum">    2710 </span>            : 
<span class="lineNum">    2711 </span>            : /* Early gen2 have a totally busted CS tlb and require pinned batches. */
<span class="lineNum">    2712 </span>            : #define HAS_BROKEN_CS_TLB(dev)          (IS_I830(dev) || IS_845G(dev))
<span class="lineNum">    2713 </span>            : /*
<span class="lineNum">    2714 </span>            :  * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts
<span class="lineNum">    2715 </span>            :  * even when in MSI mode. This results in spurious interrupt warnings if the
<span class="lineNum">    2716 </span>            :  * legacy irq no. is shared with another device. The kernel then disables that
<span class="lineNum">    2717 </span>            :  * interrupt source and so prevents the other device from working properly.
<span class="lineNum">    2718 </span>            :  */
<span class="lineNum">    2719 </span>            : #define HAS_AUX_IRQ(dev) (INTEL_INFO(dev)-&gt;gen &gt;= 5)
<span class="lineNum">    2720 </span>            : #define HAS_GMBUS_IRQ(dev) (INTEL_INFO(dev)-&gt;gen &gt;= 5)
<span class="lineNum">    2721 </span>            : 
<span class="lineNum">    2722 </span>            : /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
<span class="lineNum">    2723 </span>            :  * rows, which changed the alignment requirements and fence programming.
<span class="lineNum">    2724 </span>            :  */
<span class="lineNum">    2725 </span>            : #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) &amp;&amp; !(IS_I915G(dev) || \
<span class="lineNum">    2726 </span>            :                                                       IS_I915GM(dev)))
<span class="lineNum">    2727 </span>            : #define SUPPORTS_TV(dev)                (INTEL_INFO(dev)-&gt;supports_tv)
<span class="lineNum">    2728 </span>            : #define I915_HAS_HOTPLUG(dev)            (INTEL_INFO(dev)-&gt;has_hotplug)
<span class="lineNum">    2729 </span>            : 
<span class="lineNum">    2730 </span>            : #define HAS_FW_BLC(dev) (INTEL_INFO(dev)-&gt;gen &gt; 2)
<span class="lineNum">    2731 </span>            : #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)-&gt;has_pipe_cxsr)
<span class="lineNum">    2732 </span>            : #define HAS_FBC(dev) (INTEL_INFO(dev)-&gt;has_fbc)
<span class="lineNum">    2733 </span>            : 
<span class="lineNum">    2734 </span>            : #define HAS_IPS(dev)            (IS_HSW_ULT(dev) || IS_BROADWELL(dev))
<span class="lineNum">    2735 </span>            : 
<span class="lineNum">    2736 </span>            : #define HAS_DP_MST(dev)         (IS_HASWELL(dev) || IS_BROADWELL(dev) || \
<span class="lineNum">    2737 </span>            :                                  INTEL_INFO(dev)-&gt;gen &gt;= 9)
<span class="lineNum">    2738 </span>            : 
<span class="lineNum">    2739 </span>            : #define HAS_DDI(dev)            (INTEL_INFO(dev)-&gt;has_ddi)
<span class="lineNum">    2740 </span>            : #define HAS_FPGA_DBG_UNCLAIMED(dev)     (INTEL_INFO(dev)-&gt;has_fpga_dbg)
<span class="lineNum">    2741 </span>            : #define HAS_PSR(dev)            (IS_HASWELL(dev) || IS_BROADWELL(dev) || \
<span class="lineNum">    2742 </span>            :                                  IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev) || \
<span class="lineNum">    2743 </span>            :                                  IS_SKYLAKE(dev) || IS_KABYLAKE(dev))
<span class="lineNum">    2744 </span>            : #define HAS_RUNTIME_PM(dev)     (IS_GEN6(dev) || IS_HASWELL(dev) || \
<span class="lineNum">    2745 </span>            :                                  IS_BROADWELL(dev) || IS_VALLEYVIEW(dev) || \
<span class="lineNum">    2746 </span>            :                                  IS_SKYLAKE(dev) || IS_KABYLAKE(dev))
<span class="lineNum">    2747 </span>            : #define HAS_RC6(dev)            (INTEL_INFO(dev)-&gt;gen &gt;= 6)
<span class="lineNum">    2748 </span>            : #define HAS_RC6p(dev)           (INTEL_INFO(dev)-&gt;gen == 6 || IS_IVYBRIDGE(dev))
<span class="lineNum">    2749 </span>            : 
<span class="lineNum">    2750 </span>            : #define HAS_CSR(dev)    (IS_GEN9(dev))
<span class="lineNum">    2751 </span>            : 
<span class="lineNum">    2752 </span>            : #define HAS_GUC_UCODE(dev)      (IS_GEN9(dev) &amp;&amp; !IS_KABYLAKE(dev))
<span class="lineNum">    2753 </span>            : #define HAS_GUC_SCHED(dev)      (IS_GEN9(dev) &amp;&amp; !IS_KABYLAKE(dev))
<span class="lineNum">    2754 </span>            : 
<span class="lineNum">    2755 </span>            : #define HAS_RESOURCE_STREAMER(dev) (IS_HASWELL(dev) || \
<span class="lineNum">    2756 </span>            :                                     INTEL_INFO(dev)-&gt;gen &gt;= 8)
<span class="lineNum">    2757 </span>            : 
<span class="lineNum">    2758 </span>            : #define HAS_CORE_RING_FREQ(dev) (INTEL_INFO(dev)-&gt;gen &gt;= 6 &amp;&amp; \
<span class="lineNum">    2759 </span>            :                                  !IS_VALLEYVIEW(dev) &amp;&amp; !IS_BROXTON(dev))
<span class="lineNum">    2760 </span>            : 
<span class="lineNum">    2761 </span>            : #define INTEL_PCH_DEVICE_ID_MASK                0xff00
<span class="lineNum">    2762 </span>            : #define INTEL_PCH_IBX_DEVICE_ID_TYPE            0x3b00
<span class="lineNum">    2763 </span>            : #define INTEL_PCH_CPT_DEVICE_ID_TYPE            0x1c00
<span class="lineNum">    2764 </span>            : #define INTEL_PCH_PPT_DEVICE_ID_TYPE            0x1e00
<span class="lineNum">    2765 </span>            : #define INTEL_PCH_LPT_DEVICE_ID_TYPE            0x8c00
<span class="lineNum">    2766 </span>            : #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE         0x9c00
<span class="lineNum">    2767 </span>            : #define INTEL_PCH_SPT_DEVICE_ID_TYPE            0xA100
<span class="lineNum">    2768 </span>            : #define INTEL_PCH_SPT_LP_DEVICE_ID_TYPE         0x9D00
<span class="lineNum">    2769 </span>            : #define INTEL_PCH_KBP_DEVICE_ID_TYPE            0xA200
<span class="lineNum">    2770 </span>            : #define INTEL_PCH_P2X_DEVICE_ID_TYPE            0x7100
<span class="lineNum">    2771 </span>            : #define INTEL_PCH_QEMU_DEVICE_ID_TYPE           0x2900 /* qemu q35 has 2918 */
<span class="lineNum">    2772 </span>            : 
<span class="lineNum">    2773 </span>            : #define INTEL_PCH_TYPE(dev) (__I915__(dev)-&gt;pch_type)
<span class="lineNum">    2774 </span>            : #define HAS_PCH_KBP(dev_priv) (INTEL_PCH_TYPE(dev_priv) == PCH_KBP)
<span class="lineNum">    2775 </span>            : #define HAS_PCH_SPT(dev) (INTEL_PCH_TYPE(dev) == PCH_SPT)
<span class="lineNum">    2776 </span>            : #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT)
<span class="lineNum">    2777 </span>            : #define HAS_PCH_LPT_LP(dev) (__I915__(dev)-&gt;pch_id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE)
<span class="lineNum">    2778 </span>            : #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT)
<span class="lineNum">    2779 </span>            : #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX)
<span class="lineNum">    2780 </span>            : #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP)
<span class="lineNum">    2781 </span>            : #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE)
<span class="lineNum">    2782 </span>            : 
<span class="lineNum">    2783 </span>            : #define HAS_GMCH_DISPLAY(dev) (INTEL_INFO(dev)-&gt;gen &lt; 5 || IS_VALLEYVIEW(dev))
<span class="lineNum">    2784 </span>            : 
<span class="lineNum">    2785 </span>            : /* DPF == dynamic parity feature */
<span class="lineNum">    2786 </span>            : #define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
<span class="lineNum">    2787 </span>            : #define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev))
<span class="lineNum">    2788 </span>            : 
<span class="lineNum">    2789 </span>            : #define GT_FREQUENCY_MULTIPLIER 50
<span class="lineNum">    2790 </span>            : #define GEN9_FREQ_SCALER 3
<span class="lineNum">    2791 </span>            : 
<span class="lineNum">    2792 </span>            : #include &quot;i915_trace.h&quot;
<span class="lineNum">    2793 </span>            : 
<span class="lineNum">    2794 </span>            : extern const struct drm_ioctl_desc i915_ioctls[];
<span class="lineNum">    2795 </span>            : extern int i915_max_ioctl;
<span class="lineNum">    2796 </span>            : 
<span class="lineNum">    2797 </span>            : #ifdef __linux__
<span class="lineNum">    2798 </span>            : extern int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state);
<span class="lineNum">    2799 </span>            : extern int i915_resume_switcheroo(struct drm_device *dev);
<span class="lineNum">    2800 </span>            : #endif
<span class="lineNum">    2801 </span>            : 
<span class="lineNum">    2802 </span>            : /* i915_params.c */
<span class="lineNum">    2803 </span>            : struct i915_params {
<span class="lineNum">    2804 </span>            :         int modeset;
<span class="lineNum">    2805 </span>            :         int panel_ignore_lid;
<span class="lineNum">    2806 </span>            :         int semaphores;
<span class="lineNum">    2807 </span>            :         int lvds_channel_mode;
<span class="lineNum">    2808 </span>            :         int panel_use_ssc;
<span class="lineNum">    2809 </span>            :         int vbt_sdvo_panel_type;
<span class="lineNum">    2810 </span>            :         int enable_rc6;
<span class="lineNum">    2811 </span>            :         int enable_fbc;
<span class="lineNum">    2812 </span>            :         int enable_ppgtt;
<span class="lineNum">    2813 </span>            :         int enable_execlists;
<span class="lineNum">    2814 </span>            :         int enable_psr;
<span class="lineNum">    2815 </span>            :         unsigned int preliminary_hw_support;
<span class="lineNum">    2816 </span>            :         int disable_power_well;
<span class="lineNum">    2817 </span>            :         int enable_ips;
<span class="lineNum">    2818 </span>            :         int invert_brightness;
<span class="lineNum">    2819 </span>            :         int enable_cmd_parser;
<span class="lineNum">    2820 </span>            :         /* leave bools at the end to not create holes */
<span class="lineNum">    2821 </span>            :         bool enable_hangcheck;
<span class="lineNum">    2822 </span>            :         bool fastboot;
<span class="lineNum">    2823 </span>            :         bool prefault_disable;
<span class="lineNum">    2824 </span>            :         bool load_detect_test;
<span class="lineNum">    2825 </span>            :         bool reset;
<span class="lineNum">    2826 </span>            :         bool disable_display;
<span class="lineNum">    2827 </span>            :         bool disable_vtd_wa;
<span class="lineNum">    2828 </span>            :         bool enable_guc_submission;
<span class="lineNum">    2829 </span>            :         int guc_log_level;
<span class="lineNum">    2830 </span>            :         int use_mmio_flip;
<span class="lineNum">    2831 </span>            :         int mmio_debug;
<span class="lineNum">    2832 </span>            :         bool verbose_state_checks;
<span class="lineNum">    2833 </span>            :         bool nuclear_pageflip;
<span class="lineNum">    2834 </span>            :         int edp_vswing;
<span class="lineNum">    2835 </span>            : };
<span class="lineNum">    2836 </span>            : extern struct i915_params i915 __read_mostly;
<span class="lineNum">    2837 </span>            : 
<span class="lineNum">    2838 </span>            :                                 /* i915_dma.c */
<span class="lineNum">    2839 </span>            : extern int i915_driver_load(struct drm_device *, unsigned long flags);
<span class="lineNum">    2840 </span>            : extern int i915_driver_unload(struct drm_device *);
<span class="lineNum">    2841 </span>            : extern int i915_driver_open(struct drm_device *dev, struct drm_file *file);
<span class="lineNum">    2842 </span>            : extern void i915_driver_lastclose(struct drm_device * dev);
<span class="lineNum">    2843 </span>            : extern void i915_driver_preclose(struct drm_device *dev,
<span class="lineNum">    2844 </span>            :                                  struct drm_file *file);
<span class="lineNum">    2845 </span>            : extern void i915_driver_postclose(struct drm_device *dev,
<span class="lineNum">    2846 </span>            :                                   struct drm_file *file);
<span class="lineNum">    2847 </span>            : #ifdef CONFIG_COMPAT
<span class="lineNum">    2848 </span>            : extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
<span class="lineNum">    2849 </span>            :                               unsigned long arg);
<span class="lineNum">    2850 </span>            : #endif
<span class="lineNum">    2851 </span>            : extern int intel_gpu_reset(struct drm_device *dev);
<span class="lineNum">    2852 </span>            : extern bool intel_has_gpu_reset(struct drm_device *dev);
<span class="lineNum">    2853 </span>            : extern int i915_reset(struct drm_device *dev);
<span class="lineNum">    2854 </span>            : extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv);
<span class="lineNum">    2855 </span>            : extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv);
<span class="lineNum">    2856 </span>            : extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv);
<span class="lineNum">    2857 </span>            : extern void i915_update_gfx_val(struct drm_i915_private *dev_priv);
<span class="lineNum">    2858 </span>            : int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool on);
<span class="lineNum">    2859 </span>            : void i915_firmware_load_error_print(const char *fw_path, int err);
<span class="lineNum">    2860 </span>            : 
<span class="lineNum">    2861 </span>            : /* intel_hotplug.c */
<span class="lineNum">    2862 </span>            : void intel_hpd_irq_handler(struct drm_device *dev, u32 pin_mask, u32 long_mask);
<span class="lineNum">    2863 </span>            : void intel_hpd_init(struct drm_i915_private *dev_priv);
<span class="lineNum">    2864 </span>            : void intel_hpd_init_work(struct drm_i915_private *dev_priv);
<span class="lineNum">    2865 </span>            : void intel_hpd_cancel_work(struct drm_i915_private *dev_priv);
<span class="lineNum">    2866 </span>            : bool intel_hpd_pin_to_port(enum hpd_pin pin, enum port *port);
<span class="lineNum">    2867 </span>            : 
<span class="lineNum">    2868 </span>            : /* i915_irq.c */
<span class="lineNum">    2869 </span>            : void i915_queue_hangcheck(struct drm_device *dev);
<span class="lineNum">    2870 </span>            : __printf(3, 4)
<span class="lineNum">    2871 </span>            : void i915_handle_error(struct drm_device *dev, bool wedged,
<span class="lineNum">    2872 </span>            :                        const char *fmt, ...);
<span class="lineNum">    2873 </span>            : 
<span class="lineNum">    2874 </span>            : extern void intel_irq_init(struct drm_i915_private *dev_priv);
<span class="lineNum">    2875 </span>            : int intel_irq_install(struct drm_i915_private *dev_priv);
<span class="lineNum">    2876 </span>            : void intel_irq_uninstall(struct drm_i915_private *dev_priv);
<span class="lineNum">    2877 </span>            : 
<span class="lineNum">    2878 </span>            : extern void intel_uncore_sanitize(struct drm_device *dev);
<span class="lineNum">    2879 </span>            : extern void intel_uncore_early_sanitize(struct drm_device *dev,
<span class="lineNum">    2880 </span>            :                                         bool restore_forcewake);
<span class="lineNum">    2881 </span>            : extern void intel_uncore_init(struct drm_device *dev);
<span class="lineNum">    2882 </span>            : extern void intel_uncore_check_errors(struct drm_device *dev);
<span class="lineNum">    2883 </span>            : extern void intel_uncore_fini(struct drm_device *dev);
<span class="lineNum">    2884 </span>            : extern void intel_uncore_forcewake_reset(struct drm_device *dev, bool restore);
<span class="lineNum">    2885 </span>            : const char *intel_uncore_forcewake_domain_to_str(const enum forcewake_domain_id id);
<span class="lineNum">    2886 </span>            : void intel_uncore_forcewake_get(struct drm_i915_private *dev_priv,
<span class="lineNum">    2887 </span>            :                                 enum forcewake_domains domains);
<span class="lineNum">    2888 </span>            : void intel_uncore_forcewake_put(struct drm_i915_private *dev_priv,
<span class="lineNum">    2889 </span>            :                                 enum forcewake_domains domains);
<span class="lineNum">    2890 </span>            : /* Like above but the caller must manage the uncore.lock itself.
<span class="lineNum">    2891 </span>            :  * Must be used with I915_READ_FW and friends.
<span class="lineNum">    2892 </span>            :  */
<span class="lineNum">    2893 </span>            : void intel_uncore_forcewake_get__locked(struct drm_i915_private *dev_priv,
<span class="lineNum">    2894 </span>            :                                         enum forcewake_domains domains);
<span class="lineNum">    2895 </span>            : void intel_uncore_forcewake_put__locked(struct drm_i915_private *dev_priv,
<a name="2896"><span class="lineNum">    2896 </span>            :                                         enum forcewake_domains domains);</a>
<span class="lineNum">    2897 </span>            : void assert_forcewakes_inactive(struct drm_i915_private *dev_priv);
<span class="lineNum">    2898 </span><span class="lineNoCov">          0 : static inline bool intel_vgpu_active(struct drm_device *dev)</span>
<span class="lineNum">    2899 </span>            : {
<span class="lineNum">    2900 </span>            : #ifdef __linux__
<span class="lineNum">    2901 </span>            :         return to_i915(dev)-&gt;vgpu.active;
<span class="lineNum">    2902 </span>            : #else
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">    2904 </span>            : #endif
<span class="lineNum">    2905 </span>            : }
<span class="lineNum">    2906 </span>            : 
<span class="lineNum">    2907 </span>            : void
<span class="lineNum">    2908 </span>            : i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
<span class="lineNum">    2909 </span>            :                      u32 status_mask);
<span class="lineNum">    2910 </span>            : 
<span class="lineNum">    2911 </span>            : void
<span class="lineNum">    2912 </span>            : i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe,
<span class="lineNum">    2913 </span>            :                       u32 status_mask);
<span class="lineNum">    2914 </span>            : 
<span class="lineNum">    2915 </span>            : void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv);
<span class="lineNum">    2916 </span>            : void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv);
<span class="lineNum">    2917 </span>            : void i915_hotplug_interrupt_update(struct drm_i915_private *dev_priv,
<span class="lineNum">    2918 </span>            :                                    uint32_t mask,
<span class="lineNum">    2919 </span>            :                                    uint32_t bits);
<span class="lineNum">    2920 </span>            : void
<span class="lineNum">    2921 </span>            : ironlake_enable_display_irq(struct drm_i915_private *dev_priv, u32 mask);
<span class="lineNum">    2922 </span>            : void
<span class="lineNum">    2923 </span>            : ironlake_disable_display_irq(struct drm_i915_private *dev_priv, u32 mask);
<span class="lineNum">    2924 </span>            : void ibx_display_interrupt_update(struct drm_i915_private *dev_priv,
<span class="lineNum">    2925 </span>            :                                   uint32_t interrupt_mask,
<span class="lineNum">    2926 </span>            :                                   uint32_t enabled_irq_mask);
<span class="lineNum">    2927 </span>            : #define ibx_enable_display_interrupt(dev_priv, bits) \
<span class="lineNum">    2928 </span>            :         ibx_display_interrupt_update((dev_priv), (bits), (bits))
<span class="lineNum">    2929 </span>            : #define ibx_disable_display_interrupt(dev_priv, bits) \
<span class="lineNum">    2930 </span>            :         ibx_display_interrupt_update((dev_priv), (bits), 0)
<span class="lineNum">    2931 </span>            : 
<span class="lineNum">    2932 </span>            : /* i915_gem.c */
<span class="lineNum">    2933 </span>            : int i915_gem_create_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2934 </span>            :                           struct drm_file *file_priv);
<span class="lineNum">    2935 </span>            : int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2936 </span>            :                          struct drm_file *file_priv);
<span class="lineNum">    2937 </span>            : int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2938 </span>            :                           struct drm_file *file_priv);
<span class="lineNum">    2939 </span>            : int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2940 </span>            :                         struct drm_file *file_priv);
<span class="lineNum">    2941 </span>            : int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2942 </span>            :                         struct drm_file *file_priv);
<span class="lineNum">    2943 </span>            : int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2944 </span>            :                               struct drm_file *file_priv);
<span class="lineNum">    2945 </span>            : int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2946 </span>            :                              struct drm_file *file_priv);
<span class="lineNum">    2947 </span>            : void i915_gem_execbuffer_move_to_active(struct list_head *vmas,
<span class="lineNum">    2948 </span>            :                                         struct drm_i915_gem_request *req);
<span class="lineNum">    2949 </span>            : void i915_gem_execbuffer_retire_commands(struct i915_execbuffer_params *params);
<span class="lineNum">    2950 </span>            : int i915_gem_ringbuffer_submission(struct i915_execbuffer_params *params,
<span class="lineNum">    2951 </span>            :                                    struct drm_i915_gem_execbuffer2 *args,
<span class="lineNum">    2952 </span>            :                                    struct list_head *vmas);
<span class="lineNum">    2953 </span>            : int i915_gem_execbuffer(struct drm_device *dev, void *data,
<span class="lineNum">    2954 </span>            :                         struct drm_file *file_priv);
<span class="lineNum">    2955 </span>            : int i915_gem_execbuffer2(struct drm_device *dev, void *data,
<span class="lineNum">    2956 </span>            :                          struct drm_file *file_priv);
<span class="lineNum">    2957 </span>            : int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2958 </span>            :                         struct drm_file *file_priv);
<span class="lineNum">    2959 </span>            : int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2960 </span>            :                                struct drm_file *file);
<span class="lineNum">    2961 </span>            : int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2962 </span>            :                                struct drm_file *file);
<span class="lineNum">    2963 </span>            : int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2964 </span>            :                             struct drm_file *file_priv);
<span class="lineNum">    2965 </span>            : int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2966 </span>            :                            struct drm_file *file_priv);
<span class="lineNum">    2967 </span>            : int i915_gem_set_tiling(struct drm_device *dev, void *data,
<span class="lineNum">    2968 </span>            :                         struct drm_file *file_priv);
<span class="lineNum">    2969 </span>            : int i915_gem_get_tiling(struct drm_device *dev, void *data,
<span class="lineNum">    2970 </span>            :                         struct drm_file *file_priv);
<span class="lineNum">    2971 </span>            : int i915_gem_init_userptr(struct drm_device *dev);
<span class="lineNum">    2972 </span>            : int i915_gem_userptr_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2973 </span>            :                            struct drm_file *file);
<span class="lineNum">    2974 </span>            : int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2975 </span>            :                                 struct drm_file *file_priv);
<span class="lineNum">    2976 </span>            : int i915_gem_wait_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    2977 </span>            :                         struct drm_file *file_priv);
<span class="lineNum">    2978 </span>            : void i915_gem_load(struct drm_device *dev);
<span class="lineNum">    2979 </span>            : void *i915_gem_object_alloc(struct drm_device *dev);
<span class="lineNum">    2980 </span>            : void i915_gem_object_free(struct drm_i915_gem_object *obj);
<span class="lineNum">    2981 </span>            : void i915_gem_object_init(struct drm_i915_gem_object *obj,
<span class="lineNum">    2982 </span>            :                          const struct drm_i915_gem_object_ops *ops);
<span class="lineNum">    2983 </span>            : struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev,
<span class="lineNum">    2984 </span>            :                                                   size_t size);
<span class="lineNum">    2985 </span>            : struct drm_i915_gem_object *i915_gem_object_create_from_data(
<span class="lineNum">    2986 </span>            :                 struct drm_device *dev, const void *data, size_t size);
<span class="lineNum">    2987 </span>            : void i915_gem_free_object(struct drm_gem_object *obj);
<span class="lineNum">    2988 </span>            : void i915_gem_vma_destroy(struct i915_vma *vma);
<span class="lineNum">    2989 </span>            : 
<span class="lineNum">    2990 </span>            : /* Flags used by pin/bind&amp;friends. */
<span class="lineNum">    2991 </span>            : #define PIN_MAPPABLE    (1&lt;&lt;0)
<span class="lineNum">    2992 </span>            : #define PIN_NONBLOCK    (1&lt;&lt;1)
<span class="lineNum">    2993 </span>            : #define PIN_GLOBAL      (1&lt;&lt;2)
<span class="lineNum">    2994 </span>            : #define PIN_OFFSET_BIAS (1&lt;&lt;3)
<span class="lineNum">    2995 </span>            : #define PIN_USER        (1&lt;&lt;4)
<span class="lineNum">    2996 </span>            : #define PIN_UPDATE      (1&lt;&lt;5)
<span class="lineNum">    2997 </span>            : #define PIN_ZONE_4G     (1&lt;&lt;6)
<span class="lineNum">    2998 </span>            : #define PIN_HIGH        (1&lt;&lt;7)
<span class="lineNum">    2999 </span>            : #define PIN_OFFSET_MASK (~4095)
<span class="lineNum">    3000 </span>            : int __must_check
<span class="lineNum">    3001 </span>            : i915_gem_object_pin(struct drm_i915_gem_object *obj,
<span class="lineNum">    3002 </span>            :                     struct i915_address_space *vm,
<span class="lineNum">    3003 </span>            :                     uint32_t alignment,
<span class="lineNum">    3004 </span>            :                     uint64_t flags);
<span class="lineNum">    3005 </span>            : int __must_check
<span class="lineNum">    3006 </span>            : i915_gem_object_ggtt_pin(struct drm_i915_gem_object *obj,
<span class="lineNum">    3007 </span>            :                          const struct i915_ggtt_view *view,
<span class="lineNum">    3008 </span>            :                          uint32_t alignment,
<span class="lineNum">    3009 </span>            :                          uint64_t flags);
<span class="lineNum">    3010 </span>            : 
<span class="lineNum">    3011 </span>            : int i915_vma_bind(struct i915_vma *vma, enum i915_cache_level cache_level,
<span class="lineNum">    3012 </span>            :                   u32 flags);
<span class="lineNum">    3013 </span>            : void __i915_vma_set_map_and_fenceable(struct i915_vma *vma);
<span class="lineNum">    3014 </span>            : int __must_check i915_vma_unbind(struct i915_vma *vma);
<span class="lineNum">    3015 </span>            : /*
<span class="lineNum">    3016 </span>            :  * BEWARE: Do not use the function below unless you can _absolutely_
<span class="lineNum">    3017 </span>            :  * _guarantee_ VMA in question is _not in use_ anywhere.
<span class="lineNum">    3018 </span>            :  */
<span class="lineNum">    3019 </span>            : int __must_check __i915_vma_unbind_no_wait(struct i915_vma *vma);
<span class="lineNum">    3020 </span>            : int i915_gem_object_put_pages(struct drm_i915_gem_object *obj);
<span class="lineNum">    3021 </span>            : void i915_gem_release_all_mmaps(struct drm_i915_private *dev_priv);
<span class="lineNum">    3022 </span>            : void i915_gem_release_mmap(struct drm_i915_gem_object *obj);
<span class="lineNum">    3023 </span>            : 
<span class="lineNum">    3024 </span>            : int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj,
<span class="lineNum">    3025 </span>            :                                     int *needs_clflush);
<span class="lineNum">    3026 </span>            : 
<a name="3027"><span class="lineNum">    3027 </span>            : int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj);</a>
<span class="lineNum">    3028 </span>            : 
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 : static inline int __sg_page_count(struct scatterlist *sg)</span>
<span class="lineNum">    3030 </span>            : {
<span class="lineNum">    3031 </span><span class="lineNoCov">          0 :         return sg-&gt;length &gt;&gt; PAGE_SHIFT;</span>
<span class="lineNum">    3032 </span>            : }
<span class="lineNum">    3033 </span>            : 
<span class="lineNum">    3034 </span>            : #ifdef __linux__
<span class="lineNum">    3035 </span>            : static inline struct page *
<span class="lineNum">    3036 </span>            : i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n)
<span class="lineNum">    3037 </span>            : {
<span class="lineNum">    3038 </span>            :         if (WARN_ON(n &gt;= obj-&gt;base.size &gt;&gt; PAGE_SHIFT))
<span class="lineNum">    3039 </span>            :                 return NULL;
<span class="lineNum">    3040 </span>            : 
<span class="lineNum">    3041 </span>            :         if (n &lt; obj-&gt;get_page.last) {
<span class="lineNum">    3042 </span>            :                 obj-&gt;get_page.sg = obj-&gt;pages-&gt;sgl;
<span class="lineNum">    3043 </span>            :                 obj-&gt;get_page.last = 0;
<span class="lineNum">    3044 </span>            :         }
<span class="lineNum">    3045 </span>            : 
<span class="lineNum">    3046 </span>            :         while (obj-&gt;get_page.last + __sg_page_count(obj-&gt;get_page.sg) &lt;= n) {
<span class="lineNum">    3047 </span>            :                 obj-&gt;get_page.last += __sg_page_count(obj-&gt;get_page.sg++);
<span class="lineNum">    3048 </span>            :                 if (unlikely(sg_is_chain(obj-&gt;get_page.sg)))
<span class="lineNum">    3049 </span>            :                         obj-&gt;get_page.sg = sg_chain_ptr(obj-&gt;get_page.sg);
<span class="lineNum">    3050 </span>            :         }
<span class="lineNum">    3051 </span>            : 
<span class="lineNum">    3052 </span>            :         return nth_page(sg_page(obj-&gt;get_page.sg), n - obj-&gt;get_page.last);
<span class="lineNum">    3053 </span>            : }
<a name="3054"><span class="lineNum">    3054 </span>            : #else</a>
<span class="lineNum">    3055 </span>            : static inline struct vm_page *
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 : i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n)</span>
<span class="lineNum">    3057 </span>            : {
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :         if (WARN_ON(n &gt;= obj-&gt;base.size &gt;&gt; PAGE_SHIFT))</span>
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :                 return NULL;</span>
<span class="lineNum">    3060 </span>            : 
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :         if (n &lt; obj-&gt;get_page.last) {</span>
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :                 obj-&gt;get_page.sg = obj-&gt;pages-&gt;sgl;</span>
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :                 obj-&gt;get_page.last = 0;</span>
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3065 </span>            : 
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :         while (obj-&gt;get_page.last + __sg_page_count(obj-&gt;get_page.sg) &lt;= n)</span>
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :                 obj-&gt;get_page.last += __sg_page_count(obj-&gt;get_page.sg++);</span>
<span class="lineNum">    3068 </span>            : 
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 :         return PHYS_TO_VM_PAGE(obj-&gt;get_page.sg-&gt;dma_address +</span>
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :                                (n - obj-&gt;get_page.last) * PAGE_SIZE);</span>
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 : }</span>
<a name="3072"><span class="lineNum">    3072 </span>            : #endif</a>
<span class="lineNum">    3073 </span>            : 
<span class="lineNum">    3074 </span><span class="lineNoCov">          0 : static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">    3075 </span>            : {
<span class="lineNum">    3076 </span><span class="lineNoCov">          0 :         BUG_ON(obj-&gt;pages == NULL);</span>
<a name="3077"><span class="lineNum">    3077 </span><span class="lineNoCov">          0 :         obj-&gt;pages_pin_count++;</span></a>
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3079 </span><span class="lineNoCov">          0 : static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">    3080 </span>            : {
<span class="lineNum">    3081 </span><span class="lineNoCov">          0 :         BUG_ON(obj-&gt;pages_pin_count == 0);</span>
<span class="lineNum">    3082 </span><span class="lineNoCov">          0 :         obj-&gt;pages_pin_count--;</span>
<span class="lineNum">    3083 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3084 </span>            : 
<span class="lineNum">    3085 </span>            : int __must_check i915_mutex_lock_interruptible(struct drm_device *dev);
<span class="lineNum">    3086 </span>            : int i915_gem_object_sync(struct drm_i915_gem_object *obj,
<span class="lineNum">    3087 </span>            :                          struct intel_engine_cs *to,
<span class="lineNum">    3088 </span>            :                          struct drm_i915_gem_request **to_req);
<span class="lineNum">    3089 </span>            : void i915_vma_move_to_active(struct i915_vma *vma,
<span class="lineNum">    3090 </span>            :                              struct drm_i915_gem_request *req);
<span class="lineNum">    3091 </span>            : int i915_gem_dumb_create(struct drm_file *file_priv,
<span class="lineNum">    3092 </span>            :                          struct drm_device *dev,
<span class="lineNum">    3093 </span>            :                          struct drm_mode_create_dumb *args);
<span class="lineNum">    3094 </span>            : int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev,
<span class="lineNum">    3095 </span>            :                       uint32_t handle, uint64_t *offset);
<span class="lineNum">    3096 </span>            : /**
<span class="lineNum">    3097 </span>            :  * Returns true if seq1 is later than seq2.
<a name="3098"><span class="lineNum">    3098 </span>            :  */</a>
<span class="lineNum">    3099 </span>            : static inline bool
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 : i915_seqno_passed(uint32_t seq1, uint32_t seq2)</span>
<span class="lineNum">    3101 </span>            : {
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :         return (int32_t)(seq1 - seq2) &gt;= 0;</span>
<a name="3103"><span class="lineNum">    3103 </span>            : }</a>
<span class="lineNum">    3104 </span>            : 
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 : static inline bool i915_gem_request_started(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    3106 </span>            :                                            bool lazy_coherency)
<span class="lineNum">    3107 </span>            : {
<span class="lineNum">    3108 </span><span class="lineNoCov">          0 :         u32 seqno = req-&gt;ring-&gt;get_seqno(req-&gt;ring, lazy_coherency);</span>
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         return i915_seqno_passed(seqno, req-&gt;previous_seqno);</span>
<a name="3110"><span class="lineNum">    3110 </span>            : }</a>
<span class="lineNum">    3111 </span>            : 
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 : static inline bool i915_gem_request_completed(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    3113 </span>            :                                               bool lazy_coherency)
<span class="lineNum">    3114 </span>            : {
<span class="lineNum">    3115 </span><span class="lineNoCov">          0 :         u32 seqno = req-&gt;ring-&gt;get_seqno(req-&gt;ring, lazy_coherency);</span>
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :         return i915_seqno_passed(seqno, req-&gt;seqno);</span>
<span class="lineNum">    3117 </span>            : }
<span class="lineNum">    3118 </span>            : 
<span class="lineNum">    3119 </span>            : int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno);
<span class="lineNum">    3120 </span>            : int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno);
<span class="lineNum">    3121 </span>            : 
<span class="lineNum">    3122 </span>            : struct drm_i915_gem_request *
<span class="lineNum">    3123 </span>            : i915_gem_find_active_request(struct intel_engine_cs *ring);
<span class="lineNum">    3124 </span>            : 
<span class="lineNum">    3125 </span>            : bool i915_gem_retire_requests(struct drm_device *dev);
<span class="lineNum">    3126 </span>            : void i915_gem_retire_requests_ring(struct intel_engine_cs *ring);
<span class="lineNum">    3127 </span>            : int __must_check i915_gem_check_wedge(struct i915_gpu_error *error,
<a name="3128"><span class="lineNum">    3128 </span>            :                                       bool interruptible);</a>
<span class="lineNum">    3129 </span>            : 
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 : static inline bool i915_reset_in_progress(struct i915_gpu_error *error)</span>
<span class="lineNum">    3131 </span>            : {
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :         return unlikely(atomic_read(&amp;error-&gt;reset_counter)</span>
<span class="lineNum">    3133 </span>            :                         &amp; (I915_RESET_IN_PROGRESS_FLAG | I915_WEDGED));
<a name="3134"><span class="lineNum">    3134 </span>            : }</a>
<span class="lineNum">    3135 </span>            : 
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 : static inline bool i915_terminally_wedged(struct i915_gpu_error *error)</span>
<span class="lineNum">    3137 </span>            : {
<span class="lineNum">    3138 </span><span class="lineNoCov">          0 :         return atomic_read(&amp;error-&gt;reset_counter) &amp; I915_WEDGED;</span>
<a name="3139"><span class="lineNum">    3139 </span>            : }</a>
<span class="lineNum">    3140 </span>            : 
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 : static inline u32 i915_reset_count(struct i915_gpu_error *error)</span>
<span class="lineNum">    3142 </span>            : {
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :         return ((atomic_read(&amp;error-&gt;reset_counter) &amp; ~I915_WEDGED) + 1) / 2;</span>
<a name="3144"><span class="lineNum">    3144 </span>            : }</a>
<span class="lineNum">    3145 </span>            : 
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 : static inline bool i915_stop_ring_allow_ban(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3147 </span>            : {
<span class="lineNum">    3148 </span><span class="lineNoCov">          0 :         return dev_priv-&gt;gpu_error.stop_rings == 0 ||</span>
<span class="lineNum">    3149 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;gpu_error.stop_rings &amp; I915_STOP_RING_ALLOW_BAN;</span>
<a name="3150"><span class="lineNum">    3150 </span>            : }</a>
<span class="lineNum">    3151 </span>            : 
<span class="lineNum">    3152 </span><span class="lineNoCov">          0 : static inline bool i915_stop_ring_allow_warn(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    3153 </span>            : {
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :         return dev_priv-&gt;gpu_error.stop_rings == 0 ||</span>
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;gpu_error.stop_rings &amp; I915_STOP_RING_ALLOW_WARN;</span>
<span class="lineNum">    3156 </span>            : }
<span class="lineNum">    3157 </span>            : 
<span class="lineNum">    3158 </span>            : void i915_gem_reset(struct drm_device *dev);
<span class="lineNum">    3159 </span>            : bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force);
<span class="lineNum">    3160 </span>            : int __must_check i915_gem_init(struct drm_device *dev);
<span class="lineNum">    3161 </span>            : int i915_gem_init_rings(struct drm_device *dev);
<span class="lineNum">    3162 </span>            : int __must_check i915_gem_init_hw(struct drm_device *dev);
<span class="lineNum">    3163 </span>            : int i915_gem_l3_remap(struct drm_i915_gem_request *req, int slice);
<span class="lineNum">    3164 </span>            : void i915_gem_init_swizzling(struct drm_device *dev);
<span class="lineNum">    3165 </span>            : void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
<span class="lineNum">    3166 </span>            : int __must_check i915_gpu_idle(struct drm_device *dev);
<span class="lineNum">    3167 </span>            : int __must_check i915_gem_suspend(struct drm_device *dev);
<span class="lineNum">    3168 </span>            : void __i915_add_request(struct drm_i915_gem_request *req,
<span class="lineNum">    3169 </span>            :                         struct drm_i915_gem_object *batch_obj,
<span class="lineNum">    3170 </span>            :                         bool flush_caches);
<span class="lineNum">    3171 </span>            : #define i915_add_request(req) \
<span class="lineNum">    3172 </span>            :         __i915_add_request(req, NULL, true)
<span class="lineNum">    3173 </span>            : #define i915_add_request_no_flush(req) \
<span class="lineNum">    3174 </span>            :         __i915_add_request(req, NULL, false)
<span class="lineNum">    3175 </span>            : int __i915_wait_request(struct drm_i915_gem_request *req,
<span class="lineNum">    3176 </span>            :                         unsigned reset_counter,
<span class="lineNum">    3177 </span>            :                         bool interruptible,
<span class="lineNum">    3178 </span>            :                         s64 *timeout,
<span class="lineNum">    3179 </span>            :                         struct intel_rps_client *rps);
<span class="lineNum">    3180 </span>            : int __must_check i915_wait_request(struct drm_i915_gem_request *req);
<span class="lineNum">    3181 </span>            : #ifdef __linux__
<span class="lineNum">    3182 </span>            : int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
<span class="lineNum">    3183 </span>            : #else
<span class="lineNum">    3184 </span>            : int i915_gem_fault(struct drm_gem_object *gem_obj, struct uvm_faultinfo *ufi,
<span class="lineNum">    3185 </span>            :                    off_t offset, vaddr_t vaddr, vm_page_t *pps, int npages,
<span class="lineNum">    3186 </span>            :                    int centeridx, vm_prot_t access_type, int flags);
<span class="lineNum">    3187 </span>            : #endif
<span class="lineNum">    3188 </span>            : int __must_check
<span class="lineNum">    3189 </span>            : i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj,
<span class="lineNum">    3190 </span>            :                                bool readonly);
<span class="lineNum">    3191 </span>            : int __must_check
<span class="lineNum">    3192 </span>            : i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj,
<span class="lineNum">    3193 </span>            :                                   bool write);
<span class="lineNum">    3194 </span>            : int __must_check
<span class="lineNum">    3195 </span>            : i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write);
<span class="lineNum">    3196 </span>            : int __must_check
<span class="lineNum">    3197 </span>            : i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj,
<span class="lineNum">    3198 </span>            :                                      u32 alignment,
<span class="lineNum">    3199 </span>            :                                      struct intel_engine_cs *pipelined,
<span class="lineNum">    3200 </span>            :                                      struct drm_i915_gem_request **pipelined_request,
<span class="lineNum">    3201 </span>            :                                      const struct i915_ggtt_view *view);
<span class="lineNum">    3202 </span>            : void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj,
<span class="lineNum">    3203 </span>            :                                               const struct i915_ggtt_view *view);
<span class="lineNum">    3204 </span>            : int i915_gem_object_attach_phys(struct drm_i915_gem_object *obj,
<span class="lineNum">    3205 </span>            :                                 int align);
<span class="lineNum">    3206 </span>            : int i915_gem_open(struct drm_device *dev, struct drm_file *file);
<span class="lineNum">    3207 </span>            : void i915_gem_release(struct drm_device *dev, struct drm_file *file);
<span class="lineNum">    3208 </span>            : 
<span class="lineNum">    3209 </span>            : uint32_t
<span class="lineNum">    3210 </span>            : i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode);
<span class="lineNum">    3211 </span>            : uint32_t
<span class="lineNum">    3212 </span>            : i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size,
<span class="lineNum">    3213 </span>            :                             int tiling_mode, bool fenced);
<span class="lineNum">    3214 </span>            : 
<span class="lineNum">    3215 </span>            : int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj,
<span class="lineNum">    3216 </span>            :                                     enum i915_cache_level cache_level);
<span class="lineNum">    3217 </span>            : 
<span class="lineNum">    3218 </span>            : struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev,
<span class="lineNum">    3219 </span>            :                                 struct dma_buf *dma_buf);
<span class="lineNum">    3220 </span>            : 
<span class="lineNum">    3221 </span>            : struct dma_buf *i915_gem_prime_export(struct drm_device *dev,
<span class="lineNum">    3222 </span>            :                                 struct drm_gem_object *gem_obj, int flags);
<span class="lineNum">    3223 </span>            : 
<span class="lineNum">    3224 </span>            : u64 i915_gem_obj_ggtt_offset_view(struct drm_i915_gem_object *o,
<span class="lineNum">    3225 </span>            :                                   const struct i915_ggtt_view *view);
<span class="lineNum">    3226 </span>            : u64 i915_gem_obj_offset(struct drm_i915_gem_object *o,
<a name="3227"><span class="lineNum">    3227 </span>            :                         struct i915_address_space *vm);</a>
<span class="lineNum">    3228 </span>            : static inline u64
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 : i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *o)</span>
<span class="lineNum">    3230 </span>            : {
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :         return i915_gem_obj_ggtt_offset_view(o, &amp;i915_ggtt_view_normal);</span>
<span class="lineNum">    3232 </span>            : }
<span class="lineNum">    3233 </span>            : 
<span class="lineNum">    3234 </span>            : bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o);
<span class="lineNum">    3235 </span>            : bool i915_gem_obj_ggtt_bound_view(struct drm_i915_gem_object *o,
<span class="lineNum">    3236 </span>            :                                   const struct i915_ggtt_view *view);
<span class="lineNum">    3237 </span>            : bool i915_gem_obj_bound(struct drm_i915_gem_object *o,
<span class="lineNum">    3238 </span>            :                         struct i915_address_space *vm);
<span class="lineNum">    3239 </span>            : 
<span class="lineNum">    3240 </span>            : unsigned long i915_gem_obj_size(struct drm_i915_gem_object *o,
<span class="lineNum">    3241 </span>            :                                 struct i915_address_space *vm);
<span class="lineNum">    3242 </span>            : struct i915_vma *
<span class="lineNum">    3243 </span>            : i915_gem_obj_to_vma(struct drm_i915_gem_object *obj,
<span class="lineNum">    3244 </span>            :                     struct i915_address_space *vm);
<span class="lineNum">    3245 </span>            : struct i915_vma *
<span class="lineNum">    3246 </span>            : i915_gem_obj_to_ggtt_view(struct drm_i915_gem_object *obj,
<span class="lineNum">    3247 </span>            :                           const struct i915_ggtt_view *view);
<span class="lineNum">    3248 </span>            : 
<span class="lineNum">    3249 </span>            : struct i915_vma *
<span class="lineNum">    3250 </span>            : i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj,
<span class="lineNum">    3251 </span>            :                                   struct i915_address_space *vm);
<span class="lineNum">    3252 </span>            : struct i915_vma *
<span class="lineNum">    3253 </span>            : i915_gem_obj_lookup_or_create_ggtt_vma(struct drm_i915_gem_object *obj,
<span class="lineNum">    3254 </span>            :                                        const struct i915_ggtt_view *view);
<a name="3255"><span class="lineNum">    3255 </span>            : </a>
<span class="lineNum">    3256 </span>            : static inline struct i915_vma *
<span class="lineNum">    3257 </span><span class="lineNoCov">          0 : i915_gem_obj_to_ggtt(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">    3258 </span>            : {
<span class="lineNum">    3259 </span><span class="lineNoCov">          0 :         return i915_gem_obj_to_ggtt_view(obj, &amp;i915_ggtt_view_normal);</span>
<span class="lineNum">    3260 </span>            : }
<span class="lineNum">    3261 </span>            : bool i915_gem_obj_is_pinned(struct drm_i915_gem_object *obj);
<span class="lineNum">    3262 </span>            : 
<span class="lineNum">    3263 </span>            : /* Some GGTT VM helpers */
<a name="3264"><span class="lineNum">    3264 </span>            : #define i915_obj_to_ggtt(obj) \</a>
<span class="lineNum">    3265 </span>            :         (&amp;((struct drm_i915_private *)(obj)-&gt;base.dev-&gt;dev_private)-&gt;gtt.base)
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 : static inline bool i915_is_ggtt(struct i915_address_space *vm)</span>
<span class="lineNum">    3267 </span>            : {
<span class="lineNum">    3268 </span>            :         struct i915_address_space *ggtt =
<span class="lineNum">    3269 </span><span class="lineNoCov">          0 :                 &amp;((struct drm_i915_private *)(vm)-&gt;dev-&gt;dev_private)-&gt;gtt.base;</span>
<span class="lineNum">    3270 </span><span class="lineNoCov">          0 :         return vm == ggtt;</span>
<span class="lineNum">    3271 </span>            : }
<a name="3272"><span class="lineNum">    3272 </span>            : </a>
<span class="lineNum">    3273 </span>            : static inline struct i915_hw_ppgtt *
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 : i915_vm_to_ppgtt(struct i915_address_space *vm)</span>
<span class="lineNum">    3275 </span>            : {
<span class="lineNum">    3276 </span><span class="lineNoCov">          0 :         WARN_ON(i915_is_ggtt(vm));</span>
<span class="lineNum">    3277 </span>            : 
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :         return container_of(vm, struct i915_hw_ppgtt, base);</span>
<span class="lineNum">    3279 </span>            : }
<a name="3280"><span class="lineNum">    3280 </span>            : </a>
<span class="lineNum">    3281 </span>            : 
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 : static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">    3283 </span>            : {
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :         return i915_gem_obj_ggtt_bound_view(obj, &amp;i915_ggtt_view_normal);</span>
<span class="lineNum">    3285 </span>            : }
<a name="3286"><span class="lineNum">    3286 </span>            : </a>
<span class="lineNum">    3287 </span>            : static inline unsigned long
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 : i915_gem_obj_ggtt_size(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">    3289 </span>            : {
<span class="lineNum">    3290 </span><span class="lineNoCov">          0 :         return i915_gem_obj_size(obj, i915_obj_to_ggtt(obj));</span>
<span class="lineNum">    3291 </span>            : }
<a name="3292"><span class="lineNum">    3292 </span>            : </a>
<span class="lineNum">    3293 </span>            : static inline int __must_check
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 : i915_gem_obj_ggtt_pin(struct drm_i915_gem_object *obj,</span>
<span class="lineNum">    3295 </span>            :                       uint32_t alignment,
<span class="lineNum">    3296 </span>            :                       unsigned flags)
<span class="lineNum">    3297 </span>            : {
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         return i915_gem_object_pin(obj, i915_obj_to_ggtt(obj),</span>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :                                    alignment, flags | PIN_GLOBAL);</span>
<span class="lineNum">    3300 </span>            : }
<a name="3301"><span class="lineNum">    3301 </span>            : </a>
<span class="lineNum">    3302 </span>            : static inline int
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 : i915_gem_object_ggtt_unbind(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">    3304 </span>            : {
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :         return i915_vma_unbind(i915_gem_obj_to_ggtt(obj));</span>
<span class="lineNum">    3306 </span>            : }
<span class="lineNum">    3307 </span>            : 
<span class="lineNum">    3308 </span>            : void i915_gem_object_ggtt_unpin_view(struct drm_i915_gem_object *obj,
<a name="3309"><span class="lineNum">    3309 </span>            :                                      const struct i915_ggtt_view *view);</a>
<span class="lineNum">    3310 </span>            : static inline void
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 : i915_gem_object_ggtt_unpin(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">    3312 </span>            : {
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :         i915_gem_object_ggtt_unpin_view(obj, &amp;i915_ggtt_view_normal);</span>
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3315 </span>            : 
<span class="lineNum">    3316 </span>            : /* i915_gem_fence.c */
<span class="lineNum">    3317 </span>            : int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj);
<span class="lineNum">    3318 </span>            : int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj);
<span class="lineNum">    3319 </span>            : 
<span class="lineNum">    3320 </span>            : bool i915_gem_object_pin_fence(struct drm_i915_gem_object *obj);
<span class="lineNum">    3321 </span>            : void i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj);
<span class="lineNum">    3322 </span>            : 
<span class="lineNum">    3323 </span>            : void i915_gem_restore_fences(struct drm_device *dev);
<span class="lineNum">    3324 </span>            : 
<span class="lineNum">    3325 </span>            : void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
<span class="lineNum">    3326 </span>            : void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj);
<span class="lineNum">    3327 </span>            : void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj);
<span class="lineNum">    3328 </span>            : 
<span class="lineNum">    3329 </span>            : /* i915_gem_context.c */
<span class="lineNum">    3330 </span>            : int __must_check i915_gem_context_init(struct drm_device *dev);
<span class="lineNum">    3331 </span>            : void i915_gem_context_fini(struct drm_device *dev);
<span class="lineNum">    3332 </span>            : void i915_gem_context_reset(struct drm_device *dev);
<span class="lineNum">    3333 </span>            : int i915_gem_context_open(struct drm_device *dev, struct drm_file *file);
<span class="lineNum">    3334 </span>            : int i915_gem_context_enable(struct drm_i915_gem_request *req);
<span class="lineNum">    3335 </span>            : void i915_gem_context_close(struct drm_device *dev, struct drm_file *file);
<span class="lineNum">    3336 </span>            : int i915_switch_context(struct drm_i915_gem_request *req);
<span class="lineNum">    3337 </span>            : struct intel_context *
<span class="lineNum">    3338 </span>            : i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id);
<span class="lineNum">    3339 </span>            : void i915_gem_context_free(struct kref *ctx_ref);
<a name="3340"><span class="lineNum">    3340 </span>            : struct drm_i915_gem_object *</a>
<span class="lineNum">    3341 </span>            : i915_gem_alloc_context_obj(struct drm_device *dev, size_t size);
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 : static inline void i915_gem_context_reference(struct intel_context *ctx)</span>
<span class="lineNum">    3343 </span>            : {
<span class="lineNum">    3344 </span><span class="lineNoCov">          0 :         kref_get(&amp;ctx-&gt;ref);</span>
<a name="3345"><span class="lineNum">    3345 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3346 </span>            : 
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 : static inline void i915_gem_context_unreference(struct intel_context *ctx)</span>
<span class="lineNum">    3348 </span>            : {
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :         kref_put(&amp;ctx-&gt;ref, i915_gem_context_free);</span>
<a name="3350"><span class="lineNum">    3350 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 : static inline bool i915_gem_context_is_default(const struct intel_context *c)</span>
<span class="lineNum">    3353 </span>            : {
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :         return c-&gt;user_handle == DEFAULT_CONTEXT_HANDLE;</span>
<span class="lineNum">    3355 </span>            : }
<span class="lineNum">    3356 </span>            : 
<span class="lineNum">    3357 </span>            : int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    3358 </span>            :                                   struct drm_file *file);
<span class="lineNum">    3359 </span>            : int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    3360 </span>            :                                    struct drm_file *file);
<span class="lineNum">    3361 </span>            : int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    3362 </span>            :                                     struct drm_file *file_priv);
<span class="lineNum">    3363 </span>            : int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    3364 </span>            :                                     struct drm_file *file_priv);
<span class="lineNum">    3365 </span>            : 
<span class="lineNum">    3366 </span>            : /* i915_gem_evict.c */
<span class="lineNum">    3367 </span>            : int __must_check i915_gem_evict_something(struct drm_device *dev,
<span class="lineNum">    3368 </span>            :                                           struct i915_address_space *vm,
<span class="lineNum">    3369 </span>            :                                           int min_size,
<span class="lineNum">    3370 </span>            :                                           unsigned alignment,
<span class="lineNum">    3371 </span>            :                                           unsigned cache_level,
<span class="lineNum">    3372 </span>            :                                           unsigned long start,
<span class="lineNum">    3373 </span>            :                                           unsigned long end,
<span class="lineNum">    3374 </span>            :                                           unsigned flags);
<span class="lineNum">    3375 </span>            : int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle);
<a name="3376"><span class="lineNum">    3376 </span>            : </a>
<span class="lineNum">    3377 </span>            : /* belongs in i915_gem_gtt.h */
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 : static inline void i915_gem_chipset_flush(struct drm_device *dev)</span>
<span class="lineNum">    3379 </span>            : {
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &lt; 6)</span>
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :                 intel_gtt_chipset_flush();</span>
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3383 </span>            : 
<span class="lineNum">    3384 </span>            : /* i915_gem_stolen.c */
<span class="lineNum">    3385 </span>            : int i915_gem_stolen_insert_node(struct drm_i915_private *dev_priv,
<span class="lineNum">    3386 </span>            :                                 struct drm_mm_node *node, u64 size,
<span class="lineNum">    3387 </span>            :                                 unsigned alignment);
<span class="lineNum">    3388 </span>            : int i915_gem_stolen_insert_node_in_range(struct drm_i915_private *dev_priv,
<span class="lineNum">    3389 </span>            :                                          struct drm_mm_node *node, u64 size,
<span class="lineNum">    3390 </span>            :                                          unsigned alignment, u64 start,
<span class="lineNum">    3391 </span>            :                                          u64 end);
<span class="lineNum">    3392 </span>            : void i915_gem_stolen_remove_node(struct drm_i915_private *dev_priv,
<span class="lineNum">    3393 </span>            :                                  struct drm_mm_node *node);
<span class="lineNum">    3394 </span>            : int i915_gem_init_stolen(struct drm_device *dev);
<span class="lineNum">    3395 </span>            : void i915_gem_cleanup_stolen(struct drm_device *dev);
<span class="lineNum">    3396 </span>            : struct drm_i915_gem_object *
<span class="lineNum">    3397 </span>            : i915_gem_object_create_stolen(struct drm_device *dev, u32 size);
<span class="lineNum">    3398 </span>            : struct drm_i915_gem_object *
<span class="lineNum">    3399 </span>            : i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev,
<span class="lineNum">    3400 </span>            :                                                u32 stolen_offset,
<span class="lineNum">    3401 </span>            :                                                u32 gtt_offset,
<span class="lineNum">    3402 </span>            :                                                u32 size);
<span class="lineNum">    3403 </span>            : 
<span class="lineNum">    3404 </span>            : /* i915_gem_shrinker.c */
<span class="lineNum">    3405 </span>            : unsigned long i915_gem_shrink(struct drm_i915_private *dev_priv,
<span class="lineNum">    3406 </span>            :                               unsigned long target,
<span class="lineNum">    3407 </span>            :                               unsigned flags);
<span class="lineNum">    3408 </span>            : #define I915_SHRINK_PURGEABLE 0x1
<span class="lineNum">    3409 </span>            : #define I915_SHRINK_UNBOUND 0x2
<span class="lineNum">    3410 </span>            : #define I915_SHRINK_BOUND 0x4
<span class="lineNum">    3411 </span>            : #define I915_SHRINK_ACTIVE 0x8
<span class="lineNum">    3412 </span>            : unsigned long i915_gem_shrink_all(struct drm_i915_private *dev_priv);
<span class="lineNum">    3413 </span>            : void i915_gem_shrinker_init(struct drm_i915_private *dev_priv);
<span class="lineNum">    3414 </span>            : 
<a name="3415"><span class="lineNum">    3415 </span>            : </a>
<span class="lineNum">    3416 </span>            : /* i915_gem_tiling.c */
<span class="lineNum">    3417 </span><span class="lineNoCov">          0 : static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj)</span>
<span class="lineNum">    3418 </span>            : {
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = obj-&gt;base.dev-&gt;dev_private;</span>
<span class="lineNum">    3420 </span>            : 
<span class="lineNum">    3421 </span><span class="lineNoCov">          0 :         return dev_priv-&gt;mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 &amp;&amp;</span>
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :                 obj-&gt;tiling_mode != I915_TILING_NONE;</span>
<span class="lineNum">    3423 </span>            : }
<span class="lineNum">    3424 </span>            : 
<span class="lineNum">    3425 </span>            : /* i915_gem_debug.c */
<span class="lineNum">    3426 </span>            : #if WATCH_LISTS
<span class="lineNum">    3427 </span>            : int i915_verify_lists(struct drm_device *dev);
<span class="lineNum">    3428 </span>            : #else
<span class="lineNum">    3429 </span>            : #define i915_verify_lists(dev) 0
<span class="lineNum">    3430 </span>            : #endif
<span class="lineNum">    3431 </span>            : 
<span class="lineNum">    3432 </span>            : /* i915_debugfs.c */
<span class="lineNum">    3433 </span>            : int i915_debugfs_init(struct drm_minor *minor);
<span class="lineNum">    3434 </span>            : void i915_debugfs_cleanup(struct drm_minor *minor);
<span class="lineNum">    3435 </span>            : #ifdef CONFIG_DEBUG_FS
<span class="lineNum">    3436 </span>            : int i915_debugfs_connector_add(struct drm_connector *connector);
<a name="3437"><span class="lineNum">    3437 </span>            : void intel_display_crc_init(struct drm_device *dev);</a>
<span class="lineNum">    3438 </span>            : #else
<a name="3439"><span class="lineNum">    3439 </span><span class="lineNoCov">          0 : static inline int i915_debugfs_connector_add(struct drm_connector *connector)</span></a>
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 : { return 0; }</span>
<span class="lineNum">    3441 </span><span class="lineNoCov">          0 : static inline void intel_display_crc_init(struct drm_device *dev) {}</span>
<span class="lineNum">    3442 </span>            : #endif
<span class="lineNum">    3443 </span>            : 
<span class="lineNum">    3444 </span>            : /* i915_gpu_error.c */
<span class="lineNum">    3445 </span>            : __printf(2, 3)
<span class="lineNum">    3446 </span>            : void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...);
<span class="lineNum">    3447 </span>            : int i915_error_state_to_str(struct drm_i915_error_state_buf *estr,
<span class="lineNum">    3448 </span>            :                             const struct i915_error_state_file_priv *error);
<span class="lineNum">    3449 </span>            : int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb,
<span class="lineNum">    3450 </span>            :                               struct drm_i915_private *i915,
<span class="lineNum">    3451 </span>            :                               size_t count, loff_t pos);
<span class="lineNum">    3452 </span>            : static inline void i915_error_state_buf_release(
<span class="lineNum">    3453 </span>            :         struct drm_i915_error_state_buf *eb)
<span class="lineNum">    3454 </span>            : {
<span class="lineNum">    3455 </span>            :         kfree(eb-&gt;buf);
<span class="lineNum">    3456 </span>            : }
<span class="lineNum">    3457 </span>            : void i915_capture_error_state(struct drm_device *dev, bool wedge,
<span class="lineNum">    3458 </span>            :                               const char *error_msg);
<span class="lineNum">    3459 </span>            : void i915_error_state_get(struct drm_device *dev,
<span class="lineNum">    3460 </span>            :                           struct i915_error_state_file_priv *error_priv);
<span class="lineNum">    3461 </span>            : void i915_error_state_put(struct i915_error_state_file_priv *error_priv);
<span class="lineNum">    3462 </span>            : void i915_destroy_error_state(struct drm_device *dev);
<span class="lineNum">    3463 </span>            : 
<span class="lineNum">    3464 </span>            : void i915_get_extra_instdone(struct drm_device *dev, uint32_t *instdone);
<span class="lineNum">    3465 </span>            : const char *i915_cache_level_str(struct drm_i915_private *i915, int type);
<span class="lineNum">    3466 </span>            : 
<span class="lineNum">    3467 </span>            : /* i915_cmd_parser.c */
<span class="lineNum">    3468 </span>            : int i915_cmd_parser_get_version(void);
<span class="lineNum">    3469 </span>            : int i915_cmd_parser_init_ring(struct intel_engine_cs *ring);
<span class="lineNum">    3470 </span>            : void i915_cmd_parser_fini_ring(struct intel_engine_cs *ring);
<span class="lineNum">    3471 </span>            : bool i915_needs_cmd_parser(struct intel_engine_cs *ring);
<span class="lineNum">    3472 </span>            : int i915_parse_cmds(struct intel_engine_cs *ring,
<span class="lineNum">    3473 </span>            :                     struct drm_i915_gem_object *batch_obj,
<span class="lineNum">    3474 </span>            :                     struct drm_i915_gem_object *shadow_batch_obj,
<span class="lineNum">    3475 </span>            :                     u32 batch_start_offset,
<span class="lineNum">    3476 </span>            :                     u32 batch_len,
<span class="lineNum">    3477 </span>            :                     bool is_master);
<span class="lineNum">    3478 </span>            : 
<span class="lineNum">    3479 </span>            : /* i915_suspend.c */
<span class="lineNum">    3480 </span>            : extern int i915_save_state(struct drm_device *dev);
<span class="lineNum">    3481 </span>            : extern int i915_restore_state(struct drm_device *dev);
<span class="lineNum">    3482 </span>            : 
<span class="lineNum">    3483 </span>            : /* i915_sysfs.c */
<span class="lineNum">    3484 </span>            : void i915_setup_sysfs(struct drm_device *dev_priv);
<span class="lineNum">    3485 </span>            : void i915_teardown_sysfs(struct drm_device *dev_priv);
<span class="lineNum">    3486 </span>            : 
<span class="lineNum">    3487 </span>            : /* intel_i2c.c */
<span class="lineNum">    3488 </span>            : extern int intel_setup_gmbus(struct drm_device *dev);
<span class="lineNum">    3489 </span>            : extern void intel_teardown_gmbus(struct drm_device *dev);
<span class="lineNum">    3490 </span>            : extern bool intel_gmbus_is_valid_pin(struct drm_i915_private *dev_priv,
<span class="lineNum">    3491 </span>            :                                      unsigned int pin);
<span class="lineNum">    3492 </span>            : 
<span class="lineNum">    3493 </span>            : extern struct i2c_adapter *
<span class="lineNum">    3494 </span>            : intel_gmbus_get_adapter(struct drm_i915_private *dev_priv, unsigned int pin);
<a name="3495"><span class="lineNum">    3495 </span>            : extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);</a>
<span class="lineNum">    3496 </span>            : extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 : static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter)</span>
<span class="lineNum">    3498 </span>            : {
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :         return container_of(adapter, struct intel_gmbus, adapter)-&gt;force_bit;</span>
<span class="lineNum">    3500 </span>            : }
<span class="lineNum">    3501 </span>            : extern void intel_i2c_reset(struct drm_device *dev);
<span class="lineNum">    3502 </span>            : 
<span class="lineNum">    3503 </span>            : /* intel_bios.c */
<span class="lineNum">    3504 </span>            : bool intel_bios_is_port_present(struct drm_i915_private *dev_priv, enum port port);
<span class="lineNum">    3505 </span>            : 
<span class="lineNum">    3506 </span>            : /* intel_opregion.c */
<span class="lineNum">    3507 </span>            : #ifdef CONFIG_ACPI
<span class="lineNum">    3508 </span>            : extern int intel_opregion_setup(struct drm_device *dev);
<span class="lineNum">    3509 </span>            : extern void intel_opregion_init(struct drm_device *dev);
<span class="lineNum">    3510 </span>            : extern void intel_opregion_fini(struct drm_device *dev);
<span class="lineNum">    3511 </span>            : extern void intel_opregion_asle_intr(struct drm_device *dev);
<span class="lineNum">    3512 </span>            : extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder,
<span class="lineNum">    3513 </span>            :                                          bool enable);
<span class="lineNum">    3514 </span>            : extern int intel_opregion_notify_adapter(struct drm_device *dev,
<span class="lineNum">    3515 </span>            :                                          pci_power_t state);
<span class="lineNum">    3516 </span>            : #else
<span class="lineNum">    3517 </span>            : static inline int intel_opregion_setup(struct drm_device *dev) { return 0; }
<span class="lineNum">    3518 </span>            : static inline void intel_opregion_init(struct drm_device *dev) { return; }
<span class="lineNum">    3519 </span>            : static inline void intel_opregion_fini(struct drm_device *dev) { return; }
<span class="lineNum">    3520 </span>            : static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; }
<span class="lineNum">    3521 </span>            : static inline int
<span class="lineNum">    3522 </span>            : intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable)
<span class="lineNum">    3523 </span>            : {
<span class="lineNum">    3524 </span>            :         return 0;
<span class="lineNum">    3525 </span>            : }
<span class="lineNum">    3526 </span>            : static inline int
<span class="lineNum">    3527 </span>            : intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state)
<span class="lineNum">    3528 </span>            : {
<span class="lineNum">    3529 </span>            :         return 0;
<span class="lineNum">    3530 </span>            : }
<span class="lineNum">    3531 </span>            : #endif
<span class="lineNum">    3532 </span>            : 
<span class="lineNum">    3533 </span>            : /* intel_acpi.c */
<span class="lineNum">    3534 </span>            : #ifdef CONFIG_ACPI
<span class="lineNum">    3535 </span>            : extern void intel_register_dsm_handler(void);
<span class="lineNum">    3536 </span>            : extern void intel_unregister_dsm_handler(void);
<span class="lineNum">    3537 </span>            : #else
<span class="lineNum">    3538 </span>            : static inline void intel_register_dsm_handler(void) { return; }
<span class="lineNum">    3539 </span>            : static inline void intel_unregister_dsm_handler(void) { return; }
<span class="lineNum">    3540 </span>            : #endif /* CONFIG_ACPI */
<span class="lineNum">    3541 </span>            : 
<span class="lineNum">    3542 </span>            : /* modesetting */
<span class="lineNum">    3543 </span>            : extern void intel_modeset_init_hw(struct drm_device *dev);
<span class="lineNum">    3544 </span>            : extern void intel_modeset_init(struct drm_device *dev);
<span class="lineNum">    3545 </span>            : extern void intel_modeset_gem_init(struct drm_device *dev);
<span class="lineNum">    3546 </span>            : extern void intel_modeset_cleanup(struct drm_device *dev);
<span class="lineNum">    3547 </span>            : extern void intel_connector_unregister(struct intel_connector *);
<span class="lineNum">    3548 </span>            : extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
<span class="lineNum">    3549 </span>            : extern void intel_display_resume(struct drm_device *dev);
<span class="lineNum">    3550 </span>            : extern void i915_redisable_vga(struct drm_device *dev);
<span class="lineNum">    3551 </span>            : extern void i915_redisable_vga_power_on(struct drm_device *dev);
<span class="lineNum">    3552 </span>            : extern bool ironlake_set_drps(struct drm_device *dev, u8 val);
<span class="lineNum">    3553 </span>            : extern void intel_init_pch_refclk(struct drm_device *dev);
<span class="lineNum">    3554 </span>            : extern void intel_set_rps(struct drm_device *dev, u8 val);
<span class="lineNum">    3555 </span>            : extern void intel_set_memory_cxsr(struct drm_i915_private *dev_priv,
<span class="lineNum">    3556 </span>            :                                   bool enable);
<span class="lineNum">    3557 </span>            : extern void intel_detect_pch(struct drm_device *dev);
<span class="lineNum">    3558 </span>            : extern int intel_trans_dp_port_sel(struct drm_crtc *crtc);
<span class="lineNum">    3559 </span>            : extern int intel_enable_rc6(const struct drm_device *dev);
<span class="lineNum">    3560 </span>            : 
<span class="lineNum">    3561 </span>            : extern bool i915_semaphore_is_enabled(struct drm_device *dev);
<span class="lineNum">    3562 </span>            : int i915_reg_read_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    3563 </span>            :                         struct drm_file *file);
<span class="lineNum">    3564 </span>            : int i915_get_reset_stats_ioctl(struct drm_device *dev, void *data,
<span class="lineNum">    3565 </span>            :                                struct drm_file *file);
<span class="lineNum">    3566 </span>            : 
<span class="lineNum">    3567 </span>            : /* overlay */
<span class="lineNum">    3568 </span>            : extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev);
<span class="lineNum">    3569 </span>            : extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e,
<span class="lineNum">    3570 </span>            :                                             struct intel_overlay_error_state *error);
<span class="lineNum">    3571 </span>            : 
<span class="lineNum">    3572 </span>            : extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev);
<span class="lineNum">    3573 </span>            : extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e,
<span class="lineNum">    3574 </span>            :                                             struct drm_device *dev,
<span class="lineNum">    3575 </span>            :                                             struct intel_display_error_state *error);
<span class="lineNum">    3576 </span>            : 
<span class="lineNum">    3577 </span>            : int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val);
<span class="lineNum">    3578 </span>            : int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u32 mbox, u32 val);
<span class="lineNum">    3579 </span>            : 
<span class="lineNum">    3580 </span>            : /* intel_sideband.c */
<span class="lineNum">    3581 </span>            : u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr);
<span class="lineNum">    3582 </span>            : void vlv_punit_write(struct drm_i915_private *dev_priv, u32 addr, u32 val);
<span class="lineNum">    3583 </span>            : u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr);
<span class="lineNum">    3584 </span>            : u32 vlv_gpio_nc_read(struct drm_i915_private *dev_priv, u32 reg);
<span class="lineNum">    3585 </span>            : void vlv_gpio_nc_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
<span class="lineNum">    3586 </span>            : u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg);
<span class="lineNum">    3587 </span>            : void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
<span class="lineNum">    3588 </span>            : u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg);
<span class="lineNum">    3589 </span>            : void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
<span class="lineNum">    3590 </span>            : u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg);
<span class="lineNum">    3591 </span>            : void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
<span class="lineNum">    3592 </span>            : u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg);
<span class="lineNum">    3593 </span>            : void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
<span class="lineNum">    3594 </span>            : u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg);
<span class="lineNum">    3595 </span>            : void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val);
<span class="lineNum">    3596 </span>            : u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg,
<span class="lineNum">    3597 </span>            :                    enum intel_sbi_destination destination);
<span class="lineNum">    3598 </span>            : void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value,
<span class="lineNum">    3599 </span>            :                      enum intel_sbi_destination destination);
<span class="lineNum">    3600 </span>            : u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg);
<span class="lineNum">    3601 </span>            : void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val);
<span class="lineNum">    3602 </span>            : 
<span class="lineNum">    3603 </span>            : int intel_gpu_freq(struct drm_i915_private *dev_priv, int val);
<span class="lineNum">    3604 </span>            : int intel_freq_opcode(struct drm_i915_private *dev_priv, int val);
<span class="lineNum">    3605 </span>            : 
<span class="lineNum">    3606 </span>            : #define I915_READ8(reg)         dev_priv-&gt;uncore.funcs.mmio_readb(dev_priv, (reg), true)
<span class="lineNum">    3607 </span>            : #define I915_WRITE8(reg, val)   dev_priv-&gt;uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true)
<span class="lineNum">    3608 </span>            : 
<span class="lineNum">    3609 </span>            : #define I915_READ16(reg)        dev_priv-&gt;uncore.funcs.mmio_readw(dev_priv, (reg), true)
<span class="lineNum">    3610 </span>            : #define I915_WRITE16(reg, val)  dev_priv-&gt;uncore.funcs.mmio_writew(dev_priv, (reg), (val), true)
<span class="lineNum">    3611 </span>            : #define I915_READ16_NOTRACE(reg)        dev_priv-&gt;uncore.funcs.mmio_readw(dev_priv, (reg), false)
<span class="lineNum">    3612 </span>            : #define I915_WRITE16_NOTRACE(reg, val)  dev_priv-&gt;uncore.funcs.mmio_writew(dev_priv, (reg), (val), false)
<span class="lineNum">    3613 </span>            : 
<span class="lineNum">    3614 </span>            : #define I915_READ(reg)          dev_priv-&gt;uncore.funcs.mmio_readl(dev_priv, (reg), true)
<span class="lineNum">    3615 </span>            : #define I915_WRITE(reg, val)    dev_priv-&gt;uncore.funcs.mmio_writel(dev_priv, (reg), (val), true)
<span class="lineNum">    3616 </span>            : #define I915_READ_NOTRACE(reg)          dev_priv-&gt;uncore.funcs.mmio_readl(dev_priv, (reg), false)
<span class="lineNum">    3617 </span>            : #define I915_WRITE_NOTRACE(reg, val)    dev_priv-&gt;uncore.funcs.mmio_writel(dev_priv, (reg), (val), false)
<span class="lineNum">    3618 </span>            : 
<span class="lineNum">    3619 </span>            : /* Be very careful with read/write 64-bit values. On 32-bit machines, they
<span class="lineNum">    3620 </span>            :  * will be implemented using 2 32-bit writes in an arbitrary order with
<span class="lineNum">    3621 </span>            :  * an arbitrary delay between them. This can cause the hardware to
<span class="lineNum">    3622 </span>            :  * act upon the intermediate value, possibly leading to corruption and
<span class="lineNum">    3623 </span>            :  * machine death. You have been warned.
<span class="lineNum">    3624 </span>            :  */
<span class="lineNum">    3625 </span>            : #define I915_WRITE64(reg, val)  dev_priv-&gt;uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true)
<span class="lineNum">    3626 </span>            : #define I915_READ64(reg)        dev_priv-&gt;uncore.funcs.mmio_readq(dev_priv, (reg), true)
<span class="lineNum">    3627 </span>            : 
<span class="lineNum">    3628 </span>            : #define I915_READ64_2x32(lower_reg, upper_reg) ({                       \
<span class="lineNum">    3629 </span>            :         u32 upper, lower, old_upper, loop = 0;                          \
<span class="lineNum">    3630 </span>            :         upper = I915_READ(upper_reg);                                   \
<span class="lineNum">    3631 </span>            :         do {                                                            \
<span class="lineNum">    3632 </span>            :                 old_upper = upper;                                      \
<span class="lineNum">    3633 </span>            :                 lower = I915_READ(lower_reg);                           \
<span class="lineNum">    3634 </span>            :                 upper = I915_READ(upper_reg);                           \
<span class="lineNum">    3635 </span>            :         } while (upper != old_upper &amp;&amp; loop++ &lt; 2);                  \
<span class="lineNum">    3636 </span>            :         (u64)upper &lt;&lt; 32 | lower; })
<span class="lineNum">    3637 </span>            : 
<span class="lineNum">    3638 </span>            : #define POSTING_READ(reg)       (void)I915_READ_NOTRACE(reg)
<span class="lineNum">    3639 </span>            : #define POSTING_READ16(reg)     (void)I915_READ16_NOTRACE(reg)
<span class="lineNum">    3640 </span>            : 
<span class="lineNum">    3641 </span>            : /* These are untraced mmio-accessors that are only valid to be used inside
<span class="lineNum">    3642 </span>            :  * criticial sections inside IRQ handlers where forcewake is explicitly
<span class="lineNum">    3643 </span>            :  * controlled.
<span class="lineNum">    3644 </span>            :  * Think twice, and think again, before using these.
<span class="lineNum">    3645 </span>            :  * Note: Should only be used between intel_uncore_forcewake_irqlock() and
<span class="lineNum">    3646 </span>            :  * intel_uncore_forcewake_irqunlock().
<span class="lineNum">    3647 </span>            :  */
<span class="lineNum">    3648 </span>            : #ifdef __linux__
<span class="lineNum">    3649 </span>            : #define I915_READ_FW(reg__) readl(dev_priv-&gt;regs + (reg__))
<span class="lineNum">    3650 </span>            : #define I915_WRITE_FW(reg__, val__) writel(val__, dev_priv-&gt;regs + (reg__))
<span class="lineNum">    3651 </span>            : #else
<span class="lineNum">    3652 </span>            : #define I915_READ_FW(reg__) bus_space_read_4(dev_priv-&gt;regs-&gt;bst, dev_priv-&gt;regs-&gt;bsh, (reg__))
<span class="lineNum">    3653 </span>            : #define I915_WRITE_FW(reg__, val__) bus_space_write_4(dev_priv-&gt;regs-&gt;bst, dev_priv-&gt;regs-&gt;bsh, (reg__), (val__))
<span class="lineNum">    3654 </span>            : #endif
<span class="lineNum">    3655 </span>            : #define POSTING_READ_FW(reg__) (void)I915_READ_FW(reg__)
<span class="lineNum">    3656 </span>            : 
<span class="lineNum">    3657 </span>            : /* &quot;Broadcast RGB&quot; property */
<span class="lineNum">    3658 </span>            : #define INTEL_BROADCAST_RGB_AUTO 0
<span class="lineNum">    3659 </span>            : #define INTEL_BROADCAST_RGB_FULL 1
<a name="3660"><span class="lineNum">    3660 </span>            : #define INTEL_BROADCAST_RGB_LIMITED 2</a>
<span class="lineNum">    3661 </span>            : 
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 : static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev)</span>
<span class="lineNum">    3663 </span>            : {
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :         if (IS_VALLEYVIEW(dev))</span>
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :                 return VLV_VGACNTRL;</span>
<span class="lineNum">    3666 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 5)</span>
<span class="lineNum">    3667 </span><span class="lineNoCov">          0 :                 return CPU_VGACNTRL;</span>
<span class="lineNum">    3668 </span>            :         else
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 :                 return VGACNTRL;</span>
<a name="3670"><span class="lineNum">    3670 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3671 </span>            : 
<span class="lineNum">    3672 </span><span class="lineNoCov">          0 : static inline void __user *to_user_ptr(u64 address)</span>
<span class="lineNum">    3673 </span>            : {
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :         return (void __user *)(uintptr_t)address;</span>
<a name="3675"><span class="lineNum">    3675 </span>            : }</a>
<span class="lineNum">    3676 </span>            : 
<span class="lineNum">    3677 </span><span class="lineNoCov">          0 : static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m)</span>
<span class="lineNum">    3678 </span>            : {
<span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         unsigned long j = msecs_to_jiffies(m);</span>
<span class="lineNum">    3680 </span>            : 
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :         return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);</span>
<a name="3682"><span class="lineNum">    3682 </span>            : }</a>
<span class="lineNum">    3683 </span>            : 
<span class="lineNum">    3684 </span><span class="lineNoCov">          0 : static inline unsigned long nsecs_to_jiffies_timeout(const u64 n)</span>
<span class="lineNum">    3685 </span>            : {
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :         return min_t(u64, MAX_JIFFY_OFFSET, nsecs_to_jiffies64(n) + 1);</span>
<span class="lineNum">    3687 </span>            : }
<span class="lineNum">    3688 </span>            : 
<span class="lineNum">    3689 </span>            : static inline unsigned long
<span class="lineNum">    3690 </span>            : timespec_to_jiffies_timeout(const struct timespec *value)
<span class="lineNum">    3691 </span>            : {
<span class="lineNum">    3692 </span>            :         unsigned long j = timespec_to_jiffies(value);
<span class="lineNum">    3693 </span>            : 
<span class="lineNum">    3694 </span>            :         return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
<span class="lineNum">    3695 </span>            : }
<span class="lineNum">    3696 </span>            : 
<span class="lineNum">    3697 </span>            : /*
<span class="lineNum">    3698 </span>            :  * If you need to wait X milliseconds between events A and B, but event B
<span class="lineNum">    3699 </span>            :  * doesn't happen exactly after event A, you record the timestamp (jiffies) of
<span class="lineNum">    3700 </span>            :  * when event A happened, then just before event B you call this function and
<span class="lineNum">    3701 </span>            :  * pass the timestamp as the first argument, and X as the second argument.
<span class="lineNum">    3702 </span>            :  */
<span class="lineNum">    3703 </span>            : #ifdef __linux__
<span class="lineNum">    3704 </span>            : static inline void
<span class="lineNum">    3705 </span>            : wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms)
<span class="lineNum">    3706 </span>            : {
<span class="lineNum">    3707 </span>            :         unsigned long target_jiffies, tmp_jiffies, remaining_jiffies;
<span class="lineNum">    3708 </span>            : 
<span class="lineNum">    3709 </span>            :         /*
<span class="lineNum">    3710 </span>            :          * Don't re-read the value of &quot;jiffies&quot; every time since it may change
<span class="lineNum">    3711 </span>            :          * behind our back and break the math.
<span class="lineNum">    3712 </span>            :          */
<span class="lineNum">    3713 </span>            :         tmp_jiffies = jiffies;
<span class="lineNum">    3714 </span>            :         target_jiffies = timestamp_jiffies +
<span class="lineNum">    3715 </span>            :                          msecs_to_jiffies_timeout(to_wait_ms);
<span class="lineNum">    3716 </span>            : 
<span class="lineNum">    3717 </span>            :         if (time_after(target_jiffies, tmp_jiffies)) {
<span class="lineNum">    3718 </span>            :                 remaining_jiffies = target_jiffies - tmp_jiffies;
<span class="lineNum">    3719 </span>            :                 while (remaining_jiffies)
<span class="lineNum">    3720 </span>            :                         remaining_jiffies =
<span class="lineNum">    3721 </span>            :                             schedule_timeout_uninterruptible(remaining_jiffies);
<span class="lineNum">    3722 </span>            :         }
<span class="lineNum">    3723 </span>            : }
<a name="3724"><span class="lineNum">    3724 </span>            : #else</a>
<span class="lineNum">    3725 </span>            : static inline void
<span class="lineNum">    3726 </span><span class="lineNoCov">          0 : wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms)</span>
<span class="lineNum">    3727 </span>            : {
<span class="lineNum">    3728 </span><span class="lineNoCov">          0 :         unsigned long target_jiffies, tmp_jiffies, remaining_jiffies;</span>
<span class="lineNum">    3729 </span>            : 
<span class="lineNum">    3730 </span><span class="lineNoCov">          0 :         if (cold) {</span>
<span class="lineNum">    3731 </span><span class="lineNoCov">          0 :                 delay(to_wait_ms * 1000);</span>
<span class="lineNum">    3732 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3733 </span>            :         }
<span class="lineNum">    3734 </span>            : 
<span class="lineNum">    3735 </span>            :         /*
<span class="lineNum">    3736 </span>            :          * Don't re-read the value of &quot;jiffies&quot; every time since it may change
<span class="lineNum">    3737 </span>            :          * behind our back and break the math.
<span class="lineNum">    3738 </span>            :          */
<span class="lineNum">    3739 </span><span class="lineNoCov">          0 :         tmp_jiffies = jiffies;</span>
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :         target_jiffies = timestamp_jiffies +</span>
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :                          msecs_to_jiffies_timeout(to_wait_ms);</span>
<span class="lineNum">    3742 </span>            : 
<span class="lineNum">    3743 </span><span class="lineNoCov">          0 :         while (time_after(target_jiffies, tmp_jiffies)) {</span>
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :                 remaining_jiffies = target_jiffies - tmp_jiffies;</span>
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :                 tsleep(&amp;tmp_jiffies, PWAIT, &quot;wrmfj&quot;, remaining_jiffies);</span>
<span class="lineNum">    3746 </span><span class="lineNoCov">          0 :                 tmp_jiffies = jiffies;</span>
<span class="lineNum">    3747 </span>            :         }
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3749 </span>            : #endif
<span class="lineNum">    3750 </span>            : 
<span class="lineNum">    3751 </span>            : static inline void i915_trace_irq_get(struct intel_engine_cs *ring,
<span class="lineNum">    3752 </span>            :                                       struct drm_i915_gem_request *req)
<span class="lineNum">    3753 </span>            : {
<span class="lineNum">    3754 </span>            :         if (ring-&gt;trace_irq_req == NULL &amp;&amp; ring-&gt;irq_get(ring))
<span class="lineNum">    3755 </span>            :                 i915_gem_request_assign(&amp;ring-&gt;trace_irq_req, req);
<span class="lineNum">    3756 </span>            : }
<span class="lineNum">    3757 </span>            : 
<span class="lineNum">    3758 </span>            : #endif
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
