Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 29 18:50:14 2019
| Host         : DESKTOP-BP5JPAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/MemtoReg_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.152        0.000                      0                36973        0.038        0.000                      0                36973        2.000        0.000                       0                  7959  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 7.143}        14.286          70.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       83.018        0.000                      0                 1123        0.081        0.000                      0                 1123       49.500        0.000                       0                  1028  
  clk_out2_design_1_clk_wiz_0_0        1.790        0.000                      0                33771        0.093        0.000                      0                33771        5.893        0.000                       0                  6927  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        1.152        0.000                      0                 2321        0.038        0.000                      0                 2321  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        2.879        0.000                      0                18952        0.131        0.000                      0                18952  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       83.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.018ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.699ns  (logic 3.215ns (19.253%)  route 13.484ns (80.747%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 98.626 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.758    -0.635    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.179 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/Q
                         net (fo=4, routed)           0.840     0.662    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RD_MEM[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.786 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_5/O
                         net (fo=2, routed)           0.658     1.444    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_5_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.568 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_2/O
                         net (fo=45, routed)          2.479     4.047    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_2_n_0
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124     4.171 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_7/O
                         net (fo=1, routed)           0.670     4.841    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_7_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.965 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_6/O
                         net (fo=78, routed)          3.547     8.512    design_1_i/myip_0/inst/risc_v/p_0_in_1[4]
    SLICE_X23Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.636 r  design_1_i/myip_0/inst/risc_v/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.636    design_1_i/myip_0/inst/risc_v/ALU_MODULE/ALU_out_reg[7]_rep_0[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.168 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.168    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__0_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.282 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.282    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__1_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.396 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.396    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.510 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.510    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__3_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.624    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__4_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.738    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__5_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.977 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__6/O[2]
                         net (fo=1, routed)           1.619    11.596    design_1_i/myip_0/inst/risc_v/data6[30]
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.302    11.898 r  design_1_i/myip_0/inst/risc_v/i___114/O
                         net (fo=1, routed)           0.670    12.568    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALUop_out_reg[1]_25
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.692 f  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_out[30]_i_1/O
                         net (fo=2, routed)           0.989    13.681    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_out_reg[31][29]
    SLICE_X25Y25         LUT4 (Prop_lut4_I2_O)        0.124    13.805 f  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/zero_out_i_9/O
                         net (fo=1, routed)           0.929    14.734    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/zero_out_i_9_n_0
    SLICE_X26Y30         LUT5 (Prop_lut5_I4_O)        0.124    14.858 f  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/zero_out_i_5/O
                         net (fo=1, routed)           1.082    15.940    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/zero_out_i_5_n_0
    SLICE_X23Y34         LUT4 (Prop_lut4_I3_O)        0.124    16.064 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/zero_out_i_1/O
                         net (fo=1, routed)           0.000    16.064    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ZERO_EX
    SLICE_X23Y34         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.492    98.626    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X23Y34         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/C
                         clock pessimism              0.588    99.214    
                         clock uncertainty           -0.161    99.053    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)        0.029    99.082    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg
  -------------------------------------------------------------------
                         required time                         99.082    
                         arrival time                         -16.064    
  -------------------------------------------------------------------
                         slack                                 83.018    

Slack (MET) :             83.510ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.419ns  (logic 1.245ns (7.583%)  route 15.174ns (92.417%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 98.712 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.677    -0.716    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/Q
                         net (fo=270, routed)        11.551    11.291    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/instruction_out_reg[31][3]
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.415 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[7]_i_10/O
                         net (fo=1, routed)           0.000    11.415    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[7]_i_10_n_0
    SLICE_X42Y94         MUXF7 (Prop_muxf7_I1_O)      0.214    11.629 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[7]_i_4/O
                         net (fo=1, routed)           1.024    12.653    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[7]_i_4_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I1_O)        0.297    12.950 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[7]_i_2/O
                         net (fo=1, routed)           2.600    15.549    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/read_data6[7]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.154    15.703 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_F_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.703    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]_0[7]
    SLICE_X37Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    98.712    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[7]/C
                         clock pessimism              0.588    99.300    
                         clock uncertainty           -0.161    99.139    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.075    99.214    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[7]
  -------------------------------------------------------------------
                         required time                         99.214    
                         arrival time                         -15.703    
  -------------------------------------------------------------------
                         slack                                 83.510    

Slack (MET) :             83.660ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.884ns  (logic 2.163ns (13.618%)  route 13.721ns (86.382%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 98.664 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.758    -0.635    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.179 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/Q
                         net (fo=4, routed)           0.840     0.662    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RD_MEM[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.786 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_5/O
                         net (fo=2, routed)           0.658     1.444    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_5_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.568 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_2/O
                         net (fo=45, routed)          2.479     4.047    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_2_n_0
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124     4.171 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_7/O
                         net (fo=1, routed)           0.670     4.841    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_7_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.965 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_6/O
                         net (fo=78, routed)          3.547     8.512    design_1_i/myip_0/inst/risc_v/p_0_in_1[4]
    SLICE_X23Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.636 r  design_1_i/myip_0/inst/risc_v/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.636    design_1_i/myip_0/inst/risc_v/ALU_MODULE/ALU_out_reg[7]_rep_0[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.060 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           1.016    10.075    design_1_i/myip_0/inst/risc_v/data6[5]
    SLICE_X23Y24         LUT3 (Prop_lut3_I2_O)        0.331    10.406 f  design_1_i/myip_0/inst/risc_v/i___122/O
                         net (fo=1, routed)           1.164    11.571    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALUop_out_reg[1]_10
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.332    11.903 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_out[5]_i_1/O
                         net (fo=6, routed)           3.346    15.249    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/funct3_out_reg[2]_5[4]
    SLICE_X5Y67          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.530    98.664    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X5Y67          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
                         clock pessimism              0.473    99.137    
                         clock uncertainty           -0.161    98.975    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)       -0.067    98.908    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 83.660    

Slack (MET) :             83.925ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.884ns  (logic 1.215ns (7.649%)  route 14.669ns (92.351%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 98.636 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.677    -0.716    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/Q
                         net (fo=270, routed)        11.692    11.432    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/instruction_out_reg[31][3]
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.556 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[23]_i_9/O
                         net (fo=1, routed)           0.000    11.556    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[23]_i_9_n_0
    SLICE_X33Y88         MUXF7 (Prop_muxf7_I0_O)      0.212    11.768 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[23]_i_4/O
                         net (fo=1, routed)           0.602    12.370    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[23]_i_4_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I1_O)        0.299    12.669 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[23]_i_2/O
                         net (fo=1, routed)           2.376    15.045    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/read_data6[23]
    SLICE_X31Y46         LUT3 (Prop_lut3_I0_O)        0.124    15.169 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_F_out[23]_i_1/O
                         net (fo=1, routed)           0.000    15.169    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]_0[23]
    SLICE_X31Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.502    98.636    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X31Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[23]/C
                         clock pessimism              0.588    99.224    
                         clock uncertainty           -0.161    99.063    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)        0.031    99.094    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[23]
  -------------------------------------------------------------------
                         required time                         99.094    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                 83.925    

Slack (MET) :             83.992ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.515ns  (logic 1.552ns (10.003%)  route 13.963ns (89.997%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 98.625 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.755    -0.638    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X39Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[1]/Q
                         net (fo=36, routed)          0.838     0.656    design_1_i/myip_0/inst/risc_v/write_addr[1]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     0.780 r  design_1_i/myip_0/inst/risc_v/i___105/O
                         net (fo=2, routed)           1.550     2.331    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[4]_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.455 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/i__carry_i_7__0/O
                         net (fo=32, routed)          3.545     6.000    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs1_out_reg[2]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.124     6.124 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__4_i_1/O
                         net (fo=15, routed)          2.284     8.408    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[23]_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.124     8.532 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out[7]_i_13/O
                         net (fo=3, routed)           0.981     9.512    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out[7]_i_13_n_0
    SLICE_X18Y24         LUT3 (Prop_lut3_I0_O)        0.150     9.662 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out[3]_i_7/O
                         net (fo=3, routed)           1.132    10.795    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out[3]_i_7_n_0
    SLICE_X18Y20         LUT6 (Prop_lut6_I2_O)        0.326    11.121 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out[2]_i_5/O
                         net (fo=1, routed)           0.442    11.563    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/imm_out_reg[1]_12
    SLICE_X18Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.687 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_out[2]_i_2/O
                         net (fo=6, routed)           3.190    14.877    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/funct3_out_reg[2]_8
    SLICE_X7Y60          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.491    98.625    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X7Y60          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[2]_rep__1/C
                         clock pessimism              0.473    99.098    
                         clock uncertainty           -0.161    98.936    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)       -0.067    98.869    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         98.869    
                         arrival time                         -14.877    
  -------------------------------------------------------------------
                         slack                                 83.992    

Slack (MET) :             84.016ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.913ns  (logic 1.248ns (7.842%)  route 14.665ns (92.158%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 98.712 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.677    -0.716    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/Q
                         net (fo=270, routed)        10.130     9.871    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/instruction_out_reg[31][3]
    SLICE_X22Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.995 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[29]_i_12/O
                         net (fo=1, routed)           0.000     9.995    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[29]_i_12_n_0
    SLICE_X22Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    10.212 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[29]_i_5/O
                         net (fo=1, routed)           1.119    11.330    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[29]_i_5_n_0
    SLICE_X19Y94         LUT6 (Prop_lut6_I3_O)        0.299    11.629 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[29]_i_2/O
                         net (fo=1, routed)           3.416    15.046    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/read_data6[29]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.152    15.198 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_F_out[29]_i_1/O
                         net (fo=1, routed)           0.000    15.198    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]_0[29]
    SLICE_X36Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    98.712    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[29]/C
                         clock pessimism              0.588    99.300    
                         clock uncertainty           -0.161    99.139    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    99.214    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[29]
  -------------------------------------------------------------------
                         required time                         99.214    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 84.016    

Slack (MET) :             84.061ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.469ns  (logic 2.163ns (13.983%)  route 13.306ns (86.017%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 98.664 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.758    -0.635    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.179 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/Q
                         net (fo=4, routed)           0.840     0.662    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RD_MEM[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.786 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_5/O
                         net (fo=2, routed)           0.658     1.444    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_5_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.568 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_2/O
                         net (fo=45, routed)          2.479     4.047    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_2_n_0
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124     4.171 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_7/O
                         net (fo=1, routed)           0.670     4.841    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_7_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.965 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_6/O
                         net (fo=78, routed)          3.547     8.512    design_1_i/myip_0/inst/risc_v/p_0_in_1[4]
    SLICE_X23Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.636 r  design_1_i/myip_0/inst/risc_v/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.636    design_1_i/myip_0/inst/risc_v/ALU_MODULE/ALU_out_reg[7]_rep_0[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.060 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           1.016    10.075    design_1_i/myip_0/inst/risc_v/data6[5]
    SLICE_X23Y24         LUT3 (Prop_lut3_I2_O)        0.331    10.406 f  design_1_i/myip_0/inst/risc_v/i___122/O
                         net (fo=1, routed)           1.164    11.571    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALUop_out_reg[1]_10
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.332    11.903 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_out[5]_i_1/O
                         net (fo=6, routed)           2.931    14.834    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/funct3_out_reg[2]_5[4]
    SLICE_X5Y67          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.530    98.664    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X5Y67          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]_rep/C
                         clock pessimism              0.473    99.137    
                         clock uncertainty           -0.161    98.975    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)       -0.081    98.894    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         98.894    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                 84.061    

Slack (MET) :             84.081ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.469ns  (logic 2.163ns (13.983%)  route 13.306ns (86.017%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 98.664 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.758    -0.635    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.179 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rd_out_reg[2]/Q
                         net (fo=4, routed)           0.840     0.662    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RD_MEM[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.786 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_5/O
                         net (fo=2, routed)           0.658     1.444    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_5_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.568 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_2/O
                         net (fo=45, routed)          2.479     4.047    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out[31]_i_2_n_0
    SLICE_X22Y39         LUT3 (Prop_lut3_I1_O)        0.124     4.171 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_7/O
                         net (fo=1, routed)           0.670     4.841    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_7_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.965 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/i__carry__0_i_6/O
                         net (fo=78, routed)          3.547     8.512    design_1_i/myip_0/inst/risc_v/p_0_in_1[4]
    SLICE_X23Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.636 r  design_1_i/myip_0/inst/risc_v/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.636    design_1_i/myip_0/inst/risc_v/ALU_MODULE/ALU_out_reg[7]_rep_0[0]
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.060 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out0_inferred__5/i__carry__0/O[1]
                         net (fo=1, routed)           1.016    10.075    design_1_i/myip_0/inst/risc_v/data6[5]
    SLICE_X23Y24         LUT3 (Prop_lut3_I2_O)        0.331    10.406 f  design_1_i/myip_0/inst/risc_v/i___122/O
                         net (fo=1, routed)           1.164    11.571    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALUop_out_reg[1]_10
    SLICE_X15Y26         LUT6 (Prop_lut6_I1_O)        0.332    11.903 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_out[5]_i_1/O
                         net (fo=6, routed)           2.931    14.834    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/funct3_out_reg[2]_5[4]
    SLICE_X5Y67          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.530    98.664    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X5Y67          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]_rep__0/C
                         clock pessimism              0.473    99.137    
                         clock uncertainty           -0.161    98.975    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)       -0.061    98.914    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                 84.081    

Slack (MET) :             84.097ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.757ns  (logic 1.248ns (7.921%)  route 14.509ns (92.079%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 98.636 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.677    -0.716    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/Q
                         net (fo=270, routed)        10.768    10.508    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/instruction_out_reg[31][3]
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.632 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[24]_i_8/O
                         net (fo=1, routed)           0.000    10.632    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[24]_i_8_n_0
    SLICE_X37Y92         MUXF7 (Prop_muxf7_I1_O)      0.217    10.849 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[24]_i_3/O
                         net (fo=1, routed)           0.803    11.652    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[24]_i_3_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.299    11.951 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[24]_i_2/O
                         net (fo=1, routed)           2.938    14.889    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/read_data6[24]
    SLICE_X27Y46         LUT3 (Prop_lut3_I0_O)        0.152    15.041 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_F_out[24]_i_1/O
                         net (fo=1, routed)           0.000    15.041    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]_0[24]
    SLICE_X27Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.502    98.636    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X27Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[24]/C
                         clock pessimism              0.588    99.224    
                         clock uncertainty           -0.161    99.063    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)        0.075    99.138    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[24]
  -------------------------------------------------------------------
                         required time                         99.138    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 84.097    

Slack (MET) :             84.272ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 1.247ns (7.987%)  route 14.367ns (92.013%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 98.712 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.677    -0.716    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/Q
                         net (fo=270, routed)        11.278    11.019    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/instruction_out_reg[31][3]
    SLICE_X41Y89         LUT6 (Prop_lut6_I2_O)        0.124    11.143 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[6]_i_8/O
                         net (fo=1, routed)           0.000    11.143    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[6]_i_8_n_0
    SLICE_X41Y89         MUXF7 (Prop_muxf7_I1_O)      0.245    11.388 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[6]_i_3/O
                         net (fo=1, routed)           1.098    12.486    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out_reg[6]_i_3_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.298    12.784 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_F_out[6]_i_2/O
                         net (fo=1, routed)           1.990    14.774    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/read_data6[6]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.124    14.898 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_F_out[6]_i_1/O
                         net (fo=1, routed)           0.000    14.898    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/instruction_out_reg[2]_0[6]
    SLICE_X37Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.578    98.712    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X37Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[6]/C
                         clock pessimism              0.588    99.300    
                         clock uncertainty           -0.161    99.139    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031    99.170    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_F_out_reg[6]
  -------------------------------------------------------------------
                         required time                         99.170    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                 84.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/PC_MODULE/riscv_clk
    SLICE_X19Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[31]/Q
                         net (fo=3, routed)           0.274    -0.114    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/out_reg[31][31]
    SLICE_X15Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.829    -0.768    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X15Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[31]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.070    -0.195    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.268ns (55.770%)  route 0.213ns (44.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.560    -0.535    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[10]/Q
                         net (fo=4, routed)           0.213    -0.181    design_1_i/myip_0/inst/risc_v/pc_ex_out_reg[31][10]
    SLICE_X18Y39         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.054 r  design_1_i/myip_0/inst/risc_v/pc_out_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.054    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[30]_0[11]
    SLICE_X18Y39         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.831    -0.766    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X18Y39         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[11]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.105    -0.163    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.592    -0.503    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.306    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/D[26]
    SLICE_X39Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.861    -0.736    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[31]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.071    -0.432    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.592    -0.503    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/RegWrite_out_reg/Q
                         net (fo=1, routed)           0.065    -0.296    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg_0
    SLICE_X36Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.861    -0.736    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                         clock pessimism              0.233    -0.503    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.075    -0.428    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.472%)  route 0.297ns (61.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.562    -0.533    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X18Y37         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[0]/Q
                         net (fo=1, routed)           0.297    -0.094    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out[0]
    SLICE_X23Y35         LUT3 (Prop_lut3_I2_O)        0.045    -0.049 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[0]_0
    SLICE_X23Y35         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.825    -0.772    design_1_i/myip_0/inst/risc_v/PC_MODULE/riscv_clk
    SLICE_X23Y35         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[0]/C
                         clock pessimism              0.498    -0.274    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.092    -0.182    design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/imm_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.192ns (36.452%)  route 0.335ns (63.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.557    -0.538    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X23Y52         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[30]/Q
                         net (fo=5, routed)           0.335    -0.062    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/Q[30]
    SLICE_X22Y43         LUT4 (Prop_lut4_I2_O)        0.051    -0.011 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/imm_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/D[9]
    SLICE_X22Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/imm_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.830    -0.767    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/imm_out_reg[9]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.107    -0.157    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/imm_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.139%)  route 0.297ns (69.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.566    -0.529    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X19Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[30]/Q
                         net (fo=2, routed)           0.297    -0.104    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[31]_1[30]
    SLICE_X17Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.829    -0.768    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X17Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[30]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.012    -0.253    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[30]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.312ns (59.480%)  route 0.213ns (40.520%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.560    -0.535    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/riscv_clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[10]/Q
                         net (fo=4, routed)           0.213    -0.181    design_1_i/myip_0/inst/risc_v/pc_ex_out_reg[31][10]
    SLICE_X18Y39         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.064 r  design_1_i/myip_0/inst/risc_v/pc_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.064    design_1_i/myip_0/inst/risc_v/pc_out_reg[11]_i_1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.010 r  design_1_i/myip_0/inst/risc_v/pc_out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.010    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[30]_0[12]
    SLICE_X18Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.765    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X18Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[12]/C
                         clock pessimism              0.498    -0.267    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.105    -0.162    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.256ns (49.267%)  route 0.264ns (50.733%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.561    -0.534    design_1_i/myip_0/inst/risc_v/PC_MODULE/riscv_clk
    SLICE_X23Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[5]_rep__1/Q
                         net (fo=83, routed)          0.264    -0.129    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/out_reg[31]_0[4]
    SLICE_X19Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.084 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/out[5]_i_5/O
                         net (fo=1, routed)           0.000    -0.084    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER_n_273
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.014 r  design_1_i/myip_0/inst/risc_v/out_reg[5]_i_1/O[0]
                         net (fo=4, routed)           0.000    -0.014    design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[8]_0[0]
    SLICE_X19Y38         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.831    -0.766    design_1_i/myip_0/inst/risc_v/PC_MODULE/riscv_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[5]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.102    -0.166    design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.532%)  route 0.321ns (69.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.564    -0.531    design_1_i/myip_0/inst/risc_v/PC_MODULE/riscv_clk
    SLICE_X19Y42         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[23]/Q
                         net (fo=3, routed)           0.321    -0.069    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/out_reg[31][23]
    SLICE_X23Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.830    -0.767    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X23Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[23]/C
                         clock pessimism              0.498    -0.269    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.047    -0.222    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[23]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X23Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y46     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/rs2_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y48     design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_A_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y48     design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_A_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y47     design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_B_out_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y47     design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_B_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y47     design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/ALU_B_out_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y45     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y34     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y34     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.058ns  (logic 1.138ns (9.438%)  route 10.920ns (90.562%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 12.982 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          2.338    11.347    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X40Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.563    12.982    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X40Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][17]/C
                         clock pessimism              0.473    13.456    
                         clock uncertainty           -0.114    13.342    
    SLICE_X40Y54         FDRE (Setup_fdre_C_CE)      -0.205    13.137    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][17]
  -------------------------------------------------------------------
                         required time                         13.137    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.040ns  (logic 1.138ns (9.452%)  route 10.902ns (90.548%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 12.982 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          2.321    11.329    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.563    12.982    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X42Y55         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][19]/C
                         clock pessimism              0.473    13.456    
                         clock uncertainty           -0.114    13.342    
    SLICE_X42Y55         FDRE (Setup_fdre_C_CE)      -0.169    13.173    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][19]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.911ns  (logic 1.138ns (9.554%)  route 10.773ns (90.446%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.906 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          2.192    11.200    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.487    12.906    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][16]/C
                         clock pessimism              0.473    13.380    
                         clock uncertainty           -0.114    13.266    
    SLICE_X35Y54         FDRE (Setup_fdre_C_CE)      -0.205    13.061    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][16]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.863ns  (logic 1.138ns (9.593%)  route 10.725ns (90.407%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 12.976 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          2.144    11.152    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.557    12.976    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X39Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][12]/C
                         clock pessimism              0.473    13.450    
                         clock uncertainty           -0.114    13.336    
    SLICE_X39Y63         FDRE (Setup_fdre_C_CE)      -0.205    13.131    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][12]
  -------------------------------------------------------------------
                         required time                         13.131    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 1.138ns (9.832%)  route 10.437ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 12.905 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          1.855    10.864    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X29Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.486    12.905    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X29Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][11]/C
                         clock pessimism              0.473    13.379    
                         clock uncertainty           -0.114    13.265    
    SLICE_X29Y56         FDRE (Setup_fdre_C_CE)      -0.205    13.060    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][11]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.502ns  (logic 1.138ns (9.894%)  route 10.364ns (90.106%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 12.905 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          1.782    10.791    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X26Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.486    12.905    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X26Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][9]/C
                         clock pessimism              0.473    13.379    
                         clock uncertainty           -0.114    13.265    
    SLICE_X26Y54         FDRE (Setup_fdre_C_CE)      -0.205    13.060    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][9]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.474ns  (logic 1.138ns (9.918%)  route 10.336ns (90.082%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 12.900 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          1.755    10.763    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.481    12.900    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X34Y65         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][14]/C
                         clock pessimism              0.473    13.374    
                         clock uncertainty           -0.114    13.260    
    SLICE_X34Y65         FDRE (Setup_fdre_C_CE)      -0.169    13.091    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][14]
  -------------------------------------------------------------------
                         required time                         13.091    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.487ns  (logic 1.138ns (9.907%)  route 10.349ns (90.093%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 12.968 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          1.768    10.776    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X43Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.549    12.968    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X43Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][10]/C
                         clock pessimism              0.473    13.442    
                         clock uncertainty           -0.114    13.328    
    SLICE_X43Y77         FDRE (Setup_fdre_C_CE)      -0.205    13.123    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][10]
  -------------------------------------------------------------------
                         required time                         13.123    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.412ns  (logic 1.138ns (9.972%)  route 10.274ns (90.028%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 12.894 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         1.606     7.412    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X19Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.536 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6/O
                         net (fo=1, routed)           1.348     8.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i___6_n_0
    SLICE_X18Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1/O
                         net (fo=32, routed)          1.693    10.702    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[9][31]_i_1_n_0
    SLICE_X22Y66         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.475    12.894    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X22Y66         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][15]/C
                         clock pessimism              0.473    13.368    
                         clock uncertainty           -0.114    13.254    
    SLICE_X22Y66         FDRE (Setup_fdre_C_CE)      -0.205    13.049    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[9][15]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[26][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.273ns  (logic 1.166ns (10.343%)  route 10.107ns (89.657%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.983 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.682    -0.711    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X8Y10          FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518    -0.193 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.182     0.990    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X11Y11         LUT6 (Prop_lut6_I1_O)        0.124     1.114 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           0.466     1.579    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_awvalid
    SLICE_X11Y11         LUT4 (Prop_lut4_I0_O)        0.124     1.703 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2/O
                         net (fo=12, routed)          3.978     5.682    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[63][31]_i_2_n_0
    SLICE_X26Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0/O
                         net (fo=118, routed)         0.956     6.762    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__1__0_n_0
    SLICE_X17Y99         MUXF7 (Prop_muxf7_S_O)       0.276     7.038 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[26][31]_i_1/O
                         net (fo=32, routed)          3.524    10.562    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[26][31]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[26][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.564    12.983    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X43Y51         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[26][12]/C
                         clock pessimism              0.473    13.457    
                         clock uncertainty           -0.114    13.343    
    SLICE_X43Y51         FDRE (Setup_fdre_C_CE)      -0.380    12.963    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[26][12]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.549%)  route 0.279ns (66.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X21Y39         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/Q
                         net (fo=576, routed)         0.279    -0.114    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/A0
    SLICE_X20Y40         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.831    -0.766    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/WCLK
    SLICE_X20Y40         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/DP/CLK
                         clock pessimism              0.248    -0.518    
    SLICE_X20Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/DP
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.549%)  route 0.279ns (66.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X21Y39         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/Q
                         net (fo=576, routed)         0.279    -0.114    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/A0
    SLICE_X20Y40         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.831    -0.766    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/WCLK
    SLICE_X20Y40         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/SP/CLK
                         clock pessimism              0.248    -0.518    
    SLICE_X20Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_30_30/SP
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.549%)  route 0.279ns (66.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X21Y39         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/Q
                         net (fo=576, routed)         0.279    -0.114    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/A0
    SLICE_X20Y40         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.831    -0.766    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/WCLK
    SLICE_X20Y40         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/DP/CLK
                         clock pessimism              0.248    -0.518    
    SLICE_X20Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/DP
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.549%)  route 0.279ns (66.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X21Y39         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[2]_rep/Q
                         net (fo=576, routed)         0.279    -0.114    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/A0
    SLICE_X20Y40         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.831    -0.766    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/WCLK
    SLICE_X20Y40         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/SP/CLK
                         clock pessimism              0.248    -0.518    
    SLICE_X20Y40         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_31_31/SP
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.800%)  route 0.276ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.565    -0.530    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X9Y37          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/Q
                         net (fo=576, routed)         0.276    -0.112    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/ADDRD1
    SLICE_X8Y37          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/WCLK
    SLICE_X8Y37          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMA/CLK
                         clock pessimism              0.248    -0.517    
    SLICE_X8Y37          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.800%)  route 0.276ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.565    -0.530    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X9Y37          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/Q
                         net (fo=576, routed)         0.276    -0.112    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/ADDRD1
    SLICE_X8Y37          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/WCLK
    SLICE_X8Y37          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMB/CLK
                         clock pessimism              0.248    -0.517    
    SLICE_X8Y37          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.800%)  route 0.276ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.565    -0.530    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X9Y37          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/Q
                         net (fo=576, routed)         0.276    -0.112    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/ADDRD1
    SLICE_X8Y37          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/WCLK
    SLICE_X8Y37          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMC/CLK
                         clock pessimism              0.248    -0.517    
    SLICE_X8Y37          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.800%)  route 0.276ns (66.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.565    -0.530    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X9Y37          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep__0/Q
                         net (fo=576, routed)         0.276    -0.112    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/ADDRD1
    SLICE_X8Y37          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/WCLK
    SLICE_X8Y37          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMD/CLK
                         clock pessimism              0.248    -0.517    
    SLICE_X8Y37          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_960_1023_27_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.178%)  route 0.228ns (61.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.559    -0.536    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X21Y37         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]_rep/Q
                         net (fo=576, routed)         0.228    -0.166    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/ADDRD2
    SLICE_X20Y36         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.827    -0.770    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/WCLK
    SLICE_X20Y36         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/RAMA/CLK
                         clock pessimism              0.248    -0.522    
    SLICE_X20Y36         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.268    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.178%)  route 0.228ns (61.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.559    -0.536    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X21Y37         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[4]_rep/Q
                         net (fo=576, routed)         0.228    -0.166    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/ADDRD2
    SLICE_X20Y36         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.827    -0.770    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/WCLK
    SLICE_X20Y36         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/RAMB/CLK
                         clock pessimism              0.248    -0.522    
    SLICE_X20Y36         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.268    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_27_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X14Y70     design_1_i/myip_0/axi_rdata_reg[31]_i_11/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X11Y29     design_1_i/myip_0/axi_rdata_reg[31]_i_11__0/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X14Y70     design_1_i/myip_0/axi_rdata_reg[31]_i_12/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X11Y29     design_1_i/myip_0/axi_rdata_reg[31]_i_12__0/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X3Y41      design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X2Y38      design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X2Y38      design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         14.286      13.286     SLICE_X3Y38      design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X6Y83      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_576_639_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X6Y83      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_576_639_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X6Y83      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_576_639_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X6Y83      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_576_639_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X10Y38     design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_448_511_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X10Y38     design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_448_511_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X10Y38     design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_448_511_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X10Y38     design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_448_511_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X8Y38      design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_640_703_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X8Y38      design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_640_703_27_29/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X8Y65      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_512_575_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X20Y78     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X20Y78     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X20Y78     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X8Y67      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_768_831_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X8Y67      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_768_831_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X16Y97     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_512_575_24_26/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X16Y97     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_512_575_24_26/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X16Y97     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_512_575_24_26/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         7.143       5.893      SLICE_X32Y48     design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.522ns  (logic 2.504ns (19.997%)  route 10.018ns (80.003%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 85.071 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.750    85.072    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y14         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    85.528 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/Q
                         net (fo=33, routed)          1.181    86.709    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/slv_reg_reg[34][22][4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.124    86.833 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_30__1/O
                         net (fo=10, routed)          1.249    88.082    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/column2/cell_3/operand0[3]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.146    88.228 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_66__0/O
                         net (fo=4, routed)           0.814    89.042    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_66__0_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.328    89.370 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__5_i_51__0/O
                         net (fo=2, routed)           0.834    90.204    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__5_i_51__0_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I2_O)        0.124    90.328 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__5_i_41__0/O
                         net (fo=1, routed)           0.556    90.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][10]_5
    SLICE_X37Y11         LUT6 (Prop_lut6_I1_O)        0.124    91.008 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__5_i_25__0/O
                         net (fo=8, routed)           1.310    92.318    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_32[25]
    SLICE_X17Y13         LUT6 (Prop_lut6_I0_O)        0.124    92.442 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[25]_i_3/O
                         net (fo=8, routed)           1.029    93.471    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/operand0[25]
    SLICE_X17Y7          LUT5 (Prop_lut5_I2_O)        0.150    93.621 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[9]_i_10/O
                         net (fo=4, routed)           0.717    94.338    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[9]_i_10_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I3_O)        0.326    94.664 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[5]_i_8/O
                         net (fo=4, routed)           1.257    95.921    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[5]_i_8_n_0
    SLICE_X12Y5          LUT3 (Prop_lut3_I0_O)        0.150    96.071 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[4]_i_6/O
                         net (fo=1, routed)           0.452    96.523    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/result00_in[4]
    SLICE_X12Y5          LUT6 (Prop_lut6_I4_O)        0.328    96.851 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[4]_i_2/O
                         net (fo=1, routed)           0.618    97.469    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_33[4]
    SLICE_X12Y8          LUT4 (Prop_lut4_I3_O)        0.124    97.593 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/result_stage/CLB_result3_out[4]_i_1/O
                         net (fo=1, routed)           0.000    97.593    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[33][0]_1[4]
    SLICE_X12Y8          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.509    98.643    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X12Y8          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[4]/C
                         clock pessimism              0.302    98.946    
                         clock uncertainty           -0.281    98.664    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.081    98.745    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.745    
                         arrival time                         -97.593    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.502ns  (logic 2.802ns (22.413%)  route 9.700ns (77.587%))
  Logic Levels:           11  (LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 98.636 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 84.992 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.670    84.992    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X34Y15         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518    85.509 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][3]/Q
                         net (fo=33, routed)          0.952    86.461    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/slv_reg_reg[34][22][0]
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.124    86.585 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_2__19/O
                         net (fo=81, routed)          1.319    87.905    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/CLB_result3_out_reg[31]_6
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.152    88.057 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__2_i_64/O
                         net (fo=4, routed)           0.749    88.806    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__2_i_64_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332    89.138 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_50__0/O
                         net (fo=4, routed)           0.775    89.913    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_50__0_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.150    90.063 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_38__0/O
                         net (fo=1, routed)           0.821    90.884    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/column2/cell_3/result00_in[18]
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.326    91.210 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_21__2/O
                         net (fo=8, routed)           1.218    92.428    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[35][3]_0[18]
    SLICE_X18Y9          LUT6 (Prop_lut6_I0_O)        0.124    92.552 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[18]_i_3/O
                         net (fo=8, routed)           1.041    93.594    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/operand0[18]
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.150    93.744 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[10]_i_10/O
                         net (fo=4, routed)           1.002    94.745    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[10]_i_10_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I1_O)        0.326    95.071 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_7/O
                         net (fo=4, routed)           0.804    95.875    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_7_n_0
    SLICE_X17Y4          LUT3 (Prop_lut3_I2_O)        0.150    96.025 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_4/O
                         net (fo=1, routed)           0.454    96.480    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/result00_in[8]
    SLICE_X18Y4          LUT6 (Prop_lut6_I2_O)        0.326    96.806 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_2/O
                         net (fo=1, routed)           0.563    97.369    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_33[8]
    SLICE_X18Y8          LUT4 (Prop_lut4_I3_O)        0.124    97.493 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/result_stage/CLB_result3_out[8]_i_1/O
                         net (fo=1, routed)           0.000    97.493    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[33][0]_1[8]
    SLICE_X18Y8          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.502    98.636    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X18Y8          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[8]/C
                         clock pessimism              0.302    98.939    
                         clock uncertainty           -0.281    98.657    
    SLICE_X18Y8          FDRE (Setup_fdre_C_D)        0.031    98.688    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[8]
  -------------------------------------------------------------------
                         required time                         98.688    
                         arrival time                         -97.493    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.405ns  (logic 2.274ns (18.331%)  route 10.131ns (81.669%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 98.637 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 85.071 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.750    85.072    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y14         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    85.528 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/Q
                         net (fo=33, routed)          1.181    86.709    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/slv_reg_reg[34][22][4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.124    86.833 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_30__1/O
                         net (fo=10, routed)          1.249    88.082    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/column2/cell_3/operand0[3]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.146    88.228 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_66__0/O
                         net (fo=4, routed)           0.819    89.047    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_66__0_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.328    89.375 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__4_i_50__0/O
                         net (fo=2, routed)           0.886    90.261    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__4_i_50__0_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    90.385 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__5_i_45__0/O
                         net (fo=1, routed)           0.573    90.958    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][10]_4
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    91.082 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__5_i_29__0/O
                         net (fo=8, routed)           1.616    92.698    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_32[24]
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.124    92.822 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[24]_i_3/O
                         net (fo=9, routed)           0.936    93.758    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/operand0[24]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.148    93.906 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_10/O
                         net (fo=4, routed)           0.852    94.758    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_10_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I3_O)        0.328    95.086 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[4]_i_8/O
                         net (fo=4, routed)           0.822    95.908    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[4]_i_8_n_0
    SLICE_X12Y5          LUT3 (Prop_lut3_I0_O)        0.124    96.032 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[3]_i_3/O
                         net (fo=1, routed)           0.493    96.526    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/result00_in[3]
    SLICE_X13Y5          LUT6 (Prop_lut6_I2_O)        0.124    96.650 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[3]_i_2/O
                         net (fo=1, routed)           0.703    97.353    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_33[3]
    SLICE_X18Y5          LUT4 (Prop_lut4_I3_O)        0.124    97.477 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/result_stage/CLB_result3_out[3]_i_1/O
                         net (fo=1, routed)           0.000    97.477    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[33][0]_1[3]
    SLICE_X18Y5          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.503    98.637    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X18Y5          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[3]/C
                         clock pessimism              0.302    98.940    
                         clock uncertainty           -0.281    98.658    
    SLICE_X18Y5          FDRE (Setup_fdre_C_D)        0.031    98.689    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.689    
                         arrival time                         -97.477    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.552ns  (logic 2.738ns (21.814%)  route 9.814ns (78.186%))
  Logic Levels:           11  (LUT3=3 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 98.708 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 84.986 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.665    84.987    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X27Y31         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.456    85.443 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][0]/Q
                         net (fo=65, routed)          1.083    86.525    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/slv_reg_reg[32][22][0]
    SLICE_X28Y22         LUT6 (Prop_lut6_I4_O)        0.124    86.649 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/i__i_7__9/O
                         net (fo=1, routed)           0.496    87.145    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_D_out_reg[1]_5
    SLICE_X28Y22         LUT6 (Prop_lut6_I5_O)        0.124    87.269 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1/O
                         net (fo=68, routed)          1.835    89.105    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out_reg[63]_5[1]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.124    89.229 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_15__1/O
                         net (fo=2, routed)           0.803    90.032    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_15__1_n_0
    SLICE_X41Y35         LUT3 (Prop_lut3_I2_O)        0.152    90.184 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__6_i_23__1/O
                         net (fo=2, routed)           0.755    90.939    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column0/cell_3/result00_in[29]
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.352    91.291 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__6_i_22__1/O
                         net (fo=1, routed)           0.452    91.743    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__6_i_22__1_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.328    92.071 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__6_i_16__1/O
                         net (fo=8, routed)           1.134    93.204    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_30[29]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124    93.328 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[29]_i_2/O
                         net (fo=10, routed)          0.931    94.260    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column1/cell_3/operand0[29]
    SLICE_X41Y20         LUT4 (Prop_lut4_I0_O)        0.150    94.410 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[17]_i_9/O
                         net (fo=2, routed)           0.707    95.116    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[17]_i_9_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.326    95.442 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[15]_i_6/O
                         net (fo=4, routed)           1.160    96.603    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[15]_i_6_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.152    96.755 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[14]_i_2/O
                         net (fo=1, routed)           0.458    97.212    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column1/cell_3/result00_in[14]
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.326    97.538 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000    97.538    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/out_31[14]
    SLICE_X41Y13         FDRE                                         r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.574    98.708    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/riscv_clk
    SLICE_X41Y13         FDRE                                         r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[14]/C
                         clock pessimism              0.302    99.011    
                         clock uncertainty           -0.281    98.729    
    SLICE_X41Y13         FDRE (Setup_fdre_C_D)        0.031    98.760    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         98.760    
                         arrival time                         -97.538    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.354ns  (logic 2.502ns (20.253%)  route 9.852ns (79.747%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 98.643 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 85.071 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.750    85.072    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y14         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    85.528 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/Q
                         net (fo=33, routed)          1.181    86.709    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/slv_reg_reg[34][22][4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.124    86.833 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_30__1/O
                         net (fo=10, routed)          1.249    88.082    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/column2/cell_3/operand0[3]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.146    88.228 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_66__0/O
                         net (fo=4, routed)           0.819    89.047    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_66__0_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.328    89.375 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__4_i_50__0/O
                         net (fo=2, routed)           0.886    90.261    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__4_i_50__0_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    90.385 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__5_i_45__0/O
                         net (fo=1, routed)           0.573    90.958    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][10]_4
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    91.082 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__5_i_29__0/O
                         net (fo=8, routed)           1.616    92.698    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_32[24]
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.124    92.822 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[24]_i_3/O
                         net (fo=9, routed)           0.936    93.758    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/operand0[24]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.148    93.906 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_10/O
                         net (fo=4, routed)           1.045    94.951    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_10_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.328    95.279 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[2]_i_6/O
                         net (fo=4, routed)           0.820    96.099    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[2]_i_6_n_0
    SLICE_X12Y6          LUT3 (Prop_lut3_I2_O)        0.148    96.247 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[2]_i_3/O
                         net (fo=1, routed)           0.575    96.822    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/result00_in[2]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.328    97.150 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[2]_i_2/O
                         net (fo=1, routed)           0.151    97.301    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_33[2]
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    97.425 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/result_stage/CLB_result3_out[2]_i_1/O
                         net (fo=1, routed)           0.000    97.425    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[33][0]_1[2]
    SLICE_X13Y7          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.509    98.643    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[2]/C
                         clock pessimism              0.302    98.946    
                         clock uncertainty           -0.281    98.664    
    SLICE_X13Y7          FDRE (Setup_fdre_C_D)        0.031    98.695    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.695    
                         arrival time                         -97.425    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.483ns  (logic 3.551ns (28.446%)  route 8.932ns (71.554%))
  Logic Levels:           17  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 98.708 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 84.995 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.674    84.996    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    85.452 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][4]/Q
                         net (fo=65, routed)          1.708    87.159    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/slv_reg_reg[32][22][3]
    SLICE_X28Y22         LUT6 (Prop_lut6_I2_O)        0.124    87.283 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/__29_carry_i_18/O
                         net (fo=1, routed)           0.593    87.876    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_D_out_reg[2]_3
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.000 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/__29_carry_i_11/O
                         net (fo=3, routed)           1.218    89.219    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column0/cell_2/operand1[2]
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    89.343 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/__29_carry_i_6/O
                         net (fo=1, routed)           0.000    89.343    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/slv_reg_reg[36][22]_0[2]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.741 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry/CO[3]
                         net (fo=1, routed)           0.000    89.741    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.855 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.855    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.969 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.969    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.083 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__2/CO[3]
                         net (fo=1, routed)           0.000    90.083    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__2_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.197 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.197    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.311 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__4/CO[3]
                         net (fo=1, routed)           0.000    90.311    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__4_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.425 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__5/CO[3]
                         net (fo=1, routed)           0.000    90.425    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.664 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__6/O[2]
                         net (fo=1, routed)           0.455    91.119    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_1_in_6[30]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.302    91.421 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_3__8/O
                         net (fo=8, routed)           1.506    92.926    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_20[30]
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.124    93.050 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_1__19/O
                         net (fo=10, routed)          1.359    94.409    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out_reg[31][13]
    SLICE_X40Y17         LUT4 (Prop_lut4_I0_O)        0.152    94.561 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[18]_i_9/O
                         net (fo=2, routed)           0.580    95.141    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[18]_i_9_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.326    95.467 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[16]_i_7/O
                         net (fo=4, routed)           1.013    96.480    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[16]_i_7_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I2_O)        0.150    96.630 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[15]_i_5/O
                         net (fo=1, routed)           0.500    97.131    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[15]_i_5_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.348    97.479 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000    97.479    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/out_31[15]
    SLICE_X42Y13         FDRE                                         r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.574    98.708    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/riscv_clk
    SLICE_X42Y13         FDRE                                         r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[15]/C
                         clock pessimism              0.302    99.011    
                         clock uncertainty           -0.281    98.729    
    SLICE_X42Y13         FDRE (Setup_fdre_C_D)        0.077    98.806    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         98.806    
                         arrival time                         -97.479    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.415ns  (logic 3.171ns (25.542%)  route 9.244ns (74.458%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 98.706 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 84.995 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.674    84.996    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456    85.452 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[32][4]/Q
                         net (fo=65, routed)          1.708    87.159    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/slv_reg_reg[32][22][3]
    SLICE_X28Y22         LUT6 (Prop_lut6_I2_O)        0.124    87.283 r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/__29_carry_i_18/O
                         net (fo=1, routed)           0.593    87.876    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/ALU_D_out_reg[2]_3
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124    88.000 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/__29_carry_i_11/O
                         net (fo=3, routed)           1.218    89.219    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column0/cell_2/operand1[2]
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124    89.343 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/__29_carry_i_6/O
                         net (fo=1, routed)           0.000    89.343    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/slv_reg_reg[36][22]_0[2]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    89.741 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry/CO[3]
                         net (fo=1, routed)           0.000    89.741    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.855 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    89.855    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__0_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.969 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__1/CO[3]
                         net (fo=1, routed)           0.000    89.969    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.083 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__2/CO[3]
                         net (fo=1, routed)           0.000    90.083    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__2_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.197 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__3/CO[3]
                         net (fo=1, routed)           0.000    90.197    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    90.510 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/column0/cell_2/unit/__29_carry__4/O[3]
                         net (fo=1, routed)           0.462    90.971    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_1_in_6[23]
    SLICE_X31Y38         LUT6 (Prop_lut6_I1_O)        0.306    91.277 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__4_i_18__1/O
                         net (fo=8, routed)           1.655    92.933    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_20[23]
    SLICE_X40Y26         LUT6 (Prop_lut6_I1_O)        0.124    93.057 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[23]_i_2/O
                         net (fo=7, routed)           1.099    94.156    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column1/cell_3/operand0[23]
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124    94.280 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[15]_i_9/O
                         net (fo=4, routed)           0.634    94.914    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[15]_i_9_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    95.038 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[9]_i_5/O
                         net (fo=4, routed)           1.163    96.201    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[9]_i_5_n_0
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.150    96.351 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.711    97.062    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column1/cell_3/result00_in[9]
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.348    97.410 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000    97.410    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/out_31[9]
    SLICE_X37Y15         FDRE                                         r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.572    98.706    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/riscv_clk
    SLICE_X37Y15         FDRE                                         r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[9]/C
                         clock pessimism              0.302    99.009    
                         clock uncertainty           -0.281    98.727    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.031    98.758    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         98.758    
                         arrival time                         -97.410    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.256ns  (logic 2.274ns (18.554%)  route 9.982ns (81.446%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 98.638 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 85.071 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.750    85.072    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y14         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    85.528 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/Q
                         net (fo=33, routed)          1.181    86.709    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/slv_reg_reg[34][22][4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.124    86.833 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_30__1/O
                         net (fo=10, routed)          1.249    88.082    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/column2/cell_3/operand0[3]
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.146    88.228 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_66__0/O
                         net (fo=4, routed)           0.819    89.047    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_66__0_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.328    89.375 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__4_i_50__0/O
                         net (fo=2, routed)           0.886    90.261    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__4_i_50__0_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I0_O)        0.124    90.385 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__5_i_45__0/O
                         net (fo=1, routed)           0.573    90.958    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][10]_4
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    91.082 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_2_out_carry__5_i_29__0/O
                         net (fo=8, routed)           1.616    92.698    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_32[24]
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.124    92.822 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[24]_i_3/O
                         net (fo=9, routed)           0.936    93.758    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/operand0[24]
    SLICE_X16Y5          LUT5 (Prop_lut5_I2_O)        0.148    93.906 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_10/O
                         net (fo=4, routed)           1.045    94.951    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[8]_i_10_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.328    95.279 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[2]_i_6/O
                         net (fo=4, routed)           0.820    96.099    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[2]_i_6_n_0
    SLICE_X12Y6          LUT3 (Prop_lut3_I0_O)        0.124    96.223 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[1]_i_3/O
                         net (fo=1, routed)           0.286    96.510    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/result00_in[1]
    SLICE_X12Y6          LUT6 (Prop_lut6_I2_O)        0.124    96.634 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[1]_i_2/O
                         net (fo=1, routed)           0.570    97.204    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_33[1]
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124    97.328 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/result_stage/CLB_result3_out[1]_i_1/O
                         net (fo=1, routed)           0.000    97.328    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[33][0]_1[1]
    SLICE_X14Y6          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.504    98.638    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X14Y6          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[1]/C
                         clock pessimism              0.302    98.941    
                         clock uncertainty           -0.281    98.659    
    SLICE_X14Y6          FDRE (Setup_fdre_C_D)        0.029    98.688    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.688    
                         arrival time                         -97.328    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.331ns  (logic 2.804ns (22.740%)  route 9.527ns (77.260%))
  Logic Levels:           11  (LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 98.637 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.723ns = ( 84.992 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.670    84.992    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X34Y15         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.518    85.509 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][3]/Q
                         net (fo=33, routed)          0.952    86.461    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/slv_reg_reg[34][22][0]
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.124    86.585 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_2__19/O
                         net (fo=81, routed)          1.319    87.905    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/CLB_result3_out_reg[31]_6
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.152    88.057 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__2_i_64/O
                         net (fo=4, routed)           0.749    88.806    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__2_i_64_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I4_O)        0.332    89.138 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_50__0/O
                         net (fo=4, routed)           0.775    89.913    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_50__0_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.150    90.063 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_38__0/O
                         net (fo=1, routed)           0.821    90.884    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/column2/cell_3/result00_in[18]
    SLICE_X39Y9          LUT6 (Prop_lut6_I2_O)        0.326    91.210 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry__3_i_21__2/O
                         net (fo=8, routed)           1.218    92.428    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[35][3]_0[18]
    SLICE_X18Y9          LUT6 (Prop_lut6_I0_O)        0.124    92.552 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[18]_i_3/O
                         net (fo=8, routed)           1.041    93.594    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/operand0[18]
    SLICE_X15Y8          LUT5 (Prop_lut5_I0_O)        0.150    93.744 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[10]_i_10/O
                         net (fo=4, routed)           0.749    94.493    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[10]_i_10_n_0
    SLICE_X16Y5          LUT6 (Prop_lut6_I3_O)        0.326    94.819 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[6]_i_9/O
                         net (fo=4, routed)           0.792    95.611    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[6]_i_9_n_0
    SLICE_X16Y4          LUT3 (Prop_lut3_I2_O)        0.150    95.761 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[6]_i_6/O
                         net (fo=1, routed)           0.623    96.385    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/column3/cell_3/result00_in[6]
    SLICE_X17Y4          LUT6 (Prop_lut6_I4_O)        0.328    96.713 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[6]_i_2/O
                         net (fo=1, routed)           0.486    97.198    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_33[6]
    SLICE_X17Y6          LUT4 (Prop_lut4_I3_O)        0.124    97.322 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/result_stage/CLB_result3_out[6]_i_1/O
                         net (fo=1, routed)           0.000    97.322    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[33][0]_1[6]
    SLICE_X17Y6          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.503    98.637    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X17Y6          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[6]/C
                         clock pessimism              0.302    98.940    
                         clock uncertainty           -0.281    98.658    
    SLICE_X17Y6          FDRE (Setup_fdre_C_D)        0.029    98.687    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.687    
                         arrival time                         -97.322    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out2_design_1_clk_wiz_0_0 rise@85.714ns)
  Data Path Delay:        12.207ns  (logic 2.050ns (16.794%)  route 10.157ns (83.206%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 98.635 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 85.071 - 85.714 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     85.714    85.714 r  
    H16                                               0.000    85.714 r  sys_clock (IN)
                         net (fo=0)                   0.000    85.714    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    87.172 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    88.457    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    81.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    83.221    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    83.322 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.750    85.072    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y14         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    85.528 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][15]/Q
                         net (fo=33, routed)          0.741    86.268    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/slv_reg_reg[34][22][4]
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124    86.392 f  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_1__26/O
                         net (fo=10, routed)          1.491    87.883    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/CLB_result3_out_reg[30]_1
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124    88.007 f  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry_i_32__0/O
                         net (fo=5, routed)           1.004    89.011    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/p_2_out_carry_i_32__0_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I1_O)        0.124    89.135 f  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_42__0/O
                         net (fo=4, routed)           1.007    90.142    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_42__0_n_0
    SLICE_X35Y4          LUT3 (Prop_lut3_I2_O)        0.124    90.266 f  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_27__1/O
                         net (fo=1, routed)           0.520    90.786    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/column2/cell_3/result00_in[4]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124    90.910 f  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/i__i_10__12/O
                         net (fo=8, routed)           1.106    92.015    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[35][3]_0[4]
    SLICE_X20Y5          LUT6 (Prop_lut6_I0_O)        0.124    92.139 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/i__i_2__21/O
                         net (fo=83, routed)          1.479    93.619    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out_reg[4][4]
    SLICE_X13Y4          LUT4 (Prop_lut4_I3_O)        0.152    93.771 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[15]_i_11/O
                         net (fo=2, routed)           0.862    94.633    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[15]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I0_O)        0.326    94.959 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[15]_i_8/O
                         net (fo=2, routed)           0.729    95.688    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[15]_i_8_n_0
    SLICE_X18Y6          LUT5 (Prop_lut5_I0_O)        0.124    95.812 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[14]_i_5/O
                         net (fo=1, routed)           0.674    96.486    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[14]_i_5_n_0
    SLICE_X18Y6          LUT6 (Prop_lut6_I4_O)        0.124    96.610 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/CLB_result3_out[14]_i_2/O
                         net (fo=1, routed)           0.544    97.155    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/risc_v/CustomHardwareModule/out_33[14]
    SLICE_X19Y9          LUT4 (Prop_lut4_I3_O)        0.124    97.279 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/result_stage/CLB_result3_out[14]_i_1/O
                         net (fo=1, routed)           0.000    97.279    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[33][0]_1[14]
    SLICE_X19Y9          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   101.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    97.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.501    98.635    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X19Y9          FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[14]/C
                         clock pessimism              0.302    98.938    
                         clock uncertainty           -0.281    98.656    
    SLICE_X19Y9          FDRE (Setup_fdre_C_D)        0.029    98.685    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/CLB_result3_out_reg[14]
  -------------------------------------------------------------------
                         required time                         98.685    
                         arrival time                         -97.279    
  -------------------------------------------------------------------
                         slack                                  1.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.528ns (71.066%)  route 0.215ns (28.934%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.563    -0.532    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_6_8/WCLK
    SLICE_X30Y39         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_6_8/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.146 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_6_8/RAMC/O
                         net (fo=1, routed)           0.215     0.069    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_448_511_6_8_n_2
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.114 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[8]_i_5/O
                         net (fo=1, routed)           0.000     0.114    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[8]_i_5_n_0
    SLICE_X27Y41         MUXF7 (Prop_muxf7_I1_O)      0.074     0.188 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     0.188    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[8]_i_2_n_0
    SLICE_X27Y41         MUXF8 (Prop_muxf8_I0_O)      0.023     0.211 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.211    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[8]
    SLICE_X27Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.832    -0.765    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X27Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/C
                         clock pessimism              0.552    -0.213    
                         clock uncertainty            0.281     0.068    
    SLICE_X27Y41         FDRE (Hold_fdre_C_D)         0.105     0.173    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_3_5/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.607ns (81.424%)  route 0.138ns (18.576%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.565    -0.530    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_3_5/WCLK
    SLICE_X30Y43         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_3_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.052 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_3_5/RAMA/O
                         net (fo=1, routed)           0.138     0.087    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_3_5_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.132 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[3]_i_7/O
                         net (fo=1, routed)           0.000     0.132    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[3]_i_7_n_0
    SLICE_X31Y44         MUXF7 (Prop_muxf7_I1_O)      0.065     0.197 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     0.197    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[3]_i_3_n_0
    SLICE_X31Y44         MUXF8 (Prop_muxf8_I1_O)      0.019     0.216 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[3]
    SLICE_X31Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X31Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[3]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.281     0.069    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     0.174    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_18_20/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.604ns (80.893%)  route 0.143ns (19.107%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.558    -0.537    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_18_20/WCLK
    SLICE_X34Y58         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_18_20/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.059 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_18_20/RAMA/O
                         net (fo=1, routed)           0.143     0.084    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_18_20_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[18]_i_6/O
                         net (fo=1, routed)           0.000     0.129    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[18]_i_6_n_0
    SLICE_X33Y57         MUXF7 (Prop_muxf7_I0_O)      0.062     0.191 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[18]_i_3/O
                         net (fo=1, routed)           0.000     0.191    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[18]_i_3_n_0
    SLICE_X33Y57         MUXF8 (Prop_muxf8_I1_O)      0.019     0.210 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.210    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[18]
    SLICE_X33Y57         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.827    -0.770    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y57         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[18]/C
                         clock pessimism              0.552    -0.218    
                         clock uncertainty            0.281     0.063    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.105     0.168    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_9_11/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.607ns (80.964%)  route 0.143ns (19.036%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.559    -0.536    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_9_11/WCLK
    SLICE_X30Y56         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_9_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.058 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_9_11/RAMA/O
                         net (fo=1, routed)           0.143     0.085    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_9_11_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.130 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[9]_i_7/O
                         net (fo=1, routed)           0.000     0.130    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[9]_i_7_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.065     0.195 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     0.195    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[9]_i_3_n_0
    SLICE_X31Y54         MUXF8 (Prop_muxf8_I1_O)      0.019     0.214 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.214    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[9]
    SLICE_X31Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.828    -0.769    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X31Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[9]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.281     0.064    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.105     0.169    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_192_255_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.525ns (69.807%)  route 0.227ns (30.193%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.565    -0.530    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_192_255_3_5/WCLK
    SLICE_X30Y44         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_192_255_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.144 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_192_255_3_5/RAMC/O
                         net (fo=1, routed)           0.227     0.083    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_192_255_3_5_n_2
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.128 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[5]_i_4/O
                         net (fo=1, routed)           0.000     0.128    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[5]_i_4_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I0_O)      0.071     0.199 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     0.199    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[5]_i_2_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.023     0.222 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.222    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[5]
    SLICE_X33Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.281     0.069    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     0.174    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_0_2/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.517ns (67.710%)  route 0.247ns (32.290%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.563    -0.532    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_0_2/WCLK
    SLICE_X32Y39         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_0_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.144 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_0_2/RAMB/O
                         net (fo=1, routed)           0.247     0.103    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_0_2_n_1
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.045     0.148 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[1]_i_7/O
                         net (fo=1, routed)           0.000     0.148    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[1]_i_7_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I1_O)      0.065     0.213 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.213    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[1]_i_3_n_0
    SLICE_X33Y43         MUXF8 (Prop_muxf8_I1_O)      0.019     0.232 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.232    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[1]
    SLICE_X33Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[1]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.281     0.069    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     0.174    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.174    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.620ns (81.364%)  route 0.142ns (18.636%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.566    -0.529    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14/WCLK
    SLICE_X34Y49         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.478    -0.051 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14/RAMA/O
                         net (fo=1, routed)           0.142     0.091    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_12_14_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.136 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[12]_i_5/O
                         net (fo=1, routed)           0.000     0.136    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[12]_i_5_n_0
    SLICE_X33Y48         MUXF7 (Prop_muxf7_I1_O)      0.074     0.210 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     0.210    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[12]_i_2_n_0
    SLICE_X33Y48         MUXF8 (Prop_muxf8_I0_O)      0.023     0.233 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.233    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[12]
    SLICE_X33Y48         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.834    -0.763    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y48         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[12]/C
                         clock pessimism              0.552    -0.211    
                         clock uncertainty            0.281     0.070    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105     0.175    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.517ns (67.471%)  route 0.249ns (32.529%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.555    -0.540    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23/WCLK
    SLICE_X20Y58         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.152 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23/RAMB/O
                         net (fo=1, routed)           0.249     0.098    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_960_1023_21_23_n_1
    SLICE_X25Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.143 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[22]_i_7/O
                         net (fo=1, routed)           0.000     0.143    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[22]_i_7_n_0
    SLICE_X25Y56         MUXF7 (Prop_muxf7_I1_O)      0.065     0.208 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     0.208    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[22]_i_3_n_0
    SLICE_X25Y56         MUXF8 (Prop_muxf8_I1_O)      0.019     0.227 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.227    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[22]
    SLICE_X25Y56         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.825    -0.772    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X25Y56         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.281     0.061    
    SLICE_X25Y56         FDRE (Hold_fdre_C_D)         0.105     0.166    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_128_191_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.527ns (68.820%)  route 0.239ns (31.180%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.559    -0.536    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_128_191_9_11/WCLK
    SLICE_X32Y54         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_128_191_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.148 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_128_191_9_11/RAMB/O
                         net (fo=1, routed)           0.239     0.091    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_128_191_9_11_n_1
    SLICE_X33Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.136 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[10]_i_4/O
                         net (fo=1, routed)           0.000     0.136    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[10]_i_4_n_0
    SLICE_X33Y54         MUXF7 (Prop_muxf7_I0_O)      0.071     0.207 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     0.207    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[10]_i_2_n_0
    SLICE_X33Y54         MUXF8 (Prop_muxf8_I0_O)      0.023     0.230 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.230    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[10]
    SLICE_X33Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.828    -0.769    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[10]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.281     0.064    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.105     0.169    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_15_17/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.530ns (68.852%)  route 0.240ns (31.148%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_15_17/WCLK
    SLICE_X32Y51         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_15_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.147 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_15_17/RAMB/O
                         net (fo=1, routed)           0.240     0.093    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_15_17_n_1
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.138 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[16]_i_5/O
                         net (fo=1, routed)           0.000     0.138    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out[16]_i_5_n_0
    SLICE_X33Y51         MUXF7 (Prop_muxf7_I1_O)      0.074     0.212 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     0.212    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[16]_i_2_n_0
    SLICE_X33Y51         MUXF8 (Prop_muxf8_I0_O)      0.023     0.235 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_out_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.235    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction[16]
    SLICE_X33Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.829    -0.768    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X33Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[16]/C
                         clock pessimism              0.552    -0.216    
                         clock uncertainty            0.281     0.065    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     0.170    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.614ns  (logic 0.965ns (9.092%)  route 9.649ns (90.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 12.996 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.647    -0.746    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X11Y74         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep__0/Q
                         net (fo=118, routed)         2.963     2.673    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[31][3]
    SLICE_X21Y44         LUT5 (Prop_lut5_I1_O)        0.153     2.826 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg[34][4]_i_2/O
                         net (fo=49, routed)          2.487     5.313    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/write_data1[4]
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.356     5.669 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[34][4]_i_1/O
                         net (fo=6, routed)           4.198     9.868    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[34][4]_i_1_n_0
    SLICE_X36Y9          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.576    12.996    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y9          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][4]/C
                         clock pessimism              0.302    13.298    
                         clock uncertainty           -0.281    13.017    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)       -0.270    12.747    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][4]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 0.960ns (9.206%)  route 9.468ns (90.794%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 12.911 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.656    -0.737    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X11Y68         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep/Q
                         net (fo=118, routed)         2.799     2.518    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[31][0]
    SLICE_X21Y46         LUT5 (Prop_lut5_I1_O)        0.152     2.670 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg[34][1]_i_2/O
                         net (fo=48, routed)          3.157     5.828    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/write_data1[1]
    SLICE_X23Y81         LUT3 (Prop_lut3_I0_O)        0.352     6.180 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[34][1]_i_1/O
                         net (fo=6, routed)           3.511     9.691    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[34][1]_i_1_n_0
    SLICE_X25Y16         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.491    12.911    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X25Y16         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][1]/C
                         clock pessimism              0.302    13.213    
                         clock uncertainty           -0.281    12.932    
    SLICE_X25Y16         FDRE (Setup_fdre_C_D)       -0.283    12.649    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][1]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.361ns  (logic 0.960ns (9.265%)  route 9.401ns (90.735%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 12.910 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.656    -0.737    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X11Y68         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep/Q
                         net (fo=118, routed)         2.799     2.518    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[31][0]
    SLICE_X21Y46         LUT5 (Prop_lut5_I1_O)        0.152     2.670 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg[34][1]_i_2/O
                         net (fo=48, routed)          3.157     5.828    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/write_data1[1]
    SLICE_X23Y81         LUT3 (Prop_lut3_I0_O)        0.352     6.180 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[34][1]_i_1/O
                         net (fo=6, routed)           3.445     9.625    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[34][1]_i_1_n_0
    SLICE_X23Y17         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.490    12.910    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y17         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][1]/C
                         clock pessimism              0.302    13.212    
                         clock uncertainty           -0.281    12.931    
    SLICE_X23Y17         FDRE (Setup_fdre_C_D)       -0.283    12.648    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[34][1]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 1.344ns (13.141%)  route 8.883ns (86.859%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 12.914 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.662    -0.731    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X7Y63          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/Q
                         net (fo=144, routed)         3.645     3.371    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26/ADDRC1
    SLICE_X32Y73         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.495 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26/RAMC/O
                         net (fo=1, routed)           1.581     5.076    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26_n_2
    SLICE_X26Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_8/O
                         net (fo=1, routed)           0.000     5.200    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_8_n_0
    SLICE_X26Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     5.417 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_4/O
                         net (fo=2, routed)           0.819     6.236    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[10]_53
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299     6.535 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_16/O
                         net (fo=1, routed)           0.403     6.938    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_16_n_0
    SLICE_X23Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.062 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_3/O
                         net (fo=48, routed)          2.434     9.496    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/DIC
    SLICE_X10Y99         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.495    12.914    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/WCLK
    SLICE_X10Y99         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/RAMC/CLK
                         clock pessimism              0.302    13.217    
                         clock uncertainty           -0.281    12.935    
    SLICE_X10Y99         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    12.604    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.224ns  (logic 0.961ns (9.399%)  route 9.263ns (90.601%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 12.906 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.649    -0.744    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X11Y76         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.288 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_multiple_out_reg_rep__6/Q
                         net (fo=119, routed)         3.668     3.381    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg_reg[31][27]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.150     3.531 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/slv_reg[34][27]_i_2/O
                         net (fo=45, routed)          3.775     7.306    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/write_data1[27]
    SLICE_X27Y81         LUT3 (Prop_lut3_I2_O)        0.355     7.661 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[34][27]_i_1/O
                         net (fo=6, routed)           1.820     9.481    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[34][27]_i_1_n_0
    SLICE_X27Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.487    12.906    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X27Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][27]/C
                         clock pessimism              0.302    13.209    
                         clock uncertainty           -0.281    12.927    
    SLICE_X27Y52         FDRE (Setup_fdre_C_D)       -0.284    12.643    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[36][27]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.172ns  (logic 1.344ns (13.213%)  route 8.828ns (86.787%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 12.914 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.662    -0.731    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X7Y63          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/Q
                         net (fo=144, routed)         3.645     3.371    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26/ADDRC1
    SLICE_X32Y73         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.495 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26/RAMC/O
                         net (fo=1, routed)           1.581     5.076    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26_n_2
    SLICE_X26Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_8/O
                         net (fo=1, routed)           0.000     5.200    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_8_n_0
    SLICE_X26Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     5.417 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_4/O
                         net (fo=2, routed)           0.819     6.236    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[10]_53
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299     6.535 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_16/O
                         net (fo=1, routed)           0.403     6.938    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_16_n_0
    SLICE_X23Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.062 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_3/O
                         net (fo=48, routed)          2.379     9.441    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_0_63_24_26/DIC
    SLICE_X8Y98          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.495    12.914    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_0_63_24_26/WCLK
    SLICE_X8Y98          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_0_63_24_26/RAMC/CLK
                         clock pessimism              0.302    13.217    
                         clock uncertainty           -0.281    12.935    
    SLICE_X8Y98          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    12.604    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 0.921ns (9.134%)  route 9.163ns (90.866%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.981 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.756    -0.637    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=42, routed)          4.469     4.288    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/write_addr[2]
    SLICE_X17Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.412 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[2][31]_i_6/O
                         net (fo=12, routed)          1.379     5.791    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[2][31]_i_6_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.915 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[10][31]_i_3/O
                         net (fo=1, routed)           0.000     5.915    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[10][31]_i_3_n_0
    SLICE_X14Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     6.132 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][31]_i_1/O
                         net (fo=32, routed)          3.315     9.447    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][31]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.562    12.981    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X41Y57         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][12]/C
                         clock pessimism              0.302    13.284    
                         clock uncertainty           -0.281    13.002    
    SLICE_X41Y57         FDRE (Setup_fdre_C_CE)      -0.380    12.622    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][12]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.084ns  (logic 0.921ns (9.134%)  route 9.163ns (90.866%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.981 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.756    -0.637    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=42, routed)          4.469     4.288    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/write_addr[2]
    SLICE_X17Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.412 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[2][31]_i_6/O
                         net (fo=12, routed)          1.379     5.791    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[2][31]_i_6_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.915 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[10][31]_i_3/O
                         net (fo=1, routed)           0.000     5.915    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[10][31]_i_3_n_0
    SLICE_X14Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     6.132 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][31]_i_1/O
                         net (fo=32, routed)          3.315     9.447    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][31]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.562    12.981    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X41Y57         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][17]/C
                         clock pessimism              0.302    13.284    
                         clock uncertainty           -0.281    13.002    
    SLICE_X41Y57         FDRE (Setup_fdre_C_CE)      -0.380    12.622    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][17]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.147ns  (logic 1.344ns (13.245%)  route 8.803ns (86.755%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.913 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.662    -0.731    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X7Y63          FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]_rep/Q
                         net (fo=144, routed)         3.645     3.371    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26/ADDRC1
    SLICE_X32Y73         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.495 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26/RAMC/O
                         net (fo=1, routed)           1.581     5.076    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_24_26_n_2
    SLICE_X26Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_8/O
                         net (fo=1, routed)           0.000     5.200    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_8_n_0
    SLICE_X26Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     5.417 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read_reg[26]_i_4/O
                         net (fo=2, routed)           0.819     6.236    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[10]_53
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.299     6.535 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_16/O
                         net (fo=1, routed)           0.403     6.938    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_16_n_0
    SLICE_X23Y69         LUT5 (Prop_lut5_I1_O)        0.124     7.062 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/slv_reg_reg_r1_0_63_24_26_i_3/O
                         net (fo=48, routed)          2.355     9.416    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/DIC
    SLICE_X10Y96         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.494    12.913    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/WCLK
    SLICE_X10Y96         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/RAMC/CLK
                         clock pessimism              0.302    13.216    
                         clock uncertainty           -0.281    12.934    
    SLICE_X10Y96         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    12.603    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[13][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out2_design_1_clk_wiz_0_0 rise@14.286ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 0.921ns (9.120%)  route 9.177ns (90.880%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 12.977 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         1.756    -0.637    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X39Y47         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/rd_out_reg[2]/Q
                         net (fo=42, routed)          4.469     4.288    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/write_addr[2]
    SLICE_X17Y99         LUT6 (Prop_lut6_I3_O)        0.124     4.412 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[2][31]_i_6/O
                         net (fo=12, routed)          1.899     6.311    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[2][31]_i_6_n_0
    SLICE_X17Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.435 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[13][31]_i_4/O
                         net (fo=1, routed)           0.000     6.435    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[13][31]_i_4_n_0
    SLICE_X17Y84         MUXF7 (Prop_muxf7_I1_O)      0.217     6.652 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[13][31]_i_1/O
                         net (fo=32, routed)          2.810     9.461    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[13][31]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[13][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     14.286    14.286 r  
    H16                                               0.000    14.286 r  sys_clock (IN)
                         net (fo=0)                   0.000    14.286    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    15.673 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.834    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     9.730 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.329    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.420 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        1.558    12.977    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X42Y64         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[13][14]/C
                         clock pessimism              0.302    13.280    
                         clock uncertainty           -0.281    12.998    
    SLICE_X42Y64         FDRE (Setup_fdre_C_CE)      -0.344    12.654    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[13][14]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.888%)  route 0.647ns (82.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.558    -0.537    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[12]/Q
                         net (fo=2, routed)           0.647     0.252    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_ex_out_reg[31][12]
    SLICE_X21Y31         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.823    -0.774    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][12]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.281     0.059    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.061     0.120    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][12]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.396%)  route 0.670ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.561    -0.534    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[7]/Q
                         net (fo=1, routed)           0.670     0.277    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/PC_out_reg[31][7]
    SLICE_X19Y35         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][7]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.281     0.064    
    SLICE_X19Y35         FDRE (Hold_fdre_C_D)         0.076     0.140    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][7]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.315%)  route 0.673ns (82.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/riscv_clk
    SLICE_X35Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[15]/Q
                         net (fo=1, routed)           0.673     0.285    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/PC_out_reg[31][15]
    SLICE_X33Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.833    -0.764    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X33Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][15]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.281     0.069    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.076     0.145    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][15]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[39][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.061%)  route 0.640ns (81.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.583    -0.512    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/riscv_clk
    SLICE_X37Y29         FDRE                                         r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[63]/Q
                         net (fo=9, routed)           0.640     0.269    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/buff2[31]
    SLICE_X29Y33         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[39][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.826    -0.771    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X29Y33         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[39][31]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.281     0.062    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.066     0.128    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[39][31]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.469%)  route 0.666ns (82.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.560    -0.535    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X21Y38         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[10]/Q
                         net (fo=2, routed)           0.666     0.273    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_out_reg[31][10]
    SLICE_X22Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X22Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][10]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.281     0.064    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.066     0.130    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][10]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[39][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.942%)  route 0.645ns (82.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.583    -0.512    design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/riscv_clk
    SLICE_X36Y20         FDRE                                         r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  design_1_i/myip_0/inst/risc_v/CustomHardwareModule/pipe/data_out_reg[33]/Q
                         net (fo=9, routed)           0.645     0.274    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/buff2[1]
    SLICE_X25Y17         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[39][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.822    -0.775    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X25Y17         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[39][1]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.281     0.058    
    SLICE_X25Y17         FDRE (Hold_fdre_C_D)         0.072     0.130    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[39][1]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.839%)  route 0.649ns (82.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.560    -0.535    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[30]/Q
                         net (fo=2, routed)           0.649     0.256    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_ex_out_reg[31][30]
    SLICE_X17Y53         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X17Y53         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][30]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.281     0.064    
    SLICE_X17Y53         FDRE (Hold_fdre_C_D)         0.047     0.111    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][30]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.312%)  route 0.673ns (82.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.561    -0.534    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X31Y34         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[0]/Q
                         net (fo=2, routed)           0.673     0.281    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_out_reg[31][0]
    SLICE_X31Y33         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.826    -0.771    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X31Y33         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][0]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.281     0.062    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.070     0.132    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][0]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.128ns (17.306%)  route 0.612ns (82.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.564    -0.531    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/riscv_clk
    SLICE_X19Y40         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.403 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[17]/Q
                         net (fo=2, routed)           0.612     0.209    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_out_reg[31][17]
    SLICE_X21Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.831    -0.766    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X21Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][17]/C
                         clock pessimism              0.552    -0.214    
                         clock uncertainty            0.281     0.067    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)        -0.007     0.060    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][17]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.141ns (17.089%)  route 0.684ns (82.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=963, routed)         0.562    -0.533    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/riscv_clk
    SLICE_X23Y46         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[21]/Q
                         net (fo=2, routed)           0.684     0.292    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_ex_out_reg[31][21]
    SLICE_X22Y46         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=6926, routed)        0.830    -0.767    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X22Y46         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][21]/C
                         clock pessimism              0.552    -0.215    
                         clock uncertainty            0.281     0.066    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.076     0.142    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][21]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.150    





