Analysis & Synthesis report for DCache
Thu Nov 18 09:08:16 2010
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated
 15. Source assignments for DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated
 16. Source assignments for DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated
 17. Source assignments for DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated
 18. Source assignments for DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated
 19. Source assignments for DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated
 20. Source assignments for DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated
 21. Source assignments for DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated
 22. Parameter Settings for User Entity Instance: DataMux:CacheDataInputMux1
 23. Parameter Settings for User Entity Instance: DataMux:CacheDataInputMux2
 24. Parameter Settings for User Entity Instance: DataMux:RamDataMux
 25. Parameter Settings for User Entity Instance: TagRam:TagRam
 26. Parameter Settings for User Entity Instance: ValidRam:ValidRam
 27. Parameter Settings for User Entity Instance: DataRam:DataRam_D00
 28. Parameter Settings for User Entity Instance: DataRam:DataRam_D01
 29. Parameter Settings for User Entity Instance: DataRam:DataRam_D02
 30. Parameter Settings for User Entity Instance: DataRam:DataRam_D03
 31. Parameter Settings for User Entity Instance: DataRam:DataRam_D10
 32. Parameter Settings for User Entity Instance: DataRam:DataRam_D11
 33. Parameter Settings for User Entity Instance: DataRam:DataRam_D12
 34. Parameter Settings for User Entity Instance: DataRam:DataRam_D13
 35. Parameter Settings for User Entity Instance: Comparator:Comparator
 36. Parameter Settings for User Entity Instance: DCacheControl:DCacheControl
 37. Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D00|altsyncram:DataRam_rtl_0
 38. Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D10|altsyncram:DataRam_rtl_1
 39. Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D01|altsyncram:DataRam_rtl_2
 40. Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D11|altsyncram:DataRam_rtl_3
 41. Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D02|altsyncram:DataRam_rtl_4
 42. Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D12|altsyncram:DataRam_rtl_5
 43. Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D03|altsyncram:DataRam_rtl_6
 44. Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D13|altsyncram:DataRam_rtl_7
 45. altsyncram Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "WriteBuffer:WriteBuffer"
 47. Port Connectivity Checks: "DCacheControl:DCacheControl"
 48. Port Connectivity Checks: "ValidRam:ValidRam"
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 18 09:08:16 2010     ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                      ; DCache                                    ;
; Top-level Entity Name              ; DCache                                    ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 1,824                                     ;
;     Total combinational functions  ; 1,176                                     ;
;     Dedicated logic registers      ; 859                                       ;
; Total registers                    ; 859                                       ;
; Total pins                         ; 147                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 1,024                                     ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DCache             ; DCache             ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+---------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ;
+---------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+
; ../WriteBufferControl.v                                       ; yes             ; User Verilog HDL File        ; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/WriteBufferControl.v               ;
; ../WriteBuffer.v                                              ; yes             ; User Verilog HDL File        ; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/WriteBuffer.v                      ;
; ../ram.v                                                      ; yes             ; User Verilog HDL File        ; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/ram.v                              ;
; ../misc.v                                                     ; yes             ; User Verilog HDL File        ; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/misc.v                             ;
; ../DCacheControl.v                                            ; yes             ; User Verilog HDL File        ; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/DCacheControl.v                    ;
; ../DCache.v                                                   ; yes             ; User Verilog HDL File        ; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/DCache.v                           ;
; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/cache.h ; yes             ; Auto-Found Unspecified File  ; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/cache.h                            ;
; MIPS1000_defines.v                                            ; yes             ; Auto-Found Verilog HDL File  ; /share/jinz/MIPS/mips_sram_s3/sim_src/include/MIPS1000_defines.v                         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                 ; /usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altsyncram.tdf     ;
; db/altsyncram_4lg1.tdf                                        ; yes             ; Auto-Generated Megafunction  ; /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/altera_proj/db/altsyncram_4lg1.tdf ;
+---------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,824 ;
;                                             ;       ;
; Total combinational functions               ; 1176  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 942   ;
;     -- 3 input functions                    ; 186   ;
;     -- <=2 input functions                  ; 48    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1176  ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 859   ;
;     -- Dedicated logic registers            ; 859   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 147   ;
; Total memory bits                           ; 1024  ;
; Maximum fan-out node                        ; Clk   ;
; Maximum fan-out                             ; 923   ;
; Total fan-out                               ; 7566  ;
; Average fan-out                             ; 3.37  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+--------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |DCache                                    ; 1176 (205)        ; 859 (0)      ; 1024        ; 0          ; 0            ; 0       ; 0         ; 147  ; 0            ; |DCache                                                                             ;              ;
;    |DCacheControl:DCacheControl|           ; 71 (71)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DCacheControl:DCacheControl                                                 ;              ;
;    |DataMux:CacheDataInputMux2|            ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataMux:CacheDataInputMux2                                                  ;              ;
;    |DataRam:DataRam_D00|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D00                                                         ;              ;
;       |altsyncram:DataRam_rtl_0|           ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D00|altsyncram:DataRam_rtl_0                                ;              ;
;          |altsyncram_4lg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated ;              ;
;    |DataRam:DataRam_D01|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D01                                                         ;              ;
;       |altsyncram:DataRam_rtl_2|           ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D01|altsyncram:DataRam_rtl_2                                ;              ;
;          |altsyncram_4lg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated ;              ;
;    |DataRam:DataRam_D02|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D02                                                         ;              ;
;       |altsyncram:DataRam_rtl_4|           ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D02|altsyncram:DataRam_rtl_4                                ;              ;
;          |altsyncram_4lg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated ;              ;
;    |DataRam:DataRam_D03|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D03                                                         ;              ;
;       |altsyncram:DataRam_rtl_6|           ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D03|altsyncram:DataRam_rtl_6                                ;              ;
;          |altsyncram_4lg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated ;              ;
;    |DataRam:DataRam_D10|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D10                                                         ;              ;
;       |altsyncram:DataRam_rtl_1|           ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D10|altsyncram:DataRam_rtl_1                                ;              ;
;          |altsyncram_4lg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated ;              ;
;    |DataRam:DataRam_D11|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D11                                                         ;              ;
;       |altsyncram:DataRam_rtl_3|           ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D11|altsyncram:DataRam_rtl_3                                ;              ;
;          |altsyncram_4lg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated ;              ;
;    |DataRam:DataRam_D12|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D12                                                         ;              ;
;       |altsyncram:DataRam_rtl_5|           ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D12|altsyncram:DataRam_rtl_5                                ;              ;
;          |altsyncram_4lg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated ;              ;
;    |DataRam:DataRam_D13|                   ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D13                                                         ;              ;
;       |altsyncram:DataRam_rtl_7|           ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D13|altsyncram:DataRam_rtl_7                                ;              ;
;          |altsyncram_4lg1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated ;              ;
;    |TagRam:TagRam|                         ; 291 (291)         ; 425 (425)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|TagRam:TagRam                                                               ;              ;
;    |ValidRam:ValidRam|                     ; 42 (42)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|ValidRam:ValidRam                                                           ;              ;
;    |WriteBuffer:WriteBuffer|               ; 479 (157)         ; 400 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer                                                     ;              ;
;       |wb_mem_B8:wb_m0|                    ; 23 (23)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0                                     ;              ;
;       |wb_mem_B8:wb_m1|                    ; 21 (21)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1                                     ;              ;
;       |wb_mem_B8:wb_m2|                    ; 21 (21)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2                                     ;              ;
;       |wb_mem_B8:wb_m3|                    ; 21 (21)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3                                     ;              ;
;       |wb_mem_B8:wb_m4|                    ; 24 (24)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4                                     ;              ;
;       |wb_mem_B8:wb_m5|                    ; 21 (21)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5                                     ;              ;
;       |wb_mem_B8:wb_m6|                    ; 21 (21)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6                                     ;              ;
;       |wb_mem_B8:wb_m7|                    ; 21 (21)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7                                     ;              ;
;       |wb_tag_B27:wb_t|                    ; 90 (90)           ; 108 (108)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_tag_B27:wb_t                                     ;              ;
;       |wb_tagval_B1:wb_tv|                 ; 9 (9)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_tagval_B1:wb_tv                                  ;              ;
;       |wb_val_B1:wb_v0|                    ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_val_B1:wb_v0                                     ;              ;
;       |wb_val_B1:wb_v1|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_val_B1:wb_v1                                     ;              ;
;       |wb_val_B1:wb_v2|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_val_B1:wb_v2                                     ;              ;
;       |wb_val_B1:wb_v3|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_val_B1:wb_v3                                     ;              ;
;       |wb_val_B1:wb_v4|                    ; 7 (7)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_val_B1:wb_v4                                     ;              ;
;       |wb_val_B1:wb_v5|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_val_B1:wb_v5                                     ;              ;
;       |wb_val_B1:wb_v6|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_val_B1:wb_v6                                     ;              ;
;       |wb_val_B1:wb_v7|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBuffer:WriteBuffer|wb_val_B1:wb_v7                                     ;              ;
;    |WriteBufferControl:WriteBufferControl| ; 56 (56)           ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCache|WriteBufferControl:WriteBufferControl                                       ;              ;
+--------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; WriteBufferControl:WriteBufferControl|wb_valid         ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+--------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                              ;
+--------------------------------------------------------+-----------------------------------------------------------------+
; DCacheControl:DCacheControl|FillMask[0]                ; Merged with DCacheControl:DCacheControl|FillMask[1]             ;
; WriteBufferControl:WriteBufferControl|FlushCount[1..2] ; Merged with WriteBufferControl:WriteBufferControl|FlushCount[0] ;
; DCacheControl:DCacheControl|FillMask[6]                ; Merged with DCacheControl:DCacheControl|FillMask[7]             ;
; DCacheControl:DCacheControl|FillMask[4]                ; Merged with DCacheControl:DCacheControl|FillMask[5]             ;
; DCacheControl:DCacheControl|FillMask[2]                ; Merged with DCacheControl:DCacheControl|FillMask[3]             ;
; WriteBufferControl:WriteBufferControl|FlushCount[0]    ; Stuck at GND due to stuck port data_in                          ;
; Total Number of Removed Registers = 7                  ;                                                                 ;
+--------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 859   ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 770   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                          ;
+--------------------------------+-------------------------------+------+
; Register Name                  ; Megafunction                  ; Type ;
+--------------------------------+-------------------------------+------+
; DataRam:DataRam_D00|DataOut[0] ; DataRam:DataRam_D00|DataRam~0 ; RAM  ;
; DataRam:DataRam_D00|DataOut[1] ; DataRam:DataRam_D00|DataRam~0 ; RAM  ;
; DataRam:DataRam_D00|DataOut[2] ; DataRam:DataRam_D00|DataRam~0 ; RAM  ;
; DataRam:DataRam_D00|DataOut[3] ; DataRam:DataRam_D00|DataRam~0 ; RAM  ;
; DataRam:DataRam_D00|DataOut[4] ; DataRam:DataRam_D00|DataRam~0 ; RAM  ;
; DataRam:DataRam_D00|DataOut[5] ; DataRam:DataRam_D00|DataRam~0 ; RAM  ;
; DataRam:DataRam_D00|DataOut[6] ; DataRam:DataRam_D00|DataRam~0 ; RAM  ;
; DataRam:DataRam_D00|DataOut[7] ; DataRam:DataRam_D00|DataRam~0 ; RAM  ;
; DataRam:DataRam_D10|DataOut[0] ; DataRam:DataRam_D10|DataRam~0 ; RAM  ;
; DataRam:DataRam_D10|DataOut[1] ; DataRam:DataRam_D10|DataRam~0 ; RAM  ;
; DataRam:DataRam_D10|DataOut[2] ; DataRam:DataRam_D10|DataRam~0 ; RAM  ;
; DataRam:DataRam_D10|DataOut[3] ; DataRam:DataRam_D10|DataRam~0 ; RAM  ;
; DataRam:DataRam_D10|DataOut[4] ; DataRam:DataRam_D10|DataRam~0 ; RAM  ;
; DataRam:DataRam_D10|DataOut[5] ; DataRam:DataRam_D10|DataRam~0 ; RAM  ;
; DataRam:DataRam_D10|DataOut[6] ; DataRam:DataRam_D10|DataRam~0 ; RAM  ;
; DataRam:DataRam_D10|DataOut[7] ; DataRam:DataRam_D10|DataRam~0 ; RAM  ;
; DataRam:DataRam_D01|DataOut[0] ; DataRam:DataRam_D01|DataRam~0 ; RAM  ;
; DataRam:DataRam_D01|DataOut[1] ; DataRam:DataRam_D01|DataRam~0 ; RAM  ;
; DataRam:DataRam_D01|DataOut[2] ; DataRam:DataRam_D01|DataRam~0 ; RAM  ;
; DataRam:DataRam_D01|DataOut[3] ; DataRam:DataRam_D01|DataRam~0 ; RAM  ;
; DataRam:DataRam_D01|DataOut[4] ; DataRam:DataRam_D01|DataRam~0 ; RAM  ;
; DataRam:DataRam_D01|DataOut[5] ; DataRam:DataRam_D01|DataRam~0 ; RAM  ;
; DataRam:DataRam_D01|DataOut[6] ; DataRam:DataRam_D01|DataRam~0 ; RAM  ;
; DataRam:DataRam_D01|DataOut[7] ; DataRam:DataRam_D01|DataRam~0 ; RAM  ;
; DataRam:DataRam_D11|DataOut[0] ; DataRam:DataRam_D11|DataRam~0 ; RAM  ;
; DataRam:DataRam_D11|DataOut[1] ; DataRam:DataRam_D11|DataRam~0 ; RAM  ;
; DataRam:DataRam_D11|DataOut[2] ; DataRam:DataRam_D11|DataRam~0 ; RAM  ;
; DataRam:DataRam_D11|DataOut[3] ; DataRam:DataRam_D11|DataRam~0 ; RAM  ;
; DataRam:DataRam_D11|DataOut[4] ; DataRam:DataRam_D11|DataRam~0 ; RAM  ;
; DataRam:DataRam_D11|DataOut[5] ; DataRam:DataRam_D11|DataRam~0 ; RAM  ;
; DataRam:DataRam_D11|DataOut[6] ; DataRam:DataRam_D11|DataRam~0 ; RAM  ;
; DataRam:DataRam_D11|DataOut[7] ; DataRam:DataRam_D11|DataRam~0 ; RAM  ;
; DataRam:DataRam_D02|DataOut[0] ; DataRam:DataRam_D02|DataRam~0 ; RAM  ;
; DataRam:DataRam_D02|DataOut[1] ; DataRam:DataRam_D02|DataRam~0 ; RAM  ;
; DataRam:DataRam_D02|DataOut[2] ; DataRam:DataRam_D02|DataRam~0 ; RAM  ;
; DataRam:DataRam_D02|DataOut[3] ; DataRam:DataRam_D02|DataRam~0 ; RAM  ;
; DataRam:DataRam_D02|DataOut[4] ; DataRam:DataRam_D02|DataRam~0 ; RAM  ;
; DataRam:DataRam_D02|DataOut[5] ; DataRam:DataRam_D02|DataRam~0 ; RAM  ;
; DataRam:DataRam_D02|DataOut[6] ; DataRam:DataRam_D02|DataRam~0 ; RAM  ;
; DataRam:DataRam_D02|DataOut[7] ; DataRam:DataRam_D02|DataRam~0 ; RAM  ;
; DataRam:DataRam_D12|DataOut[0] ; DataRam:DataRam_D12|DataRam~0 ; RAM  ;
; DataRam:DataRam_D12|DataOut[1] ; DataRam:DataRam_D12|DataRam~0 ; RAM  ;
; DataRam:DataRam_D12|DataOut[2] ; DataRam:DataRam_D12|DataRam~0 ; RAM  ;
; DataRam:DataRam_D12|DataOut[3] ; DataRam:DataRam_D12|DataRam~0 ; RAM  ;
; DataRam:DataRam_D12|DataOut[4] ; DataRam:DataRam_D12|DataRam~0 ; RAM  ;
; DataRam:DataRam_D12|DataOut[5] ; DataRam:DataRam_D12|DataRam~0 ; RAM  ;
; DataRam:DataRam_D12|DataOut[6] ; DataRam:DataRam_D12|DataRam~0 ; RAM  ;
; DataRam:DataRam_D12|DataOut[7] ; DataRam:DataRam_D12|DataRam~0 ; RAM  ;
; DataRam:DataRam_D03|DataOut[0] ; DataRam:DataRam_D03|DataRam~0 ; RAM  ;
; DataRam:DataRam_D03|DataOut[1] ; DataRam:DataRam_D03|DataRam~0 ; RAM  ;
; DataRam:DataRam_D03|DataOut[2] ; DataRam:DataRam_D03|DataRam~0 ; RAM  ;
; DataRam:DataRam_D03|DataOut[3] ; DataRam:DataRam_D03|DataRam~0 ; RAM  ;
; DataRam:DataRam_D03|DataOut[4] ; DataRam:DataRam_D03|DataRam~0 ; RAM  ;
; DataRam:DataRam_D03|DataOut[5] ; DataRam:DataRam_D03|DataRam~0 ; RAM  ;
; DataRam:DataRam_D03|DataOut[6] ; DataRam:DataRam_D03|DataRam~0 ; RAM  ;
; DataRam:DataRam_D03|DataOut[7] ; DataRam:DataRam_D03|DataRam~0 ; RAM  ;
; DataRam:DataRam_D13|DataOut[0] ; DataRam:DataRam_D13|DataRam~0 ; RAM  ;
; DataRam:DataRam_D13|DataOut[1] ; DataRam:DataRam_D13|DataRam~0 ; RAM  ;
; DataRam:DataRam_D13|DataOut[2] ; DataRam:DataRam_D13|DataRam~0 ; RAM  ;
; DataRam:DataRam_D13|DataOut[3] ; DataRam:DataRam_D13|DataRam~0 ; RAM  ;
; DataRam:DataRam_D13|DataOut[4] ; DataRam:DataRam_D13|DataRam~0 ; RAM  ;
; DataRam:DataRam_D13|DataOut[5] ; DataRam:DataRam_D13|DataRam~0 ; RAM  ;
; DataRam:DataRam_D13|DataOut[6] ; DataRam:DataRam_D13|DataRam~0 ; RAM  ;
; DataRam:DataRam_D13|DataOut[7] ; DataRam:DataRam_D13|DataRam~0 ; RAM  ;
+--------------------------------+-------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DCache|DCacheControl:DCacheControl|FillMask[3]               ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[15][20]                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[14][18]                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[13][15]                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[12][15]                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[11][15]                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[10][18]                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[9][6]                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[8][2]                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[7][9]                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[6][17]                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[5][24]                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[4][21]                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[3][12]                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[2][9]                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[1][17]                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DCache|TagRam:TagRam|TagRam[0][22]                           ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |DCache|WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[3][21] ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |DCache|WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[2][6]  ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |DCache|WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[1][13] ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |DCache|WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|wb_tag[0][28] ;
; 16:1               ; 26 bits   ; 260 LEs       ; 260 LEs              ; 0 LEs                  ; Yes        ; |DCache|TagRam:TagRam|TagOut[17]                              ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |DCache|DCacheControl:DCacheControl|Count[0]                  ;
; 20:1               ; 3 bits    ; 39 LEs        ; 9 LEs                ; 30 LEs                 ; Yes        ; |DCache|WriteBufferControl:WriteBufferControl|FlushCount[4]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DCache|wb_addr[3]                                            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |DCache|wb_addr[13]                                           ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DCache|WriteBuffer:WriteBuffer|wb_tag_B27:wb_t|Mux0          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DCache|DData[18]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DCache|RamWrite[6]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DCache|RamWrite[3]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DCache|BTData[0]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DCache|MergeDataIn[2]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DCache|MergeDataIn[15]                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DCache|WriteBuffer:WriteBuffer|wb_data_valid[1]              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; No         ; |DCache|WriteBufferControl:WriteBufferControl|Selector4       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DataRam:DataRam_D00|altsyncram:DataRam_rtl_0|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DataRam:DataRam_D10|altsyncram:DataRam_rtl_1|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DataRam:DataRam_D01|altsyncram:DataRam_rtl_2|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DataRam:DataRam_D11|altsyncram:DataRam_rtl_3|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DataRam:DataRam_D02|altsyncram:DataRam_rtl_4|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DataRam:DataRam_D12|altsyncram:DataRam_rtl_5|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DataRam:DataRam_D03|altsyncram:DataRam_rtl_6|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DataRam:DataRam_D13|altsyncram:DataRam_rtl_7|altsyncram_4lg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMux:CacheDataInputMux1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATAWIDTH      ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMux:CacheDataInputMux2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATAWIDTH      ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMux:RamDataMux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATAWIDTH      ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TagRam:TagRam ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                    ;
; INDEX          ; 4     ; Signed Integer                    ;
; TAG            ; 25    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ValidRam:ValidRam ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                        ;
; INDEX          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRam:DataRam_D00 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                          ;
; INDEX          ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRam:DataRam_D01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                          ;
; INDEX          ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRam:DataRam_D02 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                          ;
; INDEX          ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRam:DataRam_D03 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                          ;
; INDEX          ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRam:DataRam_D10 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                          ;
; INDEX          ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRam:DataRam_D11 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                          ;
; INDEX          ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRam:DataRam_D12 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                          ;
; INDEX          ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRam:DataRam_D13 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; CACHESIZE      ; 16    ; Signed Integer                          ;
; INDEX          ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Comparator:Comparator ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; TAG            ; 25    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DCacheControl:DCacheControl ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; FILL_MASK_SIZE ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D00|altsyncram:DataRam_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D10|altsyncram:DataRam_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D01|altsyncram:DataRam_rtl_2 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D11|altsyncram:DataRam_rtl_3 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D02|altsyncram:DataRam_rtl_4 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D12|altsyncram:DataRam_rtl_5 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D03|altsyncram:DataRam_rtl_6 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataRam:DataRam_D13|altsyncram:DataRam_rtl_7 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4lg1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 8                                            ;
; Entity Instance                           ; DataRam:DataRam_D00|altsyncram:DataRam_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; DataRam:DataRam_D10|altsyncram:DataRam_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; DataRam:DataRam_D01|altsyncram:DataRam_rtl_2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; DataRam:DataRam_D11|altsyncram:DataRam_rtl_3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; DataRam:DataRam_D02|altsyncram:DataRam_rtl_4 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; DataRam:DataRam_D12|altsyncram:DataRam_rtl_5 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; DataRam:DataRam_D03|altsyncram:DataRam_rtl_6 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
; Entity Instance                           ; DataRam:DataRam_D13|altsyncram:DataRam_rtl_7 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WriteBuffer:WriteBuffer"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_mem_addr[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DCacheControl:DCacheControl"                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; DDataSelect ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Miss        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ValidRam:ValidRam" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; ValidIn ; Input ; Info     ; Stuck at VCC     ;
+---------+-------+----------+------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Thu Nov 18 09:08:06 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DCache -c DCache
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: Found 1 design units, including 1 entities, in source file /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/WriteBufferControl.v
    Info: Found entity 1: WriteBufferControl
Info: Found 5 design units, including 5 entities, in source file /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/WriteBuffer.v
    Info: Found entity 1: wb_val_B1
    Info: Found entity 2: wb_tagval_B1
    Info: Found entity 3: wb_tag_B27
    Info: Found entity 4: wb_mem_B8
    Info: Found entity 5: WriteBuffer
Info: Found 3 design units, including 3 entities, in source file /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/ram.v
    Info: Found entity 1: TagRam
    Info: Found entity 2: ValidRam
    Info: Found entity 3: DataRam
Info: Found 3 design units, including 3 entities, in source file /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/misc.v
    Info: Found entity 1: Comparator
    Info: Found entity 2: DataMux
    Info: Found entity 3: DataMux4
Info: Found 1 design units, including 1 entities, in source file /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/DCacheControl.v
    Info: Found entity 1: DCacheControl
Info: Found 1 design units, including 1 entities, in source file /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/DCache.v
    Info: Found entity 1: DCache
Info: Elaborating entity "DCache" for the top level hierarchy
Info: Elaborating entity "DataMux" for hierarchy "DataMux:CacheDataInputMux1"
Info: Elaborating entity "TagRam" for hierarchy "TagRam:TagRam"
Info: Elaborating entity "ValidRam" for hierarchy "ValidRam:ValidRam"
Info: Elaborating entity "DataRam" for hierarchy "DataRam:DataRam_D00"
Info: Elaborating entity "Comparator" for hierarchy "Comparator:Comparator"
Info: Elaborating entity "DCacheControl" for hierarchy "DCacheControl:DCacheControl"
Warning (10036): Verilog HDL or VHDL warning at DCacheControl.v(55): object "WSCLoad" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DCacheControl.v(375): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "WriteBufferControl" for hierarchy "WriteBufferControl:WriteBufferControl"
Info: Elaborating entity "WriteBuffer" for hierarchy "WriteBuffer:WriteBuffer"
Info: Elaborating entity "wb_mem_B8" for hierarchy "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7"
Info: Elaborating entity "wb_tag_B27" for hierarchy "WriteBuffer:WriteBuffer|wb_tag_B27:wb_t"
Info: Elaborating entity "wb_tagval_B1" for hierarchy "WriteBuffer:WriteBuffer|wb_tagval_B1:wb_tv"
Info: Elaborating entity "wb_val_B1" for hierarchy "WriteBuffer:WriteBuffer|wb_val_B1:wb_v7"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[8]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[9]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[10]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[11]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[12]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[13]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[14]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[15]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[16]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[17]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[18]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[19]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[20]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[21]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[22]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[23]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[24]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[25]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[26]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[27]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[28]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[29]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[30]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "WriteBuffer:WriteBuffer|wb_mem_addr[31]" feeding internal logic into a wire
Info: Found 8 instances of uninferred RAM logic
    Info: RAM logic "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m0|wb_mem" is uninferred due to inappropriate RAM size
    Info: RAM logic "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m4|wb_mem" is uninferred due to inappropriate RAM size
    Info: RAM logic "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m1|wb_mem" is uninferred due to inappropriate RAM size
    Info: RAM logic "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m5|wb_mem" is uninferred due to inappropriate RAM size
    Info: RAM logic "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m2|wb_mem" is uninferred due to inappropriate RAM size
    Info: RAM logic "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m6|wb_mem" is uninferred due to inappropriate RAM size
    Info: RAM logic "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m3|wb_mem" is uninferred due to inappropriate RAM size
    Info: RAM logic "WriteBuffer:WriteBuffer|wb_mem_B8:wb_m7|wb_mem" is uninferred due to inappropriate RAM size
Info: Inferred 8 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "DataRam:DataRam_D00|DataRam~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "DataRam:DataRam_D10|DataRam~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "DataRam:DataRam_D01|DataRam~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "DataRam:DataRam_D11|DataRam~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "DataRam:DataRam_D02|DataRam~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "DataRam:DataRam_D12|DataRam~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "DataRam:DataRam_D03|DataRam~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "DataRam:DataRam_D13|DataRam~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 16
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "DataRam:DataRam_D00|altsyncram:DataRam_rtl_0"
Info: Instantiated megafunction "DataRam:DataRam_D00|altsyncram:DataRam_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_B" = "16"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4lg1.tdf
    Info: Found entity 1: altsyncram_4lg1
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "wb_data[0]" to the node "BTData[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[1]" to the node "BTData[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[2]" to the node "BTData[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[3]" to the node "BTData[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[4]" to the node "BTData[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[5]" to the node "BTData[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[6]" to the node "BTData[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[7]" to the node "BTData[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[8]" to the node "BTData[8]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[9]" to the node "BTData[9]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[10]" to the node "BTData[10]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[11]" to the node "BTData[11]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[12]" to the node "BTData[12]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[13]" to the node "BTData[13]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[14]" to the node "BTData[14]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[15]" to the node "BTData[15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[16]" to the node "BTData[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[17]" to the node "BTData[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[18]" to the node "BTData[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[19]" to the node "BTData[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[20]" to the node "BTData[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[21]" to the node "BTData[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[22]" to the node "BTData[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[23]" to the node "BTData[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[24]" to the node "BTData[8]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[25]" to the node "BTData[9]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[26]" to the node "BTData[10]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[27]" to the node "BTData[11]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[28]" to the node "BTData[12]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[29]" to the node "BTData[13]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[30]" to the node "BTData[14]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "wb_data[31]" to the node "BTData[15]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[0]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[0]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[1]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[1]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[2]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[2]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[3]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[3]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[4]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[4]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[5]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[5]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[6]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[6]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[7]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[7]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[8]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[8]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[9]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[9]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[10]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[10]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[11]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[11]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[12]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[12]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[13]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[13]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[14]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[14]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[15]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[15]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[16]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[16]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[17]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[17]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[18]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[18]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[19]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[19]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[20]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[20]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[21]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[21]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[22]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[22]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[23]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[23]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[24]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[24]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[25]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[25]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[26]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[26]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[27]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[27]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[28]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[28]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[29]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[29]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[30]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[30]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data0[31]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "WriteBuffer:WriteBuffer|wb_data1[31]" to the node "WriteBuffer:WriteBuffer|wb_data" into an OR gate
Info: Generated suppressed messages file /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/altera_proj/DCache.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DAddress[0]"
    Warning (15610): No output dependent on input pin "DAddress[1]"
Info: Implemented 2151 device resources after synthesis - the final resource count might be different
    Info: Implemented 44 input pins
    Info: Implemented 39 output pins
    Info: Implemented 64 bidirectional pins
    Info: Implemented 1940 logic cells
    Info: Implemented 64 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Thu Nov 18 09:08:16 2010
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /share/jinz/MIPS/mips_sram_s3/sim_src/board/cache/rtl/altera_proj/DCache.map.smsg.


