* Z:\mnt\design.r\spice\examples\1872B.asc
L1 N001 N004 4.7µ Rser=0.02 Rpar=5000
V1 IN 0 3.3
C1 OUT 0 44µ Rser=.1
C3 N003 N002 220p
R1 IN N001 0.03
R2 N005 0 80.5K
R3 OUT N005 442K
R4 N002 0 10K
D1 N004 OUT MBRS340
Rload OUT 0 5
M§Q1 N004 N006 0 0 FDS6680A
XU1 N003 0 N005 N001 IN N006 LTC1872B
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500u startup
.lib LTC1872B.sub
.backanno
.end
