<stg><name>Loop_VITIS_LOOP_16_1_proc</name>


<trans_list>

<trans id="27" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %icmp_ln16_1 = icmp_sgt  i32 %p_read_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln16_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:3 %br_ln16 = br i1 %icmp_ln16_1, void %Loop_VITIS_LOOP_16_1_proc.exit, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.preheader:0 %br_ln16 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc.i:0 %i4 = phi i3 %i, void %for.inc.i, i3 0, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i:1 %zext_ln16_1 = zext i3 %i4

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %tmp_elements_addr = getelementptr i32 %tmp_elements, i64 0, i64 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="tmp_elements_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i:5 %tmp_elements_load = load i3 %tmp_elements_addr

]]></Node>
<StgValue><ssdm name="tmp_elements_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:7 %i = add i3 %i4, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i:8 %zext_ln16 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:9 %icmp_ln16 = icmp_slt  i32 %zext_ln16, i32 %p_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:11 %br_ln16 = br i1 %icmp_ln16, void %Loop_VITIS_LOOP_16_1_proc.exit.loopexit, void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i:5 %tmp_elements_load = load i3 %tmp_elements_addr

]]></Node>
<StgValue><ssdm name="tmp_elements_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i:6 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_r, i32 %tmp_elements_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:2 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i:3 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i:6 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_r, i32 %tmp_elements_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:10 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
Loop_VITIS_LOOP_16_1_proc.exit.loopexit:0 %br_ln0 = br void %Loop_VITIS_LOOP_16_1_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
Loop_VITIS_LOOP_16_1_proc.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="39" name="tmp_elements" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp_elements"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="output_r" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="45" from="empty" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="50" from="empty_0" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="55" from="empty_1" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="empty_1" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="empty_1" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="63" from="empty_1" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i32" to="p_read_1" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="p_read" to="p_read_1" fromId="38" toId="7">
</dataflow>
<dataflow id="70" from="p_read_1" to="icmp_ln16_1" fromId="7" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_51" to="icmp_ln16_1" fromId="51" toId="8">
</dataflow>
<dataflow id="72" from="icmp_ln16_1" to="br_ln16" fromId="8" toId="9">
</dataflow>
<dataflow id="73" from="i" to="i4" fromId="15" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="br_ln16" to="i4" fromId="18" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="76" from="StgValue_75" to="i4" fromId="75" toId="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="br_ln16" to="i4" fromId="10" toId="11">
</dataflow>
<dataflow id="78" from="i4" to="zext_ln16_1" fromId="11" toId="12">
</dataflow>
<dataflow id="79" from="tmp_elements" to="tmp_elements_addr" fromId="39" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="tmp_elements_addr" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="zext_ln16_1" to="tmp_elements_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="83" from="tmp_elements_addr" to="tmp_elements_load" fromId="13" toId="14">
</dataflow>
<dataflow id="84" from="i4" to="i" fromId="11" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="i" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="i" to="zext_ln16" fromId="15" toId="16">
</dataflow>
<dataflow id="88" from="zext_ln16" to="icmp_ln16" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="p_read_1" to="icmp_ln16" fromId="7" toId="17">
</dataflow>
<dataflow id="90" from="icmp_ln16" to="br_ln16" fromId="17" toId="18">
</dataflow>
<dataflow id="91" from="tmp_elements_addr" to="tmp_elements_load" fromId="13" toId="19">
</dataflow>
<dataflow id="93" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln174" fromId="92" toId="20">
</dataflow>
<dataflow id="94" from="output_r" to="write_ln174" fromId="40" toId="20">
</dataflow>
<dataflow id="95" from="tmp_elements_load" to="write_ln174" fromId="19" toId="20">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecPipeline" to="specpipeline_ln17" fromId="96" toId="21">
</dataflow>
<dataflow id="98" from="StgValue_64" to="specpipeline_ln17" fromId="64" toId="21">
</dataflow>
<dataflow id="99" from="StgValue_51" to="specpipeline_ln17" fromId="51" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_51" to="specpipeline_ln17" fromId="51" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_51" to="specpipeline_ln17" fromId="51" toId="21">
</dataflow>
<dataflow id="102" from="empty_1" to="specpipeline_ln17" fromId="54" toId="21">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="103" toId="22">
</dataflow>
<dataflow id="106" from="empty_3" to="specloopname_ln18" fromId="105" toId="22">
</dataflow>
<dataflow id="107" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln174" fromId="92" toId="23">
</dataflow>
<dataflow id="108" from="output_r" to="write_ln174" fromId="40" toId="23">
</dataflow>
<dataflow id="109" from="tmp_elements_load" to="write_ln174" fromId="19" toId="23">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="110" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_112" to="empty" fromId="112" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_114" to="empty" fromId="114" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_80" to="empty" fromId="80" toId="24">
</dataflow>
<dataflow id="117" from="icmp_ln16_1" to="StgValue_1" fromId="8" toId="1">
</dataflow>
<dataflow id="118" from="icmp_ln16_1" to="StgValue_5" fromId="8" toId="5">
</dataflow>
<dataflow id="119" from="icmp_ln16" to="StgValue_4" fromId="17" toId="4">
</dataflow>
<dataflow id="120" from="icmp_ln16" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="121" from="icmp_ln16" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="122" from="icmp_ln16_1" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="123" from="icmp_ln16_1" to="StgValue_3" fromId="8" toId="3">
</dataflow>
<dataflow id="124" from="icmp_ln16_1" to="StgValue_4" fromId="8" toId="4">
</dataflow>
</dataflows>


</stg>
