{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530226332069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530226332069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 19:52:11 2018 " "Processing started: Thu Jun 28 19:52:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530226332069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530226332069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uPD -c uPD " "Command: quartus_map --read_settings_files=on --write_settings_files=off uPD -c uPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530226332069 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530226332694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler7/coupler7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler7/coupler7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER7-Behavior " "Found design unit 1: COUPLER7-Behavior" {  } { { "../COUPLER7/COUPLER7.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER7/COUPLER7.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333522 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER7 " "Found entity 1: COUPLER7" {  } { { "../COUPLER7/COUPLER7.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER7/COUPLER7.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler6/coupler6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler6/coupler6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER6-Behavior " "Found design unit 1: COUPLER6-Behavior" {  } { { "../COUPLER6/COUPLER6.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER6/COUPLER6.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333522 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER6 " "Found entity 1: COUPLER6" {  } { { "../COUPLER6/COUPLER6.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER6/COUPLER6.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler5/coupler5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler5/coupler5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER5-Behavior " "Found design unit 1: COUPLER5-Behavior" {  } { { "../COUPLER5/COUPLER5.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER5/COUPLER5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333538 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER5 " "Found entity 1: COUPLER5" {  } { { "../COUPLER5/COUPLER5.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER5/COUPLER5.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler4/coupler4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler4/coupler4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER4-Behavior " "Found design unit 1: COUPLER4-Behavior" {  } { { "../COUPLER4/COUPLER4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER4/COUPLER4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333553 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER4 " "Found entity 1: COUPLER4" {  } { { "../COUPLER4/COUPLER4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER4/COUPLER4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler3/coupler3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler3/coupler3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER3-Behavior " "Found design unit 1: COUPLER3-Behavior" {  } { { "../COUPLER3/COUPLER3.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER3/COUPLER3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333569 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER3 " "Found entity 1: COUPLER3" {  } { { "../COUPLER3/COUPLER3.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER3/COUPLER3.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler2/coupler2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler2/coupler2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER2-Behavior " "Found design unit 1: COUPLER2-Behavior" {  } { { "../COUPLER2/COUPLER2.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER2/COUPLER2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333569 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER2 " "Found entity 1: COUPLER2" {  } { { "../COUPLER2/COUPLER2.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER2/COUPLER2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler1/coupler1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler1/coupler1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER1-Behavior " "Found design unit 1: COUPLER1-Behavior" {  } { { "../COUPLER1/COUPLER1.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER1/COUPLER1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333585 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER1 " "Found entity 1: COUPLER1" {  } { { "../COUPLER1/COUPLER1.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER1/COUPLER1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler0/coupler0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler0/coupler0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER0-Behavior " "Found design unit 1: COUPLER0-Behavior" {  } { { "../COUPLER0/COUPLER0.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER0/COUPLER0.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333600 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER0 " "Found entity 1: COUPLER0" {  } { { "../COUPLER0/COUPLER0.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER0/COUPLER0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler/coupler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/coupler/coupler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUPLER-Behavior " "Found design unit 1: COUPLER-Behavior" {  } { { "../COUPLER/COUPLER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER/COUPLER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333600 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUPLER " "Found entity 1: COUPLER" {  } { { "../COUPLER/COUPLER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER/COUPLER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/port_and/port_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/port_and/port_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PORT_AND-Behavioral " "Found design unit 1: PORT_AND-Behavioral" {  } { { "../PORT_AND/PORT_AND.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PORT_AND/PORT_AND.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333616 ""} { "Info" "ISGN_ENTITY_NAME" "1 PORT_AND " "Found entity 1: PORT_AND" {  } { { "../PORT_AND/PORT_AND.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PORT_AND/PORT_AND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/ff_sr/ff_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/ff_sr/ff_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_SR-Behavioral " "Found design unit 1: FF_SR-Behavioral" {  } { { "../FF_SR/FF_SR.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333632 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_SR " "Found entity 1: FF_SR" {  } { { "../FF_SR/FF_SR.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/bcd/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/bcd/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavior " "Found design unit 1: BCD-Behavior" {  } { { "../BCD/BCD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/BCD/BCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333647 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../BCD/BCD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/BCD/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/demux1x4/demux1x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/demux1x4/demux1x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX1x4-Behavioral " "Found design unit 1: DEMUX1x4-Behavioral" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333663 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX1x4 " "Found entity 1: DEMUX1x4" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/prepare/prepare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/prepare/prepare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PREPARE-Behavior " "Found design unit 1: PREPARE-Behavior" {  } { { "../PREPARE/PREPARE.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333663 ""} { "Info" "ISGN_ENTITY_NAME" "1 PREPARE " "Found entity 1: PREPARE" {  } { { "../PREPARE/PREPARE.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/choices/choices.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/choices/choices.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHOICES-Behavior " "Found design unit 1: CHOICES-Behavior" {  } { { "../CHOICES/CHOICES.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/CHOICES/CHOICES.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333678 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHOICES " "Found entity 1: CHOICES" {  } { { "../CHOICES/CHOICES.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/CHOICES/CHOICES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333678 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../COUNTER/FF_SR.vhd " "Can't analyze file -- file ../COUNTER/FF_SR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1530226333694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daniela/google drive/engenharia de computação/linguagem de descrição de hardware/coffe_machine_fpga/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER-Behavior " "Found design unit 1: COUNTER-Behavior" {  } { { "../COUNTER/COUNTER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333694 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "../COUNTER/COUNTER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uPD-Behavioral " "Found design unit 1: uPD-Behavioral" {  } { { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333710 ""} { "Info" "ISGN_ENTITY_NAME" "1 uPD " "Found entity 1: uPD" {  } { { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/ula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/sram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333741 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333757 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-Behavioral " "Found design unit 1: REGISTRADOR-Behavioral" {  } { { "registrador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/registrador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333757 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "registrador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/registrador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prom-SYN " "Found design unit 1: prom-SYN" {  } { { "prom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/prom.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333772 ""} { "Info" "ISGN_ENTITY_NAME" "1 prom " "Found entity 1: prom" {  } { { "prom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/prom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESSADOR-Behavioral " "Found design unit 1: PROCESSADOR-Behavioral" {  } { { "processador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333788 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESSADOR " "Found entity 1: PROCESSADOR" {  } { { "processador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333803 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORIA-Behavioral " "Found design unit 1: MEMORIA-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/memoria.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333803 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA " "Found entity 1: MEMORIA" {  } { { "memoria.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIFO-Behavioral " "Found design unit 1: LIFO-Behavioral" {  } { { "lifo.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333819 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIFO " "Found entity 1: LIFO" {  } { { "lifo.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupcao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupcao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERRUPCAO-Behavioral " "Found design unit 1: INTERRUPCAO-Behavioral" {  } { { "interrupcao.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/interrupcao.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333835 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERRUPCAO " "Found entity 1: INTERRUPCAO" {  } { { "interrupcao.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/interrupcao.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLE-Behavioral " "Found design unit 1: CONTROLE-Behavioral" {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333835 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLE " "Found entity 1: CONTROLE" {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-Behavioral " "Found design unit 1: CAMINHO_DADOS-Behavioral" {  } { { "caminho_dados.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333850 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "caminho_dados.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-Behavioral " "Found design unit 1: CAMINHO_CONTROLE-Behavioral" {  } { { "caminho_controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333866 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "caminho_controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_REGISTRADOR-Behavioral " "Found design unit 1: BANCO_REGISTRADOR-Behavioral" {  } { { "banco_registrador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/banco_registrador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333882 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_REGISTRADOR " "Found entity 1: BANCO_REGISTRADOR" {  } { { "banco_registrador.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/banco_registrador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226333882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226333882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uPD " "Elaborating entity \"uPD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530226333991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U_PLL " "Elaborating entity \"pll\" for hierarchy \"pll:U_PLL\"" {  } { { "uPD.vhd" "U_PLL" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226333991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U_PLL\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U_PLL\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U_PLL\|altpll:altpll_component " "Instantiated megafunction \"pll:U_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334069 ""}  } { { "pll.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530226334069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226334210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226334210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/jonathan/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESSADOR PROCESSADOR:U_PROC " "Elaborating entity \"PROCESSADOR\" for hierarchy \"PROCESSADOR:U_PROC\"" {  } { { "uPD.vhd" "U_PROC" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_CONTROLE PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC " "Elaborating entity \"CAMINHO_CONTROLE\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\"" {  } { { "processador.vhd" "CC" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334225 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_EN_CLK caminho_controle.vhd(27) " "VHDL Signal Declaration warning at caminho_controle.vhd(27): used implicit default value for signal \"o_EN_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "caminho_controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530226334225 "|uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLE PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|CONTROLE:U_DEC " "Elaborating entity \"CONTROLE\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|CONTROLE:U_DEC\"" {  } { { "caminho_controle.vhd" "U_DEC" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_COMP controle.vhd(85) " "Verilog HDL or VHDL warning at controle.vhd(85): object \"v_COMP\" assigned a value but never read" {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530226334225 "|uPD|PROCESSADOR:U_PROC|CAMINHO_CONTROLE:CC|CONTROLE:U_DEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERRUPCAO PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|INTERRUPCAO:U_INT " "Elaborating entity \"INTERRUPCAO\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|INTERRUPCAO:U_INT\"" {  } { { "caminho_controle.vhd" "U_INT" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIFO PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO " "Elaborating entity \"LIFO\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\"" {  } { { "caminho_controle.vhd" "U_LIFO" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_controle.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO " "Elaborating entity \"MEMORIA\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\"" {  } { { "lifo.vhd" "U_MEMO" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_DADOS PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD " "Elaborating entity \"CAMINHO_DADOS\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\"" {  } { { "processador.vhd" "CD" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/processador.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANCO_REGISTRADOR PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|BANCO_REGISTRADOR:U01 " "Elaborating entity \"BANCO_REGISTRADOR\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|BANCO_REGISTRADOR:U01\"" {  } { { "caminho_dados.vhd" "U01" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|BANCO_REGISTRADOR:U01\|REGISTRADOR:U00 " "Elaborating entity \"REGISTRADOR\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|BANCO_REGISTRADOR:U01\|REGISTRADOR:U00\"" {  } { { "banco_registrador.vhd" "U00" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/banco_registrador.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|ULA:U02 " "Elaborating entity \"ULA\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|ULA:U02\"" {  } { { "caminho_dados.vhd" "U02" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A " "Elaborating entity \"REGISTRADOR\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\"" {  } { { "caminho_dados.vhd" "U03A" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05 " "Elaborating entity \"MEMORIA\" for hierarchy \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\"" {  } { { "caminho_dados.vhd" "U05" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/caminho_dados.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:U_MEM " "Elaborating entity \"ROM\" for hierarchy \"ROM:U_MEM\"" {  } { { "uPD.vhd" "U_MEM" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREPARE PREPARE:U_PREPARE " "Elaborating entity \"PREPARE\" for hierarchy \"PREPARE:U_PREPARE\"" {  } { { "uPD.vhd" "U_PREPARE" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER PREPARE:U_PREPARE\|COUNTER:U_COUNTER " "Elaborating entity \"COUNTER\" for hierarchy \"PREPARE:U_PREPARE\|COUNTER:U_COUNTER\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUNTER" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334288 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_DONE COUNTER.vhd(38) " "Verilog HDL or VHDL warning at COUNTER.vhd(38): object \"w_DONE\" assigned a value but never read" {  } { { "../COUNTER/COUNTER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530226334288 "|uPD|PREPARE:U_PREPARE|COUNTER:U_COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHOICES PREPARE:U_PREPARE\|CHOICES:U_CHOICES " "Elaborating entity \"CHOICES\" for hierarchy \"PREPARE:U_PREPARE\|CHOICES:U_CHOICES\"" {  } { { "../PREPARE/PREPARE.vhd" "U_CHOICES" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER0 PREPARE:U_PREPARE\|COUPLER0:U_COUPLER_START " "Elaborating entity \"COUPLER0\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER0:U_COUPLER_START\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_START" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_SR PREPARE:U_PREPARE\|COUPLER0:U_COUPLER_START\|FF_SR:U_FF_SR " "Elaborating entity \"FF_SR\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER0:U_COUPLER_START\|FF_SR:U_FF_SR\"" {  } { { "../COUPLER0/COUPLER0.vhd" "U_FF_SR" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUPLER0/COUPLER0.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334303 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_WR FF_SR.vhd(29) " "VHDL Process Statement warning at FF_SR.vhd(29): signal \"i_WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../FF_SR/FF_SR.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530226334303 "|uPD|PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_WR FF_SR.vhd(32) " "VHDL Process Statement warning at FF_SR.vhd(32): signal \"i_WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../FF_SR/FF_SR.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/FF_SR/FF_SR.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530226334303 "|uPD|PREPARE:U_PREPARE|COUPLER0:U_COUPLER_START|FF_SR:U_FF_SR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER1 PREPARE:U_PREPARE\|COUPLER1:U_COUPLER_TIME " "Elaborating entity \"COUPLER1\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER1:U_COUPLER_TIME\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_TIME" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER2 PREPARE:U_PREPARE\|COUPLER2:U_COUPLER_LE " "Elaborating entity \"COUPLER2\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER2:U_COUPLER_LE\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_LE" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER3 PREPARE:U_PREPARE\|COUPLER3:U_COUPLER_BIN0 " "Elaborating entity \"COUPLER3\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER3:U_COUPLER_BIN0\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_BIN0" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER4 PREPARE:U_PREPARE\|COUPLER4:U_COUPLER_BIN1 " "Elaborating entity \"COUPLER4\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER4:U_COUPLER_BIN1\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_BIN1" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER5 PREPARE:U_PREPARE\|COUPLER5:U_COUPLER_BIN2 " "Elaborating entity \"COUPLER5\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER5:U_COUPLER_BIN2\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_BIN2" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUPLER6 PREPARE:U_PREPARE\|COUPLER6:U_COUPLER_BIN3 " "Elaborating entity \"COUPLER6\" for hierarchy \"PREPARE:U_PREPARE\|COUPLER6:U_COUPLER_BIN3\"" {  } { { "../PREPARE/PREPARE.vhd" "U_COUPLER_BIN3" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX1x4 PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4 " "Elaborating entity \"DEMUX1x4\" for hierarchy \"PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\"" {  } { { "../PREPARE/PREPARE.vhd" "U_DEMUX1x4" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334350 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y0 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y0\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y1 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y1\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y2 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y2\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y3 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y3\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y4 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y4\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y5 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y5\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y6 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y6\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Y7 DEMUX1x4.vhd(36) " "VHDL Process Statement warning at DEMUX1x4.vhd(36): inferring latch(es) for signal or variable \"o_Y7\", which holds its previous value in one or more paths through the process" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y7\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y7\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y6\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y6\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334350 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y5\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y5\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y4\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y4\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y3\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y3\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y2\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y2\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y1\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y1\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[0\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[0\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[1\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[1\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[2\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[2\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[3\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[3\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[4\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[4\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[5\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[5\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[6\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[6\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[7\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[7\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[8\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[8\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[9\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[9\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[10\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[10\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[11\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[11\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[12\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[12\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[13\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[13\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[14\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[14\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Y0\[15\] DEMUX1x4.vhd(36) " "Inferred latch for \"o_Y0\[15\]\" at DEMUX1x4.vhd(36)" {  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530226334366 "|uPD|PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD PREPARE:U_PREPARE\|BCD:U_BCD0 " "Elaborating entity \"BCD\" for hierarchy \"PREPARE:U_PREPARE\|BCD:U_BCD0\"" {  } { { "../PREPARE/PREPARE.vhd" "U_BCD0" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/PREPARE/PREPARE.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226334366 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|uPD\|PREPARE:U_PREPARE\|COUNTER:U_COUNTER\|w_STATE " "State machine \"\|uPD\|PREPARE:U_PREPARE\|COUNTER:U_COUNTER\|w_STATE\" will be implemented as a safe state machine." {  } { { "../COUNTER/COUNTER.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/COUNTER/COUNTER.vhd" 33 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1530226336725 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|uPD\|PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|w_STATE " "State machine \"\|uPD\|PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|w_STATE\" will be implemented as a safe state machine." {  } { { "lifo.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/lifo.vhd" 43 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1530226336725 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|uPD\|PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|CONTROLE:U_DEC\|w_STATE " "State machine \"\|uPD\|PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|CONTROLE:U_DEC\|w_STATE\" will be implemented as a safe state machine." {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 44 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1530226336725 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|w_MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|w_MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|w_MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|w_MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1530226337381 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1530226337381 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1530226337381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|altsyncram:w_MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|altsyncram:w_MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|altsyncram:w_MEMORIA_rtl_0 " "Instantiated megafunction \"PROCESSADOR:U_PROC\|CAMINHO_CONTROLE:CC\|LIFO:U_LIFO\|MEMORIA:U_MEMO\|altsyncram:w_MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337475 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530226337475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4h1 " "Found entity 1: altsyncram_r4h1" {  } { { "db/altsyncram_r4h1.tdf" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/altsyncram_r4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226337616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226337616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|altsyncram:w_MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|altsyncram:w_MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|altsyncram:w_MEMORIA_rtl_0 " "Instantiated megafunction \"PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|MEMORIA:U05\|altsyncram:w_MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530226337631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1530226337631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pug1 " "Found entity 1: altsyncram_pug1" {  } { { "db/altsyncram_pug1.tdf" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/altsyncram_pug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530226337772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530226337772 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530226338381 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controle.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/controle.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1530226338553 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1530226338553 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[8\] GND " "Pin \"o_LED\[8\]\" is stuck at GND" {  } { { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530226340022 "|uPD|o_LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530226340022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1530226340287 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530226343064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530226344205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530226344205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1296 " "Implemented 1296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530226344861 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530226344861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1157 " "Implemented 1157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530226344861 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530226344861 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1530226344861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530226344861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530226344986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 19:52:24 2018 " "Processing ended: Thu Jun 28 19:52:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530226344986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530226344986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530226344986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530226344986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530226346658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530226346658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 19:52:26 2018 " "Processing started: Thu Jun 28 19:52:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530226346658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530226346658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uPD -c uPD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uPD -c uPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530226346658 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530226346752 ""}
{ "Info" "0" "" "Project  = uPD" {  } {  } 0 0 "Project  = uPD" 0 0 "Fitter" 0 0 1530226346752 ""}
{ "Info" "0" "" "Revision = uPD" {  } {  } 0 0 "Revision = uPD" 0 0 "Fitter" 0 0 1530226346752 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530226346955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uPD EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"uPD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530226347002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530226347080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530226347080 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1530226347205 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1530226347205 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530226347408 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530226347423 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530226347767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530226347767 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530226347767 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530226347767 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4060 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226347767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4062 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226347767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4064 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226347767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4066 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226347767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 4068 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530226347767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530226347767 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530226347767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1530226347783 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 58 " "No exact pin location assignment(s) for 11 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[15\] " "Pin i_CHOICE\[15\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[15] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[14\] " "Pin i_CHOICE\[14\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[14] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[13\] " "Pin i_CHOICE\[13\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[13] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[12\] " "Pin i_CHOICE\[12\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[12] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[11\] " "Pin i_CHOICE\[11\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[11] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[10\] " "Pin i_CHOICE\[10\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[10] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[9\] " "Pin i_CHOICE\[9\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[9] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[8\] " "Pin i_CHOICE\[8\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[8] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[7\] " "Pin i_CHOICE\[7\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[7] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[6\] " "Pin i_CHOICE\[6\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[6] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CHOICE\[5\] " "Pin i_CHOICE\[5\] not assigned to an exact location on the device" {  } { { "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/jonathan/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_CHOICE[5] } } } { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 29 0 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CHOICE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1530226348986 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1530226348986 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "112 " "TimeQuest Timing Analyzer is analyzing 112 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1530226349439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uPD.sdc " "Synopsys Design Constraints File file not found: 'uPD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530226349439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530226349439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530226349455 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1530226349486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530226349486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530226349486 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:U_PLL\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/db/pll_altpll.v" 92 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:U_PLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal1~1  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 41 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1536 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal2~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 43 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1481 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal3~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 45 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal4~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 47 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal5~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 49 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1321 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal6~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|Equal6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 51 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|Equal6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|o_Y0\[15\]~0  " "Automatically promoted node PREPARE:U_PREPARE\|DEMUX1x4:U_DEMUX1x4\|o_Y0\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "../DEMUX1x4/DEMUX1x4.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/DEMUX1x4/DEMUX1x4.vhd" 36 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PREPARE:U_PREPARE|DEMUX1x4:U_DEMUX1x4|o_Y0[15]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_RST~0  " "Automatically promoted node w_RST~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[12\] " "Destination node ROM:U_MEM\|o_DOUT\[12\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[13\] " "Destination node ROM:U_MEM\|o_DOUT\[13\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[11\] " "Destination node ROM:U_MEM\|o_DOUT\[11\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[14\] " "Destination node ROM:U_MEM\|o_DOUT\[14\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[15\] " "Destination node ROM:U_MEM\|o_DOUT\[15\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[1\] " "Destination node ROM:U_MEM\|o_DOUT\[1\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[0\] " "Destination node ROM:U_MEM\|o_DOUT\[0\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[2\] " "Destination node ROM:U_MEM\|o_DOUT\[2\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[9\] " "Destination node ROM:U_MEM\|o_DOUT\[9\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM:U_MEM\|o_DOUT\[10\] " "Destination node ROM:U_MEM\|o_DOUT\[10\]" {  } { { "rom.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/rom.vhd" 160 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ROM:U_MEM|o_DOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530226349595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530226349595 ""}  } { { "uPD.vhd" "" { Text "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/uPD.vhd" 134 -1 0 } } { "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/jonathan/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_RST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530226349595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530226350283 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530226350283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530226350283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530226350283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530226350283 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530226350283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530226350283 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530226350298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530226351064 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530226351064 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530226351064 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 11 0 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 11 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1530226351079 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1530226351079 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530226351079 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 22 11 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226351079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226351079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226351079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226351079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226351079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226351079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 19 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226351079 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530226351079 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1530226351079 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530226351079 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226351173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530226353173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226353986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530226354017 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530226357213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226357213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530226358041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530226360869 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530226360869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226363759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530226363759 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530226363759 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.33 " "Total time spent on timing analysis during the Fitter is 2.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530226363822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530226363900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530226364634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530226364728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530226365197 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530226366103 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/output_files/uPD.fit.smsg " "Generated suppressed messages file C:/Users/Daniela/Google Drive/Engenharia de Computação/Linguagem de Descrição de Hardware/coffe_machine_FPGA/uPD/output_files/uPD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530226367587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530226369681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 19:52:49 2018 " "Processing ended: Thu Jun 28 19:52:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530226369681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530226369681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530226369681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530226369681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530226371102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530226371118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 19:52:50 2018 " "Processing started: Thu Jun 28 19:52:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530226371118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530226371118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uPD -c uPD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uPD -c uPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530226371118 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530226372524 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530226372649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530226373399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 19:52:53 2018 " "Processing ended: Thu Jun 28 19:52:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530226373399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530226373399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530226373399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530226373399 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530226374131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530226374990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530226374990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 19:52:54 2018 " "Processing started: Thu Jun 28 19:52:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530226374990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530226374990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uPD -c uPD " "Command: quartus_sta uPD -c uPD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530226374990 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1530226375099 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530226375771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530226375849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530226375849 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "112 " "TimeQuest Timing Analyzer is analyzing 112 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1530226376271 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uPD.sdc " "Synopsys Design Constraints File file not found: 'uPD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530226376537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530226376537 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_CLK i_CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name i_CLK i_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1530226376537 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1530226376537 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1530226376537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530226376537 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " "create_clock -period 1.000 -name PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530226376537 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530226376537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1530226376740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530226376740 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530226376740 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1530226376912 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530226377068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530226377068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.127 " "Worst-case setup slack is -3.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.127      -265.246 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.127      -265.246 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383       -11.076 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "   -0.383       -11.076 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226377146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.937 " "Worst-case hold slack is -0.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937       -63.280 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "   -0.937       -63.280 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.344         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226377193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530226377193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530226377208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.281 " "Worst-case minimum pulse width slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281         0.000 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "    0.281         0.000 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.734         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.734         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 i_CLK  " "    9.825         0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226377224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226377224 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530226378177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1530226378224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1530226379240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530226379646 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530226379646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.608 " "Worst-case setup slack is -2.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.608      -211.964 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.608      -211.964 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395       -14.272 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "   -0.395       -14.272 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226379693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.581 " "Worst-case hold slack is -0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581       -31.401 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "   -0.581       -31.401 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.299         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226379818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530226379833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530226379865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.358 " "Worst-case minimum pulse width slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "    0.358         0.000 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.742         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 i_CLK  " "    9.785         0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226379880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226379880 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530226380724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530226381021 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530226381021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.737 " "Worst-case setup slack is -1.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737      -131.029 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.737      -131.029 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018         0.000 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "    0.018         0.000 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226381099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.549 " "Worst-case hold slack is -0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549       -44.295 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "   -0.549       -44.295 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.180         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226381239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530226381255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530226381286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.321 " "Worst-case minimum pulse width slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321         0.000 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\]  " "    0.321         0.000 PROCESSADOR:U_PROC\|CAMINHO_DADOS:CD\|REGISTRADOR:U03A\|o_DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 i_CLK  " "    9.585         0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.749         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.749         0.000 U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530226381318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530226381318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530226382974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530226382974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530226383692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 19:53:03 2018 " "Processing ended: Thu Jun 28 19:53:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530226383692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530226383692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530226383692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530226383692 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530226384567 ""}
