<p><a href="https://www.google.com/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjADegQIBxAB&usg=AOvVaw1Pupf4FA1w-6roCcRl2p_1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjADegQIBxAB&usg=AOvVaw1Pupf4FA1w-6roCcRl2p_1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjADegQIBxAB&usg=AOvVaw1Pupf4FA1w-6roCcRl2p_1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjADegQIBxAB&usg=AOvVaw1Pupf4FA1w-6roCcRl2p_1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjADegQIBxAB&usg=AOvVaw1Pupf4FA1w-6roCcRl2p_1">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjAJegQIAhAB&usg=AOvVaw0NNYyeb8kpIQaXxUr8CL12">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjAJegQIAhAB&usg=AOvVaw0NNYyeb8kpIQaXxUr8CL12">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjAJegQIAhAB&usg=AOvVaw0NNYyeb8kpIQaXxUr8CL12">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjAJegQIAhAB&usg=AOvVaw0NNYyeb8kpIQaXxUr8CL12">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
<p><a href="https://www.google.com/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjPgfvppIToAhWCu54KHeb4AVgQFjAJegQIAhAB&usg=AOvVaw0NNYyeb8kpIQaXxUr8CL12">Optimal Placement of Cores, Caches and Memory Controllers in Network On-Chip farhat</a></p>
