#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Mar 10 02:18:03 2022
# Process ID: 30528
# Current directory: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1
# Command line: vivado -log system_mipi_csi2_rx_subsyst_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mipi_csi2_rx_subsyst_0_1.tcl
# Log file: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/system_mipi_csi2_rx_subsyst_0_1.vds
# Journal file: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source system_mipi_csi2_rx_subsyst_0_1.tcl -notrace
Command: synth_design -top system_mipi_csi2_rx_subsyst_0_1 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30803
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2679.355 ; gain = 40.812 ; free physical = 138 ; free virtual = 1622
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mipi_csi2_rx_subsyst_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/synth/system_mipi_csi2_rx_subsyst_0_1.v:62]
INFO: [Synth 8-6157] synthesizing module 'bd_e207' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_phy_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-30528-chh-GF63-Thin-10UC/realtime/bd_e207_phy_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_phy_0' (1#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-30528-chh-GF63-Thin-10UC/realtime/bd_e207_phy_0_stub.v:5]
WARNING: [Synth 8-7071] port 'init_done' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'cl_rxclkactivehs' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'cl_ulpsactivenot' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl0_ulpsactivenot' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxclkesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxlpdtesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxtriggeresc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxdataesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl0_rxvalidesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl0_errsyncesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl1_ulpsactivenot' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxclkesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxlpdtesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxtriggeresc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxdataesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl1_rxvalidesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7071] port 'dl1_errsyncesc' of module 'bd_e207_phy_0' is unconnected for instance 'phy' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
WARNING: [Synth 8-7023] instance 'phy' of module 'bd_e207_phy_0' has 54 connections declared, but only 37 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:204]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_r_sync_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-30528-chh-GF63-Thin-10UC/realtime/bd_e207_r_sync_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_r_sync_0' (2#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-30528-chh-GF63-Thin-10UC/realtime/bd_e207_r_sync_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_e207_r_sync_0' is unconnected for instance 'r_sync' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:242]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_e207_r_sync_0' is unconnected for instance 'r_sync' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:242]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_e207_r_sync_0' is unconnected for instance 'r_sync' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:242]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_e207_r_sync_0' is unconnected for instance 'r_sync' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:242]
WARNING: [Synth 8-7023] instance 'r_sync' of module 'bd_e207_r_sync_0' has 10 connections declared, but only 6 given [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:242]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_rx_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-30528-chh-GF63-Thin-10UC/realtime/bd_e207_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_rx_0' (3#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-30528-chh-GF63-Thin-10UC/realtime/bd_e207_rx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_e207_vfb_0_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-30528-chh-GF63-Thin-10UC/realtime/bd_e207_vfb_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207_vfb_0_0' (4#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/.Xil/Vivado-30528-chh-GF63-Thin-10UC/realtime/bd_e207_vfb_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_e207' (5#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/synth/bd_e207.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_mipi_csi2_rx_subsyst_0_1' (6#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/synth/system_mipi_csi2_rx_subsyst_0_1.v:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.293 ; gain = 83.750 ; free physical = 2252 ; free virtual = 3629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.105 ; gain = 103.562 ; free physical = 2162 ; free virtual = 3591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.105 ; gain = 103.562 ; free physical = 2162 ; free virtual = 3591
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.105 ; gain = 0.000 ; free physical = 2149 ; free virtual = 3581
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_e207_r_sync_0/bd_e207_r_sync_0_in_context.xdc] for cell 'inst/r_sync'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_e207_r_sync_0/bd_e207_r_sync_0_in_context.xdc] for cell 'inst/r_sync'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_e207_rx_0/bd_e207_rx_0_in_context.xdc] for cell 'inst/rx'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_e207_rx_0/bd_e207_rx_0_in_context.xdc] for cell 'inst/rx'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc] for cell 'inst/phy'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.887 ; gain = 0.000 ; free physical = 3743 ; free virtual = 5611
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc] for cell 'inst/phy'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/bd_e207_vfb_0_0_in_context.xdc] for cell 'inst/vfb_0'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_e207_vfb_0_0/bd_e207_vfb_0_0_in_context.xdc] for cell 'inst/vfb_0'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_fixed_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/system_mipi_csi2_rx_subsyst_0_1_fixed_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.887 ; gain = 0.000 ; free physical = 3753 ; free virtual = 5621
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2833.887 ; gain = 0.000 ; free physical = 3765 ; free virtual = 5634
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2833.887 ; gain = 195.344 ; free physical = 6695 ; free virtual = 8742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2833.887 ; gain = 195.344 ; free physical = 6693 ; free virtual = 8741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_e207_phy_0/bd_e207_phy_0_in_context.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/r_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/phy. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vfb_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2833.887 ; gain = 195.344 ; free physical = 6687 ; free virtual = 8736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2833.887 ; gain = 195.344 ; free physical = 6710 ; free virtual = 8759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2833.887 ; gain = 195.344 ; free physical = 4882 ; free virtual = 6931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3274.004 ; gain = 635.461 ; free physical = 6237 ; free virtual = 8402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3274.004 ; gain = 635.461 ; free physical = 6242 ; free virtual = 8407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3293.035 ; gain = 654.492 ; free physical = 6232 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3298.973 ; gain = 660.430 ; free physical = 6376 ; free virtual = 8540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3298.973 ; gain = 660.430 ; free physical = 6376 ; free virtual = 8540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3298.973 ; gain = 660.430 ; free physical = 6376 ; free virtual = 8540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3298.973 ; gain = 660.430 ; free physical = 6376 ; free virtual = 8540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3298.973 ; gain = 660.430 ; free physical = 6376 ; free virtual = 8540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3298.973 ; gain = 660.430 ; free physical = 6376 ; free virtual = 8540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |bd_e207_phy_0    |         1|
|2     |bd_e207_r_sync_0 |         1|
|3     |bd_e207_rx_0     |         1|
|4     |bd_e207_vfb_0_0  |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |bd_e207_phy    |     1|
|2     |bd_e207_r_sync |     1|
|3     |bd_e207_rx     |     1|
|4     |bd_e207_vfb_0  |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3298.973 ; gain = 660.430 ; free physical = 6376 ; free virtual = 8539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.973 ; gain = 568.648 ; free physical = 6422 ; free virtual = 8585
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3298.980 ; gain = 660.430 ; free physical = 6422 ; free virtual = 8585
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.980 ; gain = 0.000 ; free physical = 6415 ; free virtual = 8579
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3329.660 ; gain = 0.000 ; free physical = 6443 ; free virtual = 8607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 92fbf39a
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3343.598 ; gain = 821.055 ; free physical = 6849 ; free virtual = 9012
INFO: [Common 17-1381] The checkpoint '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/system_mipi_csi2_rx_subsyst_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_mipi_csi2_rx_subsyst_0_1, cache-ID = 23da1fac2b24f280
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_mipi_csi2_rx_subsyst_0_1_synth_1/system_mipi_csi2_rx_subsyst_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_mipi_csi2_rx_subsyst_0_1_utilization_synth.rpt -pb system_mipi_csi2_rx_subsyst_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 02:18:56 2022...
