Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:32:24 2022
****************************************


  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          8.8022                     4.5324 &   6.5324 r
  la_data_in[24] (net)                                   2   0.3066 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5324 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.3341   8.8051   0.9500  -4.2230  -4.3405 &   2.1919 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2726   0.9500            0.1626 &   2.3545 r
  mprj/buf_i[152] (net)                                  2   0.0133 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2726   0.9500   0.0000   0.0002 &   2.3546 r
  data arrival time                                                                                                  2.3546

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7703 &   7.4559 r
  clock reconvergence pessimism                                                                           0.0000     7.4559
  clock uncertainty                                                                                       0.1000     7.5559
  library hold time                                                                     1.0000            0.2669     7.8227
  data required time                                                                                                 7.8227
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8227
  data arrival time                                                                                                 -2.3546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3550 
  total derate : arrival time                                                                             0.2246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5797 

  slack (with derating applied) (VIOLATED)                                                               -5.4681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8884 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          8.7416                     4.4995 &   6.4995 r
  la_data_in[25] (net)                                   2   0.3044 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.4995 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.1732   8.7445   0.9500  -4.1193  -4.2309 &   2.2685 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2638   0.9500            0.1575 &   2.4260 r
  mprj/buf_i[153] (net)                                  2   0.0111 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0696   0.2638   0.9500  -0.0316  -0.0330 &   2.3930 r
  data arrival time                                                                                                  2.3930

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7769 &   7.4624 r
  clock reconvergence pessimism                                                                           0.0000     7.4624
  clock uncertainty                                                                                       0.1000     7.5624
  library hold time                                                                     1.0000            0.2671     7.8296
  data required time                                                                                                 7.8296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8296
  data arrival time                                                                                                 -2.3930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3554 
  total derate : arrival time                                                                             0.2208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5762 

  slack (with derating applied) (VIOLATED)                                                               -5.4366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8604 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             8.6078                     4.4386 &   6.4386 r
  la_oenb[21] (net)                                      2   0.3000 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4386 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.1697   8.6101   0.9500  -4.1191  -4.2403 &   2.1983 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2745   0.9500            0.1750 &   2.3732 r
  mprj/buf_i[85] (net)                                   2   0.0146 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0863   0.2745   0.9500  -0.0412  -0.0431 &   2.3301 r
  data arrival time                                                                                                  2.3301

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5261   1.0500   0.0000   1.5994 &   7.2849 r
  clock reconvergence pessimism                                                                           0.0000     7.2849
  clock uncertainty                                                                                       0.1000     7.3849
  library hold time                                                                     1.0000            0.2670     7.6519
  data required time                                                                                                 7.6519
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6519
  data arrival time                                                                                                 -2.3301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3218

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3469 
  total derate : arrival time                                                                             0.2217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5686 

  slack (with derating applied) (VIOLATED)                                                               -5.3218 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7532 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                         10.0495                     5.1662 &   7.1662 r
  la_data_in[31] (net)                                   2   0.3499 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.1662 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.5979  10.0540   0.9500  -4.2494  -4.3380 &   2.8282 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2702   0.9500            0.0923 &   2.9205 r
  mprj/buf_i[159] (net)                                  1   0.0080 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2702   0.9500   0.0000   0.0001 &   2.9206 r
  data arrival time                                                                                                  2.9206

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7686 &   7.4542 r
  clock reconvergence pessimism                                                                           0.0000     7.4542
  clock uncertainty                                                                                       0.1000     7.5542
  library hold time                                                                     1.0000            0.2669     7.8211
  data required time                                                                                                 7.8211
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8211
  data arrival time                                                                                                 -2.9206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3550 
  total derate : arrival time                                                                             0.2239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5788 

  slack (with derating applied) (VIOLATED)                                                               -4.9005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3217 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             9.2382                     4.7496 &   6.7496 r
  la_oenb[11] (net)                                      2   0.3215 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.7496 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.1344   9.2420   0.9500  -4.0096  -4.1018 &   2.6478 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3016   0.9500            0.1657 &   2.8135 r
  mprj/buf_i[75] (net)                                   2   0.0211 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0884   0.3016   0.9500  -0.0417  -0.0434 &   2.7701 r
  data arrival time                                                                                                  2.7701

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   1.0500   0.0000   1.6052 &   7.2908 r
  clock reconvergence pessimism                                                                           0.0000     7.2908
  clock uncertainty                                                                                       0.1000     7.3908
  library hold time                                                                     1.0000            0.2661     7.6568
  data required time                                                                                                 7.6568
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6568
  data arrival time                                                                                                 -2.7701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.2170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5642 

  slack (with derating applied) (VIOLATED)                                                               -4.8868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3226 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          8.5346                     4.3955 &   6.3955 r
  la_data_in[22] (net)                                   2   0.2972 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3955 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.1514   8.5373   0.9500  -3.6983  -3.7947 &   2.6008 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2852   0.9500            0.1882 &   2.7890 r
  mprj/buf_i[150] (net)                                  2   0.0187 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0401   0.2852   0.9500  -0.0199  -0.0206 &   2.7684 r
  data arrival time                                                                                                  2.7684

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5312   1.0500   0.0000   1.5941 &   7.2797 r
  clock reconvergence pessimism                                                                           0.0000     7.2797
  clock uncertainty                                                                                       0.1000     7.3797
  library hold time                                                                     1.0000            0.2667     7.6463
  data required time                                                                                                 7.6463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6463
  data arrival time                                                                                                 -2.7684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3467 
  total derate : arrival time                                                                             0.2005 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5471 

  slack (with derating applied) (VIOLATED)                                                               -4.8779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3307 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             8.7065                     4.4844 &   6.4844 r
  la_oenb[24] (net)                                      2   0.3033 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4844 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.1135   8.7092   0.9500  -3.5604  -3.6464 &   2.8380 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2608   0.9500            0.1566 &   2.9945 r
  mprj/buf_i[88] (net)                                   2   0.0104 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0292   0.2608   0.9500  -0.0094  -0.0098 &   2.9848 r
  data arrival time                                                                                                  2.9848

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7732 &   7.4588 r
  clock reconvergence pessimism                                                                           0.0000     7.4588
  clock uncertainty                                                                                       0.1000     7.5588
  library hold time                                                                     1.0000            0.2672     7.8260
  data required time                                                                                                 7.8260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8260
  data arrival time                                                                                                 -2.9848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3552 
  total derate : arrival time                                                                             0.1916 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5468 

  slack (with derating applied) (VIOLATED)                                                               -4.8412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2944 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             8.4592                     4.3551 &   6.3551 r
  la_oenb[22] (net)                                      2   0.2945 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.3551 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.0031   8.4620   0.9500  -3.4401  -3.5226 &   2.8325 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3011   0.9500            0.2062 &   3.0388 r
  mprj/buf_i[86] (net)                                   2   0.0246 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0857   0.3011   0.9500  -0.0418  -0.0434 &   2.9953 r
  data arrival time                                                                                                  2.9953

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7780 &   7.4636 r
  clock reconvergence pessimism                                                                           0.0000     7.4636
  clock uncertainty                                                                                       0.1000     7.5636
  library hold time                                                                     1.0000            0.2660     7.8296
  data required time                                                                                                 7.8296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8296
  data arrival time                                                                                                 -2.9953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3554 
  total derate : arrival time                                                                             0.1897 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5451 

  slack (with derating applied) (VIOLATED)                                                               -4.8343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2892 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             8.4562                     4.3537 &   6.3537 r
  la_oenb[23] (net)                                      2   0.2944 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.3537 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.9622   8.4589   0.9500  -3.4535  -3.5368 &   2.8169 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2836   0.9500            0.1910 &   3.0079 r
  mprj/buf_i[87] (net)                                   2   0.0185 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2836   0.9500   0.0000   0.0003 &   3.0082 r
  data arrival time                                                                                                  3.0082

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7712 &   7.4568 r
  clock reconvergence pessimism                                                                           0.0000     7.4568
  clock uncertainty                                                                                       0.1000     7.5568
  library hold time                                                                     1.0000            0.2666     7.8233
  data required time                                                                                                 7.8233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8233
  data arrival time                                                                                                 -3.0082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3551 
  total derate : arrival time                                                                             0.1874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5425 

  slack (with derating applied) (VIOLATED)                                                               -4.8152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2726 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             8.9872                     4.6179 &   6.6179 r
  la_oenb[12] (net)                                      2   0.3126 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.6179 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.7298   8.9910   0.9500  -3.8156  -3.8996 &   2.7183 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2966   0.9500            0.1745 &   2.8927 r
  mprj/buf_i[76] (net)                                   2   0.0205 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0907   0.2966   0.9500  -0.0433  -0.0451 &   2.8476 r
  data arrival time                                                                                                  2.8476

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   1.0500   0.0000   1.6048 &   7.2904 r
  clock reconvergence pessimism                                                                           0.0000     7.2904
  clock uncertainty                                                                                       0.1000     7.3904
  library hold time                                                                     1.0000            0.2662     7.6566
  data required time                                                                                                 7.6566
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6566
  data arrival time                                                                                                 -2.8476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.2078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5549 

  slack (with derating applied) (VIOLATED)                                                               -4.8089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2540 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          8.7449                     4.4981 &   6.4981 r
  la_data_in[15] (net)                                   2   0.3044 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.4981 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.4259   8.7481   0.9500  -3.7258  -3.8144 &   2.6837 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3114   0.9500            0.2003 &   2.8841 r
  mprj/buf_i[143] (net)                                  2   0.0268 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0674   0.3114   0.9500  -0.0345  -0.0358 &   2.8482 r
  data arrival time                                                                                                  2.8482

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6033 &   7.2889 r
  clock reconvergence pessimism                                                                           0.0000     7.2889
  clock uncertainty                                                                                       0.1000     7.3889
  library hold time                                                                     1.0000            0.2658     7.6547
  data required time                                                                                                 7.6547
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6547
  data arrival time                                                                                                 -2.8482
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3471 
  total derate : arrival time                                                                             0.2037 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5508 

  slack (with derating applied) (VIOLATED)                                                               -4.8064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2556 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             8.2362                     4.2416 &   6.2416 r
  la_oenb[20] (net)                                      2   0.2868 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2416 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.0157   8.2388   0.9500  -3.4376  -3.5248 &   2.7168 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2791   0.9500            0.1986 &   2.9154 r
  mprj/buf_i[84] (net)                                   2   0.0180 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1108   0.2791   0.9500  -0.0510  -0.0533 &   2.8621 r
  data arrival time                                                                                                  2.8621

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   1.0500   0.0000   1.6033 &   7.2889 r
  clock reconvergence pessimism                                                                           0.0000     7.2889
  clock uncertainty                                                                                       0.1000     7.3889
  library hold time                                                                     1.0000            0.2667     7.6556
  data required time                                                                                                 7.6556
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6556
  data arrival time                                                                                                 -2.8621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3471 
  total derate : arrival time                                                                             0.1894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5364 

  slack (with derating applied) (VIOLATED)                                                               -4.7936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2571 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             9.0162                     4.6380 &   6.6380 r
  la_oenb[13] (net)                                      2   0.3139 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.6380 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.8629   9.0197   0.9500  -3.8443  -3.9340 &   2.7041 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3061   0.9500            0.1814 &   2.8855 r
  mprj/buf_i[77] (net)                                   2   0.0237 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0325   0.3061   0.9500  -0.0151  -0.0154 &   2.8701 r
  data arrival time                                                                                                  2.8701

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5267   1.0500   0.0000   1.5988 &   7.2843 r
  clock reconvergence pessimism                                                                           0.0000     7.2843
  clock uncertainty                                                                                       0.1000     7.3843
  library hold time                                                                     1.0000            0.2661     7.6504
  data required time                                                                                                 7.6504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6504
  data arrival time                                                                                                 -2.8701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3469 
  total derate : arrival time                                                                             0.2079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5548 

  slack (with derating applied) (VIOLATED)                                                               -4.7803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2255 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          8.2800                     4.2680 &   6.2680 r
  la_data_in[21] (net)                                   2   0.2885 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2680 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.0391   8.2823   0.9500  -3.4472  -3.5376 &   2.7304 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2760   0.9500            0.1936 &   2.9241 r
  mprj/buf_i[149] (net)                                  2   0.0167 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0750   0.2760   0.9500  -0.0343  -0.0358 &   2.8883 r
  data arrival time                                                                                                  2.8883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5268   1.0500   0.0000   1.5986 &   7.2842 r
  clock reconvergence pessimism                                                                           0.0000     7.2842
  clock uncertainty                                                                                       0.1000     7.3842
  library hold time                                                                     1.0000            0.2669     7.6512
  data required time                                                                                                 7.6512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6512
  data arrival time                                                                                                 -2.8883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3469 
  total derate : arrival time                                                                             0.1886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5355 

  slack (with derating applied) (VIOLATED)                                                               -4.7629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2274 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                            11.7294                     6.0268 &   8.0268 r
  la_oenb[55] (net)                                      2   0.4085 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   8.0268 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.6779  11.7351   0.9500  -4.9613  -5.0487 &   2.9781 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4568   0.9500            0.1797 &   3.1577 r
  mprj/buf_i[119] (net)                                  2   0.0637 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.3355   0.4569   0.9500  -0.1787  -0.1836 &   2.9741 r
  data arrival time                                                                                                  2.9741

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5440   1.0500   0.0000   1.5650 &   7.2506 r
  clock reconvergence pessimism                                                                           0.0000     7.2506
  clock uncertainty                                                                                       0.1000     7.3506
  library hold time                                                                     1.0000            0.2616     7.6123
  data required time                                                                                                 7.6123
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6123
  data arrival time                                                                                                 -2.9741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3453 
  total derate : arrival time                                                                             0.2751 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6204 

  slack (with derating applied) (VIOLATED)                                                               -4.6381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0178 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             9.9861                     5.1178 &   7.1178 r
  la_oenb[43] (net)                                      2   0.3470 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.1178 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.0294   9.9918   0.9500  -3.9070  -3.9631 &   3.1547 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3414   0.9500            0.1629 &   3.3176 r
  mprj/buf_i[107] (net)                                  2   0.0316 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1684   0.3414   0.9500  -0.0812  -0.0846 &   3.2330 r
  data arrival time                                                                                                  3.2330

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7559 &   7.4415 r
  clock reconvergence pessimism                                                                           0.0000     7.4415
  clock uncertainty                                                                                       0.1000     7.5415
  library hold time                                                                     1.0000            0.2649     7.8064
  data required time                                                                                                 7.8064
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8064
  data arrival time                                                                                                 -3.2330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3544 
  total derate : arrival time                                                                             0.2153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5697 

  slack (with derating applied) (VIOLATED)                                                               -4.5734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0037 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                           15.3932                     7.9031 &   9.9031 r
  wbs_sel_i[2] (net)                                     2   0.5362 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   9.9031 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -14.2365  15.4023   0.9500  -7.8990  -8.0589 &   1.8443 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3506   0.9500           -0.1341 &   1.7101 r
  mprj/buf_i[232] (net)                                  2   0.0103 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3506   0.9500   0.0000   0.0001 &   1.7103 r
  data arrival time                                                                                                  1.7103

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2082   1.0500   0.0000   0.2099 &   5.8955 r
  clock reconvergence pessimism                                                                           0.0000     5.8955
  clock uncertainty                                                                                       0.1000     5.9955
  library hold time                                                                     1.0000            0.2658     6.2614
  data required time                                                                                                 6.2614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2614
  data arrival time                                                                                                 -1.7103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2807 
  total derate : arrival time                                                                             0.4137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6945 

  slack (with derating applied) (VIOLATED)                                                               -4.5511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8566 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             8.7339                     4.4991 &   6.4991 r
  la_oenb[16] (net)                                      2   0.3043 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4991 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.8112   8.7366   0.9500  -3.4667  -3.5483 &   2.9508 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2724   0.9500            0.1661 &   3.1169 r
  mprj/buf_i[80] (net)                                   2   0.0135 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0160   0.2724   0.9500  -0.0013  -0.0012 &   3.1157 r
  data arrival time                                                                                                  3.1157

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   1.0500   0.0000   1.6050 &   7.2905 r
  clock reconvergence pessimism                                                                           0.0000     7.2905
  clock uncertainty                                                                                       0.1000     7.3905
  library hold time                                                                     1.0000            0.2669     7.6574
  data required time                                                                                                 7.6574
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6574
  data arrival time                                                                                                 -3.1157
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.1870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5341 

  slack (with derating applied) (VIOLATED)                                                               -4.5418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0076 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             8.6754                     4.4582 &   6.4582 r
  la_oenb[31] (net)                                      2   0.3018 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4582 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.4885   8.6789   0.9500  -3.2306  -3.2901 &   3.1681 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2370   0.9500            0.1355 &   3.3036 r
  mprj/buf_i[95] (net)                                   1   0.0039 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2370   0.9500   0.0000   0.0000 &   3.3037 r
  data arrival time                                                                                                  3.3037

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7684 &   7.4539 r
  clock reconvergence pessimism                                                                           0.0000     7.4539
  clock uncertainty                                                                                       0.1000     7.5539
  library hold time                                                                     1.0000            0.2679     7.8218
  data required time                                                                                                 7.8218
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8218
  data arrival time                                                                                                 -3.3037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3549 
  total derate : arrival time                                                                             0.1740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5290 

  slack (with derating applied) (VIOLATED)                                                               -4.5182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9892 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                          11.0965                     5.6875 &   7.6875 r
  la_data_in[3] (net)                                    2   0.3858 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.6875 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.5349  11.1034   0.9500  -4.7120  -4.7894 &   2.8980 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2993   0.9500            0.0634 &   2.9614 r
  mprj/buf_i[131] (net)                                  2   0.0121 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0177   0.2993   0.9500  -0.0073  -0.0075 &   2.9539 r
  data arrival time                                                                                                  2.9539

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5455   1.0500   0.0000   1.4107 &   7.0963 r
  clock reconvergence pessimism                                                                           0.0000     7.0963
  clock uncertainty                                                                                       0.1000     7.1963
  library hold time                                                                     1.0000            0.2662     7.4625
  data required time                                                                                                 7.4625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4625
  data arrival time                                                                                                 -2.9539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.2476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5856 

  slack (with derating applied) (VIOLATED)                                                               -4.5086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9230 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                             8.9425                     4.5943 &   6.5943 r
  la_oenb[32] (net)                                      2   0.3110 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.5943 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6212   8.9463   0.9500  -3.2672  -3.3224 &   3.2719 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2666   0.9500            0.1492 &   3.4211 r
  mprj/buf_i[96] (net)                                   1   0.0112 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0930   0.2666   0.9500  -0.0431  -0.0451 &   3.3760 r
  data arrival time                                                                                                  3.3760

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7639 &   7.4495 r
  clock reconvergence pessimism                                                                           0.0000     7.4495
  clock uncertainty                                                                                       0.1000     7.5495
  library hold time                                                                     1.0000            0.2670     7.8165
  data required time                                                                                                 7.8165
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8165
  data arrival time                                                                                                 -3.3760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3547 
  total derate : arrival time                                                                             0.1791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5338 

  slack (with derating applied) (VIOLATED)                                                               -4.4405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9067 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          8.5173                     4.3736 &   6.3736 r
  la_data_in[28] (net)                                   2   0.2961 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3736 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.9669   8.5210   0.9500  -3.0596  -3.1108 &   3.2629 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2750   0.9500            0.1802 &   3.4430 r
  mprj/buf_i[156] (net)                                  2   0.0152 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0780   0.2750   0.9500  -0.0371  -0.0388 &   3.4042 r
  data arrival time                                                                                                  3.4042

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7775 &   7.4631 r
  clock reconvergence pessimism                                                                           0.0000     7.4631
  clock uncertainty                                                                                       0.1000     7.5631
  library hold time                                                                     1.0000            0.2668     7.8299
  data required time                                                                                                 7.8299
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8299
  data arrival time                                                                                                 -3.4042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3554 
  total derate : arrival time                                                                             0.1697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5251 

  slack (with derating applied) (VIOLATED)                                                               -4.4256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9005 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          9.1541                     4.7137 &   6.7137 r
  la_data_in[34] (net)                                   2   0.3189 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7137 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.8378   9.1573   0.9500  -3.3987  -3.4666 &   3.2471 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2740   0.9500            0.1448 &   3.3919 r
  mprj/buf_i[162] (net)                                  2   0.0124 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2740   0.9500   0.0000   0.0001 &   3.3920 r
  data arrival time                                                                                                  3.3920

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7617 &   7.4473 r
  clock reconvergence pessimism                                                                           0.0000     7.4473
  clock uncertainty                                                                                       0.1000     7.5473
  library hold time                                                                     1.0000            0.2668     7.8141
  data required time                                                                                                 7.8141
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8141
  data arrival time                                                                                                 -3.3920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3546 
  total derate : arrival time                                                                             0.1829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5376 

  slack (with derating applied) (VIOLATED)                                                               -4.4221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8845 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             6.3028                     3.2364 &   5.2364 r
  la_oenb[15] (net)                                      2   0.2187 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.2364 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8846   6.3050   0.9500  -2.1983  -2.2391 &   2.9973 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2519   0.9500            0.2768 &   3.2741 r
  mprj/buf_i[79] (net)                                   2   0.0177 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0317   0.2519   0.9500  -0.0029  -0.0028 &   3.2713 r
  data arrival time                                                                                                  3.2713

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   1.0500   0.0000   1.6044 &   7.2900 r
  clock reconvergence pessimism                                                                           0.0000     7.2900
  clock uncertainty                                                                                       0.1000     7.3900
  library hold time                                                                     1.0000            0.2675     7.6575
  data required time                                                                                                 7.6575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6575
  data arrival time                                                                                                 -3.2713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3471 
  total derate : arrival time                                                                             0.1283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4754 

  slack (with derating applied) (VIOLATED)                                                               -4.3862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9108 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                             9.2059                     4.7298 &   6.7298 r
  la_oenb[33] (net)                                      2   0.3203 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.7298 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.7164   9.2099   0.9500  -3.3364  -3.3907 &   3.3390 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2633   0.9500            0.1317 &   3.4708 r
  mprj/buf_i[97] (net)                                   1   0.0092 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0867   0.2633   0.9500  -0.0402  -0.0421 &   3.4286 r
  data arrival time                                                                                                  3.4286

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7617 &   7.4473 r
  clock reconvergence pessimism                                                                           0.0000     7.4473
  clock uncertainty                                                                                       0.1000     7.5473
  library hold time                                                                     1.0000            0.2671     7.8144
  data required time                                                                                                 7.8144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8144
  data arrival time                                                                                                 -3.4286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3546 
  total derate : arrival time                                                                             0.1817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5363 

  slack (with derating applied) (VIOLATED)                                                               -4.3858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8495 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          8.7718                     4.5201 &   6.5201 r
  la_data_in[19] (net)                                   2   0.3056 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.5201 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9896   8.7745   0.9500  -3.4441  -3.5249 &   2.9953 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2833   0.9500            0.1740 &   3.1692 r
  mprj/buf_i[147] (net)                                  2   0.0169 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0916   0.2833   0.9500  -0.0429  -0.0449 &   3.1244 r
  data arrival time                                                                                                  3.1244

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5503   1.0500   0.0000   1.4522 &   7.1378 r
  clock reconvergence pessimism                                                                           0.0000     7.1378
  clock uncertainty                                                                                       0.1000     7.2378
  library hold time                                                                     1.0000            0.2666     7.5045
  data required time                                                                                                 7.5045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5045
  data arrival time                                                                                                 -3.1244
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3399 
  total derate : arrival time                                                                             0.1883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5282 

  slack (with derating applied) (VIOLATED)                                                               -4.3801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8519 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             8.6440                     4.4527 &   6.4527 r
  la_oenb[27] (net)                                      2   0.3011 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4527 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.3979   8.6467   0.9500  -3.1955  -3.2645 &   3.1882 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2853   0.9500            0.1825 &   3.3708 r
  mprj/buf_i[91] (net)                                   2   0.0182 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1438   0.2853   0.9500  -0.0655  -0.0686 &   3.3022 r
  data arrival time                                                                                                  3.3022

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5340   1.0500   0.0000   1.5909 &   7.2765 r
  clock reconvergence pessimism                                                                           0.0000     7.2765
  clock uncertainty                                                                                       0.1000     7.3765
  library hold time                                                                     1.0000            0.2666     7.6431
  data required time                                                                                                 7.6431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6431
  data arrival time                                                                                                 -3.3022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3465 
  total derate : arrival time                                                                             0.1774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5239 

  slack (with derating applied) (VIOLATED)                                                               -4.3409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8170 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             8.3411                     4.2945 &   6.2945 r
  la_oenb[25] (net)                                      2   0.2904 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2945 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9858   8.3437   0.9500  -3.0071  -3.0693 &   3.2252 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2361   0.9500            0.1529 &   3.3781 r
  mprj/buf_i[89] (net)                                   1   0.0049 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0672   0.2361   0.9500  -0.0293  -0.0307 &   3.3475 r
  data arrival time                                                                                                  3.3475

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5288   1.0500   0.0000   1.5966 &   7.2822 r
  clock reconvergence pessimism                                                                           0.0000     7.2822
  clock uncertainty                                                                                       0.1000     7.3822
  library hold time                                                                     1.0000            0.2680     7.6502
  data required time                                                                                                 7.6502
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6502
  data arrival time                                                                                                 -3.3475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3027

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3468 
  total derate : arrival time                                                                             0.1645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5113 

  slack (with derating applied) (VIOLATED)                                                               -4.3027 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7915 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.5715                     0.8444 &   2.8444 f
  io_in[19] (net)                                        2   0.0920 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8444 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5721   0.9500   0.0000   0.0158 &   2.8602 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2163   0.9500            0.6922 &   3.5525 f
  mprj/buf_i[211] (net)                                  2   0.0424 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2164   0.9500   0.0000   0.0024 &   3.5549 f
  data arrival time                                                                                                  3.5549

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5370   1.0500   0.0000   1.6224 &   7.3080 r
  clock reconvergence pessimism                                                                           0.0000     7.3080
  clock uncertainty                                                                                       0.1000     7.4080
  library hold time                                                                     1.0000            0.4396     7.8476
  data required time                                                                                                 7.8476
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8476
  data arrival time                                                                                                 -3.5549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3480 
  total derate : arrival time                                                                             0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3854 

  slack (with derating applied) (VIOLATED)                                                               -4.2927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9073 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          5.7672                     2.9573 &   4.9573 r
  la_data_in[20] (net)                                   2   0.1999 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9573 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1568   5.7694   0.9500  -1.8116  -1.8384 &   3.1189 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2465   0.9500            0.3002 &   3.4191 r
  mprj/buf_i[148] (net)                                  2   0.0183 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0836   0.2465   0.9500  -0.0408  -0.0426 &   3.3765 r
  data arrival time                                                                                                  3.3765

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6034 &   7.2889 r
  clock reconvergence pessimism                                                                           0.0000     7.2889
  clock uncertainty                                                                                       0.1000     7.3889
  library hold time                                                                     1.0000            0.2676     7.6566
  data required time                                                                                                 7.6566
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6566
  data arrival time                                                                                                 -3.3765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3471 
  total derate : arrival time                                                                             0.1118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4589 

  slack (with derating applied) (VIOLATED)                                                               -4.2801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8212 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                          9.1794                     4.7226 &   6.7226 r
  la_data_in[33] (net)                                   2   0.3196 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7226 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3765   9.1829   0.9500  -3.2091  -3.2639 &   3.4587 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2478   0.9500            0.1183 &   3.5770 r
  mprj/buf_i[161] (net)                                  1   0.0051 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2478   0.9500   0.0000   0.0001 &   3.5770 r
  data arrival time                                                                                                  3.5770

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7617 &   7.4473 r
  clock reconvergence pessimism                                                                           0.0000     7.4473
  clock uncertainty                                                                                       0.1000     7.5473
  library hold time                                                                     1.0000            0.2676     7.8149
  data required time                                                                                                 7.8149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8149
  data arrival time                                                                                                 -3.5770
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3546 
  total derate : arrival time                                                                             0.1722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5269 

  slack (with derating applied) (VIOLATED)                                                               -4.2379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7110 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              8.2603                     4.2425 &   6.2425 r
  la_oenb[7] (net)                                       2   0.2872 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2425 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.4127   8.2639   0.9500  -3.0993  -3.1527 &   3.0898 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2436   0.9500            0.1644 &   3.2542 r
  mprj/buf_i[71] (net)                                   1   0.0073 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2436   0.9500   0.0000   0.0001 &   3.2543 r
  data arrival time                                                                                                  3.2543

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5477   1.0500   0.0000   1.4184 &   7.1040 r
  clock reconvergence pessimism                                                                           0.0000     7.1040
  clock uncertainty                                                                                       0.1000     7.2040
  library hold time                                                                     1.0000            0.2678     7.4718
  data required time                                                                                                 7.4718
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4718
  data arrival time                                                                                                 -3.2543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3383 
  total derate : arrival time                                                                             0.1690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5073 

  slack (with derating applied) (VIOLATED)                                                               -4.2176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7103 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          8.2571                     4.2469 &   6.2469 r
  la_data_in[27] (net)                                   2   0.2873 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2469 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.7880   8.2600   0.9500  -2.8812  -2.9343 &   3.3126 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2664   0.9500            0.1862 &   3.4988 r
  mprj/buf_i[155] (net)                                  2   0.0137 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0861   0.2664   0.9500  -0.0414  -0.0433 &   3.4555 r
  data arrival time                                                                                                  3.4555

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5291   1.0500   0.0000   1.5963 &   7.2819 r
  clock reconvergence pessimism                                                                           0.0000     7.2819
  clock uncertainty                                                                                       0.1000     7.3819
  library hold time                                                                     1.0000            0.2672     7.6491
  data required time                                                                                                 7.6491
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6491
  data arrival time                                                                                                 -3.4555
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3468 
  total derate : arrival time                                                                             0.1607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5075 

  slack (with derating applied) (VIOLATED)                                                               -4.1936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6862 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          8.3375                     4.2790 &   6.2790 r
  la_data_in[13] (net)                                   2   0.2897 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2790 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0240   8.3414   0.9500  -2.9409  -2.9868 &   3.2922 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2801   0.9500            0.1941 &   3.4863 r
  mprj/buf_i[141] (net)                                  2   0.0178 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0111   0.2801   0.9500  -0.0009  -0.0007 &   3.4856 r
  data arrival time                                                                                                  3.4856

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6048 &   7.2904 r
  clock reconvergence pessimism                                                                           0.0000     7.2904
  clock uncertainty                                                                                       0.1000     7.3904
  library hold time                                                                     1.0000            0.2667     7.6571
  data required time                                                                                                 7.6571
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6571
  data arrival time                                                                                                 -3.4856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.1626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5098 

  slack (with derating applied) (VIOLATED)                                                               -4.1715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6617 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             8.5502                     4.3999 &   6.3999 r
  la_oenb[14] (net)                                      2   0.2976 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.3999 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.8250   8.5532   0.9500  -2.9801  -3.0355 &   3.3644 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3062   0.9500            0.2059 &   3.5703 r
  mprj/buf_i[78] (net)                                   2   0.0260 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0839   0.3063   0.9500  -0.0440  -0.0458 &   3.5245 r
  data arrival time                                                                                                  3.5245

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5234   1.0500   0.0000   1.6019 &   7.2874 r
  clock reconvergence pessimism                                                                           0.0000     7.2874
  clock uncertainty                                                                                       0.1000     7.3874
  library hold time                                                                     1.0000            0.2661     7.6535
  data required time                                                                                                 7.6535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6535
  data arrival time                                                                                                 -3.5245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3470 
  total derate : arrival time                                                                             0.1670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5140 

  slack (with derating applied) (VIOLATED)                                                               -4.1290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6150 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                              9.1109                     4.6823 &   6.6823 r
  la_oenb[9] (net)                                       2   0.3170 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.6823 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.7835   9.1146   0.9500  -3.4067  -3.4685 &   3.2138 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2855   0.9500            0.1579 &   3.3718 r
  mprj/buf_i[73] (net)                                   2   0.0160 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0134   0.2855   0.9500  -0.0011  -0.0009 &   3.3709 r
  data arrival time                                                                                                  3.3709

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5462   1.0500   0.0000   1.4088 &   7.0943 r
  clock reconvergence pessimism                                                                           0.0000     7.0943
  clock uncertainty                                                                                       0.1000     7.1943
  library hold time                                                                     1.0000            0.2666     7.4609
  data required time                                                                                                 7.4609
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4609
  data arrival time                                                                                                 -3.3709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3378 
  total derate : arrival time                                                                             0.1844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5223 

  slack (with derating applied) (VIOLATED)                                                               -4.0901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5678 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             8.4346                     4.3287 &   6.3287 r
  la_oenb[34] (net)                                      2   0.2931 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.3287 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6312   8.4386   0.9500  -2.7208  -2.7516 &   3.5771 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2918   0.9500            0.1992 &   3.7763 r
  mprj/buf_i[98] (net)                                   2   0.0214 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0362   0.2918   0.9500  -0.0162  -0.0167 &   3.7596 r
  data arrival time                                                                                                  3.7596

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7682 &   7.4538 r
  clock reconvergence pessimism                                                                           0.0000     7.4538
  clock uncertainty                                                                                       0.1000     7.5538
  library hold time                                                                     1.0000            0.2663     7.8201
  data required time                                                                                                 7.8201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8201
  data arrival time                                                                                                 -3.7596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3549 
  total derate : arrival time                                                                             0.1529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5078 

  slack (with derating applied) (VIOLATED)                                                               -4.0605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5527 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               2.1145                     1.1428 &   3.1428 f
  io_in[18] (net)                                        2   0.1246 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1428 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2509   2.1154   0.9500  -0.1339  -0.1146 &   3.0282 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2164   0.9500            0.7852 &   3.8134 f
  mprj/buf_i[210] (net)                                  2   0.0351 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2164   0.9500   0.0000   0.0009 &   3.8143 f
  data arrival time                                                                                                  3.8143

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5373   1.0500   0.0000   1.6219 &   7.3075 r
  clock reconvergence pessimism                                                                           0.0000     7.3075
  clock uncertainty                                                                                       0.1000     7.4075
  library hold time                                                                     1.0000            0.4396     7.8472
  data required time                                                                                                 7.8472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8472
  data arrival time                                                                                                 -3.8143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3480 
  total derate : arrival time                                                                             0.0494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3974 

  slack (with derating applied) (VIOLATED)                                                               -4.0328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6354 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          8.4023                     4.3044 &   6.3044 r
  la_data_in[35] (net)                                   2   0.2917 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3044 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.4781   8.4068   0.9500  -2.6165  -2.6373 &   3.6671 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2510   0.9500            0.1637 &   3.8307 r
  mprj/buf_i[163] (net)                                  2   0.0088 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2510   0.9500   0.0000   0.0001 &   3.8308 r
  data arrival time                                                                                                  3.8308

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7617 &   7.4473 r
  clock reconvergence pessimism                                                                           0.0000     7.4473
  clock uncertainty                                                                                       0.1000     7.5473
  library hold time                                                                     1.0000            0.2675     7.8148
  data required time                                                                                                 7.8148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8148
  data arrival time                                                                                                 -3.8308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3546 
  total derate : arrival time                                                                             0.1452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4999 

  slack (with derating applied) (VIOLATED)                                                               -3.9839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4841 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               2.0035                     1.0771 &   3.0771 f
  io_in[20] (net)                                        2   0.1176 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0771 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0048   0.9500   0.0000   0.0282 &   3.1052 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2321   0.9500            0.7800 &   3.8853 f
  mprj/buf_i[212] (net)                                  2   0.0436 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2322   0.9500   0.0000   0.0030 &   3.8883 f
  data arrival time                                                                                                  3.8883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5371   1.0500   0.0000   1.6222 &   7.3078 r
  clock reconvergence pessimism                                                                           0.0000     7.3078
  clock uncertainty                                                                                       0.1000     7.4078
  library hold time                                                                     1.0000            0.4374     7.8452
  data required time                                                                                                 7.8452
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8452
  data arrival time                                                                                                 -3.8883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3480 
  total derate : arrival time                                                                             0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3907 

  slack (with derating applied) (VIOLATED)                                                               -3.9569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5662 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              9.5948                     4.9275 &   6.9275 r
  la_oenb[4] (net)                                       2   0.3338 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9275 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.4473   9.5993   0.9500  -3.7078  -3.7719 &   3.1556 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2484   0.9500            0.0961 &   3.2518 r
  mprj/buf_i[68] (net)                                   1   0.0038 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2484   0.9500   0.0000   0.0000 &   3.2518 r
  data arrival time                                                                                                  3.2518

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4768   1.0500   0.0000   1.1438 &   6.8294 r
  clock reconvergence pessimism                                                                           0.0000     6.8294
  clock uncertainty                                                                                       0.1000     6.9294
  library hold time                                                                     1.0000            0.2679     7.1973
  data required time                                                                                                 7.1973
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1973
  data arrival time                                                                                                 -3.2518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3252 
  total derate : arrival time                                                                             0.1968 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5220 

  slack (with derating applied) (VIOLATED)                                                               -3.9455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4234 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                             9.5320                     4.8735 &   6.8735 r
  la_oenb[48] (net)                                      2   0.3307 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.8735 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.4112   9.5385   0.9500  -3.1160  -3.1292 &   3.7443 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3485   0.9500            0.1929 &   3.9372 r
  mprj/buf_i[112] (net)                                  2   0.0363 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0473   0.3485   0.9500  -0.0289  -0.0294 &   3.9078 r
  data arrival time                                                                                                  3.9078

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7816 &   7.4672 r
  clock reconvergence pessimism                                                                           0.0000     7.4672
  clock uncertainty                                                                                       0.1000     7.5672
  library hold time                                                                     1.0000            0.2647     7.8319
  data required time                                                                                                 7.8319
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8319
  data arrival time                                                                                                 -3.9078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3556 
  total derate : arrival time                                                                             0.1750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5305 

  slack (with derating applied) (VIOLATED)                                                               -3.9240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3935 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             9.8341                     5.0576 &   7.0576 r
  la_oenb[36] (net)                                      2   0.3424 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.0576 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.2591   9.8382   0.9500  -3.1531  -3.1928 &   3.8648 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2983   0.9500            0.1310 &   3.9959 r
  mprj/buf_i[100] (net)                                  2   0.0171 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1162   0.2983   0.9500  -0.0537  -0.0561 &   3.9398 r
  data arrival time                                                                                                  3.9398

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7636 &   7.4492 r
  clock reconvergence pessimism                                                                           0.0000     7.4492
  clock uncertainty                                                                                       0.1000     7.5492
  library hold time                                                                     1.0000            0.2661     7.8153
  data required time                                                                                                 7.8153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8153
  data arrival time                                                                                                 -3.9398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8755

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3547 
  total derate : arrival time                                                                             0.1735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5282 

  slack (with derating applied) (VIOLATED)                                                               -3.8755 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3474 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             6.3111                     3.2405 &   5.2405 r
  la_oenb[19] (net)                                      2   0.2190 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.2405 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2139   6.3135   0.9500  -1.8069  -1.8269 &   3.4136 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2332   0.9500            0.2601 &   3.6737 r
  mprj/buf_i[83] (net)                                   2   0.0118 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0237   0.2332   0.9500  -0.0021  -0.0021 &   3.6716 r
  data arrival time                                                                                                  3.6716

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5517   1.0500   0.0000   1.4817 &   7.1673 r
  clock reconvergence pessimism                                                                           0.0000     7.1673
  clock uncertainty                                                                                       0.1000     7.2673
  library hold time                                                                     1.0000            0.2678     7.5351
  data required time                                                                                                 7.5351
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5351
  data arrival time                                                                                                 -3.6716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3413 
  total derate : arrival time                                                                             0.1078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4491 

  slack (with derating applied) (VIOLATED)                                                               -3.8635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4143 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             8.2543                     4.2367 &   6.2367 r
  la_oenb[35] (net)                                      2   0.2868 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2367 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0285   8.2582   0.9500  -2.4212  -2.4386 &   3.7981 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2342   0.9500            0.1557 &   3.9539 r
  mprj/buf_i[99] (net)                                   1   0.0047 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2342   0.9500   0.0000   0.0000 &   3.9539 r
  data arrival time                                                                                                  3.9539

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7616 &   7.4472 r
  clock reconvergence pessimism                                                                           0.0000     7.4472
  clock uncertainty                                                                                       0.1000     7.5472
  library hold time                                                                     1.0000            0.2677     7.8149
  data required time                                                                                                 7.8149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8149
  data arrival time                                                                                                 -3.9539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3546 
  total derate : arrival time                                                                             0.1347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4893 

  slack (with derating applied) (VIOLATED)                                                               -3.8610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3717 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[16] (in)                                                          3.4668                     1.8711 &   3.8711 f
  la_data_in[16] (net)                                   2   0.2049 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8711 f
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4435   3.4706   0.9500  -0.8884  -0.8656 &   3.0055 f
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2164   0.9500            0.9823 &   3.9878 f
  mprj/buf_i[144] (net)                                  2   0.0155 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2164   0.9500   0.0000   0.0002 &   3.9880 f
  data arrival time                                                                                                  3.9880

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6050 &   7.2906 r
  clock reconvergence pessimism                                                                           0.0000     7.2906
  clock uncertainty                                                                                       0.1000     7.3906
  library hold time                                                                     1.0000            0.4396     7.8302
  data required time                                                                                                 7.8302
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8302
  data arrival time                                                                                                 -3.9880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.0997 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4468 

  slack (with derating applied) (VIOLATED)                                                               -3.8422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3953 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          2.8630                     1.5386 &   3.5386 f
  la_data_in[23] (net)                                   2   0.1685 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5386 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3869   2.8665   0.9500  -0.2580  -0.2139 &   3.3247 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2114   0.9500            0.8934 &   4.2181 f
  mprj/buf_i[151] (net)                                  2   0.0207 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0400   0.2114   0.9500  -0.0041  -0.0040 &   4.2141 f
  data arrival time                                                                                                  4.2141

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7777 &   7.4633 r
  clock reconvergence pessimism                                                                           0.0000     7.4633
  clock uncertainty                                                                                       0.1000     7.5633
  library hold time                                                                     1.0000            0.4403     8.0037
  data required time                                                                                                 8.0037
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0037
  data arrival time                                                                                                 -4.2141
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7896

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3554 
  total derate : arrival time                                                                             0.0631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4185 

  slack (with derating applied) (VIOLATED)                                                               -3.7896 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3710 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[1] (in)                                                              8.8078                     4.5099 &   6.5099 r
  la_oenb[1] (net)                                       2   0.3057 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5099 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.0538   8.8129   0.9500  -2.9497  -2.9763 &   3.5336 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2563   0.9500            0.1466 &   3.6802 r
  mprj/buf_i[65] (net)                                   2   0.0088 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2563   0.9500   0.0000   0.0001 &   3.6803 r
  data arrival time                                                                                                  3.6803

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5454   1.0500   0.0000   1.4111 &   7.0967 r
  clock reconvergence pessimism                                                                           0.0000     7.0967
  clock uncertainty                                                                                       0.1000     7.1967
  library hold time                                                                     1.0000            0.2674     7.4641
  data required time                                                                                                 7.4641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4641
  data arrival time                                                                                                 -3.6803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.1616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4995 

  slack (with derating applied) (VIOLATED)                                                               -3.7838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2843 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             8.6565                     4.4488 &   6.4488 r
  la_oenb[39] (net)                                      2   0.3011 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.4488 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6754   8.6602   0.9500  -2.5162  -2.5336 &   3.9151 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2722   0.9500            0.1701 &   4.0852 r
  mprj/buf_i[103] (net)                                  2   0.0138 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0339   0.2722   0.9500  -0.0188  -0.0195 &   4.0657 r
  data arrival time                                                                                                  4.0657

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7588 &   7.4444 r
  clock reconvergence pessimism                                                                           0.0000     7.4444
  clock uncertainty                                                                                       0.1000     7.5444
  library hold time                                                                     1.0000            0.2669     7.8113
  data required time                                                                                                 7.8113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8113
  data arrival time                                                                                                 -4.0657
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3545 
  total derate : arrival time                                                                             0.1414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4959 

  slack (with derating applied) (VIOLATED)                                                               -3.7456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2497 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                             9.6512                     4.9785 &   6.9785 r
  la_oenb[58] (net)                                      2   0.3367 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9785 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3852   9.6539   0.9500  -3.1959  -3.2432 &   3.7353 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4344   0.9500            0.2598 &   3.9951 r
  mprj/buf_i[122] (net)                                  2   0.0646 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2194   0.4345   0.9500  -0.1165  -0.1177 &   3.8774 r
  data arrival time                                                                                                  3.8774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5468   1.0500   0.0000   1.5519 &   7.2375 r
  clock reconvergence pessimism                                                                           0.0000     7.2375
  clock uncertainty                                                                                       0.1000     7.3375
  library hold time                                                                     1.0000            0.2623     7.5998
  data required time                                                                                                 7.5998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5998
  data arrival time                                                                                                 -3.8774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3446 
  total derate : arrival time                                                                             0.1855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5301 

  slack (with derating applied) (VIOLATED)                                                               -3.7224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1923 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          8.2957                     4.2630 &   6.2630 r
  la_data_in[10] (net)                                   2   0.2885 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2630 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3462   8.2989   0.9500  -2.6136  -2.6485 &   3.6145 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2846   0.9500            0.2003 &   3.8148 r
  mprj/buf_i[138] (net)                                  2   0.0196 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0496   0.2846   0.9500  -0.0230  -0.0239 &   3.7909 r
  data arrival time                                                                                                  3.7909

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5459   1.0500   0.0000   1.4096 &   7.0952 r
  clock reconvergence pessimism                                                                           0.0000     7.0952
  clock uncertainty                                                                                       0.1000     7.1952
  library hold time                                                                     1.0000            0.2666     7.4618
  data required time                                                                                                 7.4618
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4618
  data arrival time                                                                                                 -3.7909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6709

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.1474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4853 

  slack (with derating applied) (VIOLATED)                                                               -3.6709 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1856 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               2.9559                     1.6001 &   3.6001 f
  io_in[21] (net)                                        2   0.1748 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6001 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6424   2.9578   0.9500  -0.3986  -0.3728 &   3.2274 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2479   0.9500            0.9444 &   4.1718 f
  mprj/buf_i[213] (net)                                  2   0.0391 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2479   0.9500   0.0000   0.0013 &   4.1731 f
  data arrival time                                                                                                  4.1731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5377   1.0500   0.0000   1.6212 &   7.3067 r
  clock reconvergence pessimism                                                                           0.0000     7.3067
  clock uncertainty                                                                                       0.1000     7.4067
  library hold time                                                                     1.0000            0.4334     7.8401
  data required time                                                                                                 7.8401
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8401
  data arrival time                                                                                                 -4.1731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3479 
  total derate : arrival time                                                                             0.0721 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4201 

  slack (with derating applied) (VIOLATED)                                                               -3.6670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2470 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[9] (in)                                                           6.7453                     3.4622 &   5.4622 r
  la_data_in[9] (net)                                    2   0.2341 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.4622 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8960   6.7481   0.9500  -1.7027  -1.7074 &   3.7548 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2500   0.9500            0.2522 &   4.0071 r
  mprj/buf_i[137] (net)                                  2   0.0150 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2500   0.9500   0.0000   0.0002 &   4.0072 r
  data arrival time                                                                                                  4.0072

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6050 &   7.2906 r
  clock reconvergence pessimism                                                                           0.0000     7.2906
  clock uncertainty                                                                                       0.1000     7.3906
  library hold time                                                                     1.0000            0.2675     7.6582
  data required time                                                                                                 7.6582
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6582
  data arrival time                                                                                                 -4.0072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.1027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4498 

  slack (with derating applied) (VIOLATED)                                                               -3.6509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2011 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                            10.0968                     5.2073 &   7.2073 r
  la_oenb[56] (net)                                      2   0.3522 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.2073 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.7048  10.0999   0.9500  -3.3012  -3.3457 &   3.8616 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4438   0.9500            0.2458 &   4.1074 r
  mprj/buf_i[120] (net)                                  2   0.0659 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2663   0.4440   0.9500  -0.1437  -0.1465 &   3.9610 r
  data arrival time                                                                                                  3.9610

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5458   1.0500   0.0000   1.5572 &   7.2427 r
  clock reconvergence pessimism                                                                           0.0000     7.2427
  clock uncertainty                                                                                       0.1000     7.3427
  library hold time                                                                     1.0000            0.2620     7.6048
  data required time                                                                                                 7.6048
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6048
  data arrival time                                                                                                 -3.9610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3449 
  total derate : arrival time                                                                             0.1918 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5367 

  slack (with derating applied) (VIOLATED)                                                               -3.6438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1071 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                            9.7187                     4.9383 &   6.9383 r
  wbs_adr_i[8] (net)                                     2   0.3359 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.9383 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -8.0849   9.7303   0.9500  -4.0999  -4.1232 &   2.8151 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2988   0.9500            0.1372 &   2.9523 r
  mprj/buf_i[40] (net)                                   2   0.0177 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2988   0.9500   0.0000   0.0002 &   2.9525 r
  data arrival time                                                                                                  2.9525

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   1.0500   0.0000   0.5394 &   6.2250 r
  clock reconvergence pessimism                                                                           0.0000     6.2250
  clock uncertainty                                                                                       0.1000     6.3250
  library hold time                                                                     1.0000            0.2669     6.5919
  data required time                                                                                                 6.5919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5919
  data arrival time                                                                                                 -2.9525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2964 
  total derate : arrival time                                                                             0.2218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5182 

  slack (with derating applied) (VIOLATED)                                                               -3.6394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1212 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             5.8452                     2.9960 &   4.9960 r
  la_oenb[18] (net)                                      2   0.2025 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9960 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2470   5.8475   0.9500  -1.3579  -1.3590 &   3.6370 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2437   0.9500            0.2939 &   3.9309 r
  mprj/buf_i[82] (net)                                   2   0.0170 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0660   0.2437   0.9500  -0.0315  -0.0329 &   3.8980 r
  data arrival time                                                                                                  3.8980

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5503   1.0500   0.0000   1.4523 &   7.1379 r
  clock reconvergence pessimism                                                                           0.0000     7.1379
  clock uncertainty                                                                                       0.1000     7.2379
  library hold time                                                                     1.0000            0.2678     7.5056
  data required time                                                                                                 7.5056
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5056
  data arrival time                                                                                                 -3.8980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3399 
  total derate : arrival time                                                                             0.0885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4284 

  slack (with derating applied) (VIOLATED)                                                               -3.6076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1792 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             3.0985                     1.6686 &   3.6686 f
  la_oenb[26] (net)                                      2   0.1827 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6686 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6304   3.1021   0.9500  -0.3830  -0.3398 &   3.3288 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1843   0.9500            0.8981 &   4.2268 f
  mprj/buf_i[90] (net)                                   1   0.0066 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0266   0.1843   0.9500  -0.0024  -0.0025 &   4.2244 f
  data arrival time                                                                                                  4.2244

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5314   1.0500   0.0000   1.5938 &   7.2794 r
  clock reconvergence pessimism                                                                           0.0000     7.2794
  clock uncertainty                                                                                       0.1000     7.3794
  library hold time                                                                     1.0000            0.4442     7.8236
  data required time                                                                                                 7.8236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8236
  data arrival time                                                                                                 -4.2244
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3466 
  total derate : arrival time                                                                             0.0698 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4165 

  slack (with derating applied) (VIOLATED)                                                               -3.5992 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1827 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                            11.2234                     5.7828 &   7.7828 r
  la_oenb[60] (net)                                      2   0.3914 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.7828 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.9029  11.2274   0.9500  -3.8551  -3.9058 &   3.8770 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5294   0.9500            0.2479 &   4.1249 r
  mprj/buf_i[124] (net)                                  2   0.0877 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.4289   0.5296   0.9500  -0.2217  -0.2259 &   3.8990 r
  data arrival time                                                                                                  3.8990

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5500   1.0500   0.0000   1.4486 &   7.1342 r
  clock reconvergence pessimism                                                                           0.0000     7.1342
  clock uncertainty                                                                                       0.1000     7.2342
  library hold time                                                                     1.0000            0.2595     7.4937
  data required time                                                                                                 7.4937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4937
  data arrival time                                                                                                 -3.8990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3397 
  total derate : arrival time                                                                             0.2247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5645 

  slack (with derating applied) (VIOLATED)                                                               -3.5947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0303 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             2.8207                     1.5153 &   3.5153 f
  la_oenb[29] (net)                                      2   0.1660 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5153 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2486   2.8242   0.9500  -0.0516   0.0033 &   3.5186 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1991   0.9500            0.8747 &   4.3933 f
  mprj/buf_i[93] (net)                                   2   0.0147 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0459   0.1991   0.9500  -0.0046  -0.0046 &   4.3887 f
  data arrival time                                                                                                  4.3887

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7557 &   7.4413 r
  clock reconvergence pessimism                                                                           0.0000     7.4413
  clock uncertainty                                                                                       0.1000     7.5413
  library hold time                                                                     1.0000            0.4421     7.9834
  data required time                                                                                                 7.9834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9834
  data arrival time                                                                                                 -4.3887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3543 
  total derate : arrival time                                                                             0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4062 

  slack (with derating applied) (VIOLATED)                                                               -3.5947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1884 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           9.7917                     5.0229 &   7.0229 r
  wbs_dat_i[31] (net)                                    2   0.3404 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0229 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.8134   9.7968   0.9500  -3.3710  -3.4082 &   3.6147 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2904   0.9500            0.1259 &   3.7405 r
  mprj/buf_i[31] (net)                                   2   0.0145 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1052   0.2904   0.9500  -0.0499  -0.0522 &   3.6884 r
  data arrival time                                                                                                  3.6884

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4984   1.0500   0.0000   1.2157 &   6.9013 r
  clock reconvergence pessimism                                                                           0.0000     6.9013
  clock uncertainty                                                                                       0.1000     7.0013
  library hold time                                                                     1.0000            0.2666     7.2679
  data required time                                                                                                 7.2679
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2679
  data arrival time                                                                                                 -3.6884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3286 
  total derate : arrival time                                                                             0.1846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5132 

  slack (with derating applied) (VIOLATED)                                                               -3.5795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0663 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              9.3833                     4.8240 &   6.8240 r
  la_oenb[0] (net)                                       2   0.3266 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8240 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.5296   9.3869   0.9500  -3.2869  -3.3376 &   3.4864 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2608   0.9500            0.1197 &   3.6060 r
  mprj/buf_i[64] (net)                                   1   0.0079 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0261   0.2608   0.9500  -0.0100  -0.0104 &   3.5956 r
  data arrival time                                                                                                  3.5956

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4704   1.0500   0.0000   1.1206 &   6.8061 r
  clock reconvergence pessimism                                                                           0.0000     6.8061
  clock uncertainty                                                                                       0.1000     6.9061
  library hold time                                                                     1.0000            0.2676     7.1737
  data required time                                                                                                 7.1737
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1737
  data arrival time                                                                                                 -3.5956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3241 
  total derate : arrival time                                                                             0.1771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5012 

  slack (with derating applied) (VIOLATED)                                                               -3.5781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0768 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          3.0755                     1.6570 &   3.6570 f
  la_data_in[17] (net)                                   2   0.1814 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6570 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4715   3.0789   0.9500  -0.3588  -0.3162 &   3.3409 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2072   0.9500            0.9185 &   4.2593 f
  mprj/buf_i[145] (net)                                  2   0.0157 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0184   0.2072   0.9500  -0.0015  -0.0014 &   4.2579 f
  data arrival time                                                                                                  4.2579

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6050 &   7.2906 r
  clock reconvergence pessimism                                                                           0.0000     7.2906
  clock uncertainty                                                                                       0.1000     7.3906
  library hold time                                                                     1.0000            0.4409     7.8315
  data required time                                                                                                 7.8315
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8315
  data arrival time                                                                                                 -4.2579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5736

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.0696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4167 

  slack (with derating applied) (VIOLATED)                                                               -3.5736 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1569 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                              8.9100                     4.5694 &   6.5694 r
  la_oenb[2] (net)                                       2   0.3096 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5694 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.5988   8.9144   0.9500  -2.7900  -2.8148 &   3.7546 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2604   0.9500            0.1450 &   3.8996 r
  mprj/buf_i[66] (net)                                   2   0.0096 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0209   0.2604   0.9500  -0.0033  -0.0033 &   3.8963 r
  data arrival time                                                                                                  3.8963

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5454   1.0500   0.0000   1.4110 &   7.0965 r
  clock reconvergence pessimism                                                                           0.0000     7.0965
  clock uncertainty                                                                                       0.1000     7.1965
  library hold time                                                                     1.0000            0.2673     7.4639
  data required time                                                                                                 7.4639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4639
  data arrival time                                                                                                 -3.8963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.1533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4913 

  slack (with derating applied) (VIOLATED)                                                               -3.5676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0763 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              3.7268                     2.0070 &   4.0070 f
  la_oenb[8] (net)                                       2   0.2201 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0070 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2625   3.7316   0.9500  -0.7973  -0.7574 &   3.2496 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2148   0.9500            1.0170 &   4.2666 f
  mprj/buf_i[72] (net)                                   2   0.0124 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0243   0.2148   0.9500  -0.0022  -0.0021 &   4.2645 f
  data arrival time                                                                                                  4.2645

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5675   1.0500   0.0000   1.6049 &   7.2905 r
  clock reconvergence pessimism                                                                           0.0000     7.2905
  clock uncertainty                                                                                       0.1000     7.3905
  library hold time                                                                     1.0000            0.4399     7.8304
  data required time                                                                                                 7.8304
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8304
  data arrival time                                                                                                 -4.2645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.0977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4449 

  slack (with derating applied) (VIOLATED)                                                               -3.5659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1210 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               2.3362                     1.2555 &   3.2555 f
  io_in[17] (net)                                        2   0.1373 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2555 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3381   0.9500   0.0000   0.0389 &   3.2944 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2356   0.9500            0.8393 &   4.1337 f
  mprj/buf_i[209] (net)                                  2   0.0419 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2356   0.9500   0.0000   0.0013 &   4.1350 f
  data arrival time                                                                                                  4.1350

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5517   1.0500   0.0000   1.4781 &   7.1637 r
  clock reconvergence pessimism                                                                           0.0000     7.1637
  clock uncertainty                                                                                       0.1000     7.2637
  library hold time                                                                     1.0000            0.4369     7.7006
  data required time                                                                                                 7.7006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7006
  data arrival time                                                                                                 -4.1350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3411 
  total derate : arrival time                                                                             0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3874 

  slack (with derating applied) (VIOLATED)                                                               -3.5656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1782 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          3.1744                     1.7125 &   3.7125 f
  la_data_in[14] (net)                                   2   0.1874 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7125 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6347   3.1778   0.9500  -0.4344  -0.3941 &   3.3184 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2208   0.9500            0.9464 &   4.2648 f
  mprj/buf_i[142] (net)                                  2   0.0216 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2208   0.9500   0.0000   0.0003 &   4.2651 f
  data arrival time                                                                                                  4.2651

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5267   1.0500   0.0000   1.5987 &   7.2843 r
  clock reconvergence pessimism                                                                           0.0000     7.2843
  clock uncertainty                                                                                       0.1000     7.3843
  library hold time                                                                     1.0000            0.4390     7.8233
  data required time                                                                                                 7.8233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8233
  data arrival time                                                                                                 -4.2651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3469 
  total derate : arrival time                                                                             0.0748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4217 

  slack (with derating applied) (VIOLATED)                                                               -3.5582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1365 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               6.9700                     3.5780 &   5.5780 r
  io_in[22] (net)                                        2   0.2420 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5780 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2701   6.9727   0.9500  -1.7368  -1.7437 &   3.8343 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3201   0.9500            0.2987 &   4.1330 r
  mprj/buf_i[214] (net)                                  2   0.0382 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3201   0.9500   0.0000   0.0012 &   4.1343 r
  data arrival time                                                                                                  4.1343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5383   1.0500   0.0000   1.6202 &   7.3058 r
  clock reconvergence pessimism                                                                           0.0000     7.3058
  clock uncertainty                                                                                       0.1000     7.4058
  library hold time                                                                     1.0000            0.2656     7.6714
  data required time                                                                                                 7.6714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6714
  data arrival time                                                                                                 -4.1343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3479 
  total derate : arrival time                                                                             0.1068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4547 

  slack (with derating applied) (VIOLATED)                                                               -3.5371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0824 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             3.0592                     1.6440 &   3.6440 f
  la_oenb[28] (net)                                      2   0.1801 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6440 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2993   3.0631   0.9500  -0.0955  -0.0369 &   3.6071 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1887   0.9500            0.8972 &   4.5043 f
  mprj/buf_i[92] (net)                                   1   0.0086 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0393   0.1887   0.9500  -0.0037  -0.0038 &   4.5005 f
  data arrival time                                                                                                  4.5005

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7807 &   7.4663 r
  clock reconvergence pessimism                                                                           0.0000     7.4663
  clock uncertainty                                                                                       0.1000     7.5663
  library hold time                                                                     1.0000            0.4436     8.0099
  data required time                                                                                                 8.0099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0099
  data arrival time                                                                                                 -4.5005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3555 
  total derate : arrival time                                                                             0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4111 

  slack (with derating applied) (VIOLATED)                                                               -3.5094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0983 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             6.6910                     3.4405 &   5.4405 r
  la_oenb[10] (net)                                      2   0.2325 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.4405 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0070   6.6932   0.9500  -1.7219  -1.7347 &   3.7058 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2594   0.9500            0.2627 &   3.9686 r
  mprj/buf_i[74] (net)                                   2   0.0184 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0110   0.2594   0.9500  -0.0009  -0.0007 &   3.9679 r
  data arrival time                                                                                                  3.9679

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5458   1.0500   0.0000   1.4099 &   7.0955 r
  clock reconvergence pessimism                                                                           0.0000     7.0955
  clock uncertainty                                                                                       0.1000     7.1955
  library hold time                                                                     1.0000            0.2673     7.4628
  data required time                                                                                                 7.4628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4628
  data arrival time                                                                                                 -3.9679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.1038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4417 

  slack (with derating applied) (VIOLATED)                                                               -3.4949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0532 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          3.7554                     2.0338 &   4.0338 f
  la_data_in[18] (net)                                   2   0.2225 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0338 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5031   3.7590   0.9500  -0.9041  -0.8781 &   3.1557 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2070   0.9500            1.0130 &   4.1687 f
  mprj/buf_i[146] (net)                                  2   0.0094 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0082   0.2070   0.9500  -0.0007  -0.0006 &   4.1681 f
  data arrival time                                                                                                  4.1681

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5461   1.0500   0.0000   1.4088 &   7.0944 r
  clock reconvergence pessimism                                                                           0.0000     7.0944
  clock uncertainty                                                                                       0.1000     7.1944
  library hold time                                                                     1.0000            0.4410     7.6353
  data required time                                                                                                 7.6353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6353
  data arrival time                                                                                                 -4.1681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3378 
  total derate : arrival time                                                                             0.1023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4401 

  slack (with derating applied) (VIOLATED)                                                               -3.4673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0272 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          3.1035                     1.6692 &   3.6692 f
  la_data_in[29] (net)                                   2   0.1829 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6692 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3092   3.1071   0.9500  -0.1103  -0.0522 &   3.6170 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1879   0.9500            0.9025 &   4.5195 f
  mprj/buf_i[157] (net)                                  1   0.0079 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1879   0.9500   0.0000   0.0001 &   4.5196 f
  data arrival time                                                                                                  4.5196

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7559 &   7.4415 r
  clock reconvergence pessimism                                                                           0.0000     7.4415
  clock uncertainty                                                                                       0.1000     7.5415
  library hold time                                                                     1.0000            0.4437     7.9852
  data required time                                                                                                 7.9852
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9852
  data arrival time                                                                                                 -4.5196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3544 
  total derate : arrival time                                                                             0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4107 

  slack (with derating applied) (VIOLATED)                                                               -3.4656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0549 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          7.5317                     3.8411 &   5.8411 r
  la_data_in[39] (net)                                   2   0.2606 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8411 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3661   7.5380   0.9500  -1.7070  -1.6751 &   4.1660 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2475   0.9500            0.2074 &   4.3734 r
  mprj/buf_i[167] (net)                                  2   0.0111 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0486   0.2475   0.9500  -0.0230  -0.0241 &   4.3493 r
  data arrival time                                                                                                  4.3493

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7595 &   7.4451 r
  clock reconvergence pessimism                                                                           0.0000     7.4451
  clock uncertainty                                                                                       0.1000     7.5451
  library hold time                                                                     1.0000            0.2676     7.8127
  data required time                                                                                                 7.8127
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8127
  data arrival time                                                                                                 -4.3493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3545 
  total derate : arrival time                                                                             0.1036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4581 

  slack (with derating applied) (VIOLATED)                                                               -3.4634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0052 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                              10.7124                     5.4390 &   7.4390 r
  io_in[31] (net)                                        2   0.3702 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.4390 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.8925  10.7259   0.9500  -3.2957  -3.2490 &   4.1900 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3639   0.9500            0.1459 &   4.3360 r
  mprj/buf_i[223] (net)                                  2   0.0363 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3639   0.9500   0.0000   0.0010 &   4.3369 r
  data arrival time                                                                                                  4.3369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5335   1.0500   0.0000   1.7088 &   7.3943 r
  clock reconvergence pessimism                                                                           0.0000     7.3943
  clock uncertainty                                                                                       0.1000     7.4943
  library hold time                                                                     1.0000            0.2644     7.7587
  data required time                                                                                                 7.7587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7587
  data arrival time                                                                                                 -4.3369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4218

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3521 
  total derate : arrival time                                                                             0.1837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5358 

  slack (with derating applied) (VIOLATED)                                                               -3.4218 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8860 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           8.9776                     4.5918 &   6.5918 r
  la_data_in[8] (net)                                    2   0.3114 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5918 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6807   8.9838   0.9500  -2.6031  -2.5995 &   3.9923 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2532   0.9500            0.1343 &   4.1266 r
  mprj/buf_i[136] (net)                                  1   0.0073 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0663   0.2532   0.9500  -0.0304  -0.0319 &   4.0947 r
  data arrival time                                                                                                  4.0947

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5500   1.0500   0.0000   1.4486 &   7.1342 r
  clock reconvergence pessimism                                                                           0.0000     7.1342
  clock uncertainty                                                                                       0.1000     7.2342
  library hold time                                                                     1.0000            0.2675     7.5017
  data required time                                                                                                 7.5017
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5017
  data arrival time                                                                                                 -4.0947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3397 
  total derate : arrival time                                                                             0.1458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4855 

  slack (with derating applied) (VIOLATED)                                                               -3.4070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9215 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          4.3426                     2.3084 &   4.3084 f
  la_data_in[44] (net)                                   2   0.2570 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3084 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5802   4.3525   0.9500  -0.9273  -0.8577 &   3.4507 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2813   0.9500            1.1695 &   4.6202 f
  mprj/buf_i[172] (net)                                  2   0.0382 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1639   0.2813   0.9500  -0.0507  -0.0526 &   4.5677 f
  data arrival time                                                                                                  4.5677

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7559 &   7.4415 r
  clock reconvergence pessimism                                                                           0.0000     7.4415
  clock uncertainty                                                                                       0.1000     7.5415
  library hold time                                                                     1.0000            0.4231     7.9646
  data required time                                                                                                 7.9646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9646
  data arrival time                                                                                                 -4.5677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3969

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3544 
  total derate : arrival time                                                                             0.1166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4710 

  slack (with derating applied) (VIOLATED)                                                               -3.3969 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9260 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          4.1791                     2.2230 &   4.2230 f
  la_data_in[42] (net)                                   2   0.2473 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2230 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3937   4.1882   0.9500  -0.7993  -0.7298 &   3.4932 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2399   0.9500            1.1036 &   4.5969 f
  mprj/buf_i[170] (net)                                  2   0.0190 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1164   0.2399   0.9500  -0.0110  -0.0113 &   4.5855 f
  data arrival time                                                                                                  4.5855

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7501 &   7.4356 r
  clock reconvergence pessimism                                                                           0.0000     7.4356
  clock uncertainty                                                                                       0.1000     7.5356
  library hold time                                                                     1.0000            0.4359     7.9715
  data required time                                                                                                 7.9715
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9715
  data arrival time                                                                                                 -4.5855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3541 
  total derate : arrival time                                                                             0.1044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4585 

  slack (with derating applied) (VIOLATED)                                                               -3.3860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9275 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          4.2926                     2.2992 &   4.2992 f
  la_data_in[38] (net)                                   2   0.2529 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2992 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4225   4.3004   0.9500  -0.8649  -0.8021 &   3.4971 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2230   0.9500            1.1006 &   4.5977 f
  mprj/buf_i[166] (net)                                  2   0.0110 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0321   0.2230   0.9500  -0.0030  -0.0030 &   4.5947 f
  data arrival time                                                                                                  4.5947

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7546 &   7.4402 r
  clock reconvergence pessimism                                                                           0.0000     7.4402
  clock uncertainty                                                                                       0.1000     7.5402
  library hold time                                                                     1.0000            0.4387     7.9789
  data required time                                                                                                 7.9789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9789
  data arrival time                                                                                                 -4.5947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3543 
  total derate : arrival time                                                                             0.1069 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4612 

  slack (with derating applied) (VIOLATED)                                                               -3.3843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9231 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          4.3075                     2.3167 &   4.3167 f
  la_data_in[30] (net)                                   2   0.2544 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3167 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5060   4.3147   0.9500  -0.8766  -0.8185 &   3.4982 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2214   0.9500            1.1008 &   4.5990 f
  mprj/buf_i[158] (net)                                  2   0.0103 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0272   0.2214   0.9500  -0.0024  -0.0024 &   4.5966 f
  data arrival time                                                                                                  4.5966

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7553 &   7.4409 r
  clock reconvergence pessimism                                                                           0.0000     7.4409
  clock uncertainty                                                                                       0.1000     7.5409
  library hold time                                                                     1.0000            0.4389     7.9798
  data required time                                                                                                 7.9798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9798
  data arrival time                                                                                                 -4.5966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3543 
  total derate : arrival time                                                                             0.1073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4616 

  slack (with derating applied) (VIOLATED)                                                               -3.3833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9217 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             3.8979                     2.0901 &   4.0901 f
  la_oenb[47] (net)                                      2   0.2297 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0901 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9987   3.9047   0.9500  -0.5740  -0.5054 &   3.5847 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3128   0.9500            1.1412 &   4.7259 f
  mprj/buf_i[111] (net)                                  2   0.0578 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2301   0.3129   0.9500  -0.1236  -0.1269 &   4.5990 f
  data arrival time                                                                                                  4.5990

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7786 &   7.4642 r
  clock reconvergence pessimism                                                                           0.0000     7.4642
  clock uncertainty                                                                                       0.1000     7.5642
  library hold time                                                                     1.0000            0.4133     7.9775
  data required time                                                                                                 7.9775
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9775
  data arrival time                                                                                                 -4.5990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3554 
  total derate : arrival time                                                                             0.1002 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4557 

  slack (with derating applied) (VIOLATED)                                                               -3.3785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9228 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          3.5584                     1.9066 &   3.9066 f
  la_data_in[37] (net)                                   2   0.2094 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9066 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5308   3.5647   0.9500  -0.3443  -0.2769 &   3.6297 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2082   0.9500            0.9871 &   4.6168 f
  mprj/buf_i[165] (net)                                  2   0.0115 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0148   0.2082   0.9500  -0.0012  -0.0011 &   4.6156 f
  data arrival time                                                                                                  4.6156

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7633 &   7.4489 r
  clock reconvergence pessimism                                                                           0.0000     7.4489
  clock uncertainty                                                                                       0.1000     7.5489
  library hold time                                                                     1.0000            0.4408     7.9897
  data required time                                                                                                 7.9897
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9897
  data arrival time                                                                                                 -4.6156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3547 
  total derate : arrival time                                                                             0.0737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4284 

  slack (with derating applied) (VIOLATED)                                                               -3.3740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9456 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          4.1975                     2.2292 &   4.2292 f
  la_data_in[36] (net)                                   2   0.2483 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2292 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3351   4.2073   0.9500  -0.7568  -0.6813 &   3.5479 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2131   0.9500            1.0785 &   4.6263 f
  mprj/buf_i[164] (net)                                  1   0.0082 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0333   0.2131   0.9500  -0.0035  -0.0036 &   4.6228 f
  data arrival time                                                                                                  4.6228

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7616 &   7.4472 r
  clock reconvergence pessimism                                                                           0.0000     7.4472
  clock uncertainty                                                                                       0.1000     7.5472
  library hold time                                                                     1.0000            0.4401     7.9873
  data required time                                                                                                 7.9873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9873
  data arrival time                                                                                                 -4.6228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3546 
  total derate : arrival time                                                                             0.1007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4554 

  slack (with derating applied) (VIOLATED)                                                               -3.3646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9092 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          4.0641                     2.1785 &   4.1785 f
  la_data_in[32] (net)                                   2   0.2395 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1785 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0342   4.0718   0.9500  -0.6505  -0.5832 &   3.5954 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2010   0.9500            1.0487 &   4.6440 f
  mprj/buf_i[160] (net)                                  1   0.0050 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2010   0.9500   0.0000   0.0001 &   4.6441 f
  data arrival time                                                                                                  4.6441

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7639 &   7.4495 r
  clock reconvergence pessimism                                                                           0.0000     7.4495
  clock uncertainty                                                                                       0.1000     7.5495
  library hold time                                                                     1.0000            0.4418     7.9913
  data required time                                                                                                 7.9913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9913
  data arrival time                                                                                                 -4.6441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3547 
  total derate : arrival time                                                                             0.0930 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4477 

  slack (with derating applied) (VIOLATED)                                                               -3.3472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8995 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             3.6065                     1.9328 &   3.9328 f
  la_oenb[38] (net)                                      2   0.2123 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9328 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5945   3.6129   0.9500  -0.3603  -0.2918 &   3.6410 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2189   0.9500            1.0046 &   4.6456 f
  mprj/buf_i[102] (net)                                  2   0.0150 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0505   0.2189   0.9500  -0.0049  -0.0050 &   4.6407 f
  data arrival time                                                                                                  4.6407

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7588 &   7.4444 r
  clock reconvergence pessimism                                                                           0.0000     7.4444
  clock uncertainty                                                                                       0.1000     7.5444
  library hold time                                                                     1.0000            0.4393     7.9837
  data required time                                                                                                 7.9837
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9837
  data arrival time                                                                                                 -4.6407
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3545 
  total derate : arrival time                                                                             0.0757 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4302 

  slack (with derating applied) (VIOLATED)                                                               -3.3430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9128 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          4.0929                     2.1754 &   4.1754 f
  la_data_in[41] (net)                                   2   0.2421 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1754 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1034   4.1020   0.9500  -0.6713  -0.5967 &   3.5788 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2170   0.9500            1.0687 &   4.6474 f
  mprj/buf_i[169] (net)                                  2   0.0103 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0165   0.2170   0.9500  -0.0015  -0.0014 &   4.6460 f
  data arrival time                                                                                                  4.6460

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7501 &   7.4357 r
  clock reconvergence pessimism                                                                           0.0000     7.4357
  clock uncertainty                                                                                       0.1000     7.5357
  library hold time                                                                     1.0000            0.4396     7.9753
  data required time                                                                                                 7.9753
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9753
  data arrival time                                                                                                 -4.6460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3541 
  total derate : arrival time                                                                             0.0956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4497 

  slack (with derating applied) (VIOLATED)                                                               -3.3293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8796 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[42] (in)                                                             7.7485                     3.9524 &   5.9524 r
  la_oenb[42] (net)                                      2   0.2681 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9524 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9134   7.7547   0.9500  -1.6955  -1.6597 &   4.2926 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2997   0.9500            0.2416 &   4.5343 r
  mprj/buf_i[106] (net)                                  2   0.0274 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0982   0.2997   0.9500  -0.0498  -0.0518 &   4.4825 r
  data arrival time                                                                                                  4.4825

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7515 &   7.4371 r
  clock reconvergence pessimism                                                                           0.0000     7.4371
  clock uncertainty                                                                                       0.1000     7.5371
  library hold time                                                                     1.0000            0.2661     7.8032
  data required time                                                                                                 7.8032
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8032
  data arrival time                                                                                                 -4.4825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3541 
  total derate : arrival time                                                                             0.1064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4605 

  slack (with derating applied) (VIOLATED)                                                               -3.3207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8602 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             8.2285                     4.2082 &   6.2082 r
  la_oenb[41] (net)                                      2   0.2853 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2082 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1332   8.2340   0.9500  -1.8834  -1.8601 &   4.3481 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2656   0.9500            0.1868 &   4.5349 r
  mprj/buf_i[105] (net)                                  2   0.0135 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1080   0.2656   0.9500  -0.0497  -0.0520 &   4.4829 r
  data arrival time                                                                                                  4.4829

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7502 &   7.4358 r
  clock reconvergence pessimism                                                                           0.0000     7.4358
  clock uncertainty                                                                                       0.1000     7.5358
  library hold time                                                                     1.0000            0.2671     7.8029
  data required time                                                                                                 7.8029
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8029
  data arrival time                                                                                                 -4.4829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3541 
  total derate : arrival time                                                                             0.1127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4668 

  slack (with derating applied) (VIOLATED)                                                               -3.3200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8532 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[51] (in)                                                             7.8882                     4.0222 &   6.0222 r
  la_oenb[51] (net)                                      2   0.2729 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0222 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9725   7.8951   0.9500  -1.7333  -1.6935 &   4.3288 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3521   0.9500            0.2795 &   4.6083 r
  mprj/buf_i[115] (net)                                  2   0.0451 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1754   0.3521   0.9500  -0.0923  -0.0959 &   4.5124 r
  data arrival time                                                                                                  4.5124

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5731   1.0500   0.0000   1.7819 &   7.4675 r
  clock reconvergence pessimism                                                                           0.0000     7.4675
  clock uncertainty                                                                                       0.1000     7.5675
  library hold time                                                                     1.0000            0.2646     7.8321
  data required time                                                                                                 7.8321
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8321
  data arrival time                                                                                                 -4.5124
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3556 
  total derate : arrival time                                                                             0.1127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4683 

  slack (with derating applied) (VIOLATED)                                                               -3.3197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8514 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             3.1597                     1.6983 &   3.6983 f
  la_oenb[30] (net)                                      2   0.1861 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6983 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   3.1637   0.9500   0.0000   0.0661 &   3.7644 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1962   0.9500            0.9189 &   4.6832 f
  mprj/buf_i[94] (net)                                   2   0.0105 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0206   0.1962   0.9500  -0.0018  -0.0017 &   4.6815 f
  data arrival time                                                                                                  4.6815

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5732   1.0500   0.0000   1.7686 &   7.4542 r
  clock reconvergence pessimism                                                                           0.0000     7.4542
  clock uncertainty                                                                                       0.1000     7.5542
  library hold time                                                                     1.0000            0.4425     7.9967
  data required time                                                                                                 7.9967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9967
  data arrival time                                                                                                 -4.6815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3550 
  total derate : arrival time                                                                             0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4069 

  slack (with derating applied) (VIOLATED)                                                               -3.3152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9083 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             3.7926                     2.0312 &   4.0312 f
  la_oenb[40] (net)                                      2   0.2232 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0312 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6910   3.7997   0.9500  -0.4398  -0.3683 &   3.6628 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2110   0.9500            1.0227 &   4.6855 f
  mprj/buf_i[104] (net)                                  2   0.0104 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0291   0.2110   0.9500  -0.0027  -0.0027 &   4.6828 f
  data arrival time                                                                                                  4.6828

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7501 &   7.4357 r
  clock reconvergence pessimism                                                                           0.0000     7.4357
  clock uncertainty                                                                                       0.1000     7.5357
  library hold time                                                                     1.0000            0.4404     7.9761
  data required time                                                                                                 7.9761
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9761
  data arrival time                                                                                                 -4.6828
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3541 
  total derate : arrival time                                                                             0.0809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4350 

  slack (with derating applied) (VIOLATED)                                                               -3.2933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8584 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              3.3455                     1.8021 &   3.8021 f
  la_oenb[3] (net)                                       2   0.1974 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8021 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7049   3.3494   0.9500  -0.4379  -0.3886 &   3.4135 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1918   0.9500            0.9403 &   4.3537 f
  mprj/buf_i[67] (net)                                   1   0.0073 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1918   0.9500   0.0000   0.0001 &   4.3538 f
  data arrival time                                                                                                  4.3538

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5455   1.0500   0.0000   1.4108 &   7.0964 r
  clock reconvergence pessimism                                                                           0.0000     7.0964
  clock uncertainty                                                                                       0.1000     7.1964
  library hold time                                                                     1.0000            0.4431     7.6395
  data required time                                                                                                 7.6395
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6395
  data arrival time                                                                                                 -4.3538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.0751 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4131 

  slack (with derating applied) (VIOLATED)                                                               -3.2857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8726 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             3.6433                     1.9510 &   3.9510 f
  la_oenb[37] (net)                                      2   0.2144 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9510 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5022   3.6500   0.9500  -0.3087  -0.2360 &   3.7150 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2106   0.9500            1.0014 &   4.7164 f
  mprj/buf_i[101] (net)                                  2   0.0116 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0103   0.2106   0.9500  -0.0008  -0.0008 &   4.7156 f
  data arrival time                                                                                                  4.7156

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7624 &   7.4480 r
  clock reconvergence pessimism                                                                           0.0000     7.4480
  clock uncertainty                                                                                       0.1000     7.5480
  library hold time                                                                     1.0000            0.4405     7.9885
  data required time                                                                                                 7.9885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9885
  data arrival time                                                                                                 -4.7156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3547 
  total derate : arrival time                                                                             0.0728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4275 

  slack (with derating applied) (VIOLATED)                                                               -3.2729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8454 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[46] (in)                                                          4.4196                     2.3472 &   4.3472 f
  la_data_in[46] (net)                                   2   0.2615 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3472 f
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7174   4.4299   0.9500  -0.9873  -0.9169 &   3.4303 f
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2991   0.9500            1.1989 &   4.6292 f
  mprj/buf_i[174] (net)                                  2   0.0463 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2247   0.2991   0.9500  -0.1060  -0.1102 &   4.5190 f
  data arrival time                                                                                                  4.5190

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5368   1.0500   0.0000   1.5876 &   7.2732 r
  clock reconvergence pessimism                                                                           0.0000     7.2732
  clock uncertainty                                                                                       0.1000     7.3732
  library hold time                                                                     1.0000            0.4176     7.7908
  data required time                                                                                                 7.7908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7908
  data arrival time                                                                                                 -4.5190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3463 
  total derate : arrival time                                                                             0.1241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4705 

  slack (with derating applied) (VIOLATED)                                                               -3.2718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8013 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               4.2933                     2.3086 &   4.3086 f
  io_in[27] (net)                                        2   0.2535 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3086 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3942   4.2997   0.9500  -0.9105  -0.8593 &   3.4493 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2878   0.9500            1.1698 &   4.6191 f
  mprj/buf_i[219] (net)                                  2   0.0422 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2878   0.9500   0.0000   0.0012 &   4.6203 f
  data arrival time                                                                                                  4.6203

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5421   1.0500   0.0000   1.6718 &   7.3574 r
  clock reconvergence pessimism                                                                           0.0000     7.3574
  clock uncertainty                                                                                       0.1000     7.4574
  library hold time                                                                     1.0000            0.4211     7.8785
  data required time                                                                                                 7.8785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8785
  data arrival time                                                                                                 -4.6203
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2582

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3504 
  total derate : arrival time                                                                             0.1123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4626 

  slack (with derating applied) (VIOLATED)                                                               -3.2582 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7956 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          4.1931                     2.2288 &   4.2288 f
  la_data_in[47] (net)                                   2   0.2481 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2288 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0497   4.2026   0.9500  -0.6252  -0.5436 &   3.6852 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3054   0.9500            1.1760 &   4.8612 f
  mprj/buf_i[175] (net)                                  2   0.0522 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2511   0.3055   0.9500  -0.1341  -0.1396 &   4.7216 f
  data arrival time                                                                                                  4.7216

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7780 &   7.4636 r
  clock reconvergence pessimism                                                                           0.0000     7.4636
  clock uncertainty                                                                                       0.1000     7.5636
  library hold time                                                                     1.0000            0.4156     7.9792
  data required time                                                                                                 7.9792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9792
  data arrival time                                                                                                 -4.7216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3554 
  total derate : arrival time                                                                             0.1059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4613 

  slack (with derating applied) (VIOLATED)                                                               -3.2577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7964 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          3.4660                     1.8597 &   3.8597 f
  la_data_in[11] (net)                                   2   0.2041 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8597 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8784   3.4715   0.9500  -0.5124  -0.4594 &   3.4003 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2141   0.9500            0.9800 &   4.3803 f
  mprj/buf_i[139] (net)                                  2   0.0144 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2141   0.9500   0.0000   0.0002 &   4.3805 f
  data arrival time                                                                                                  4.3805

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5458   1.0500   0.0000   1.4100 &   7.0956 r
  clock reconvergence pessimism                                                                           0.0000     7.0956
  clock uncertainty                                                                                       0.1000     7.1956
  library hold time                                                                     1.0000            0.4400     7.6356
  data required time                                                                                                 7.6356
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6356
  data arrival time                                                                                                 -4.3805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.0814 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4192 

  slack (with derating applied) (VIOLATED)                                                               -3.2550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8358 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          3.8401                     2.0560 &   4.0560 f
  la_data_in[40] (net)                                   2   0.2260 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0560 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7147   3.8475   0.9500  -0.4225  -0.3479 &   3.7082 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2312   0.9500            1.0501 &   4.7582 f
  mprj/buf_i[168] (net)                                  2   0.0183 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1355   0.2312   0.9500  -0.0287  -0.0299 &   4.7284 f
  data arrival time                                                                                                  4.7284

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7501 &   7.4357 r
  clock reconvergence pessimism                                                                           0.0000     7.4357
  clock uncertainty                                                                                       0.1000     7.5357
  library hold time                                                                     1.0000            0.4375     7.9732
  data required time                                                                                                 7.9732
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9732
  data arrival time                                                                                                 -4.7284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3541 
  total derate : arrival time                                                                             0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4370 

  slack (with derating applied) (VIOLATED)                                                               -3.2448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8079 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          4.2205                     2.2409 &   4.2409 f
  la_data_in[45] (net)                                   2   0.2496 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2409 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1100   4.2302   0.9500  -0.6512  -0.5683 &   3.6725 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2954   0.9500            1.1689 &   4.8414 f
  mprj/buf_i[173] (net)                                  2   0.0468 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1748   0.2954   0.9500  -0.0712  -0.0735 &   4.7679 f
  data arrival time                                                                                                  4.7679

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7786 &   7.4642 r
  clock reconvergence pessimism                                                                           0.0000     7.4642
  clock uncertainty                                                                                       0.1000     7.5642
  library hold time                                                                     1.0000            0.4187     7.9829
  data required time                                                                                                 7.9829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9829
  data arrival time                                                                                                 -4.7679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3554 
  total derate : arrival time                                                                             0.1038 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4592 

  slack (with derating applied) (VIOLATED)                                                               -3.2151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7558 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          4.0849                     2.1713 &   4.1713 f
  la_data_in[52] (net)                                   2   0.2416 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1713 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0120   4.0940   0.9500  -0.5903  -0.5086 &   3.6628 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3071   0.9500            1.1602 &   4.8230 f
  mprj/buf_i[180] (net)                                  2   0.0527 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1288   0.3072   0.9500  -0.0412  -0.0407 &   4.7823 f
  data arrival time                                                                                                  4.7823

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7818 &   7.4674 r
  clock reconvergence pessimism                                                                           0.0000     7.4674
  clock uncertainty                                                                                       0.1000     7.5674
  library hold time                                                                     1.0000            0.4151     7.9825
  data required time                                                                                                 7.9825
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9825
  data arrival time                                                                                                 -4.7823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3556 
  total derate : arrival time                                                                             0.0986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4542 

  slack (with derating applied) (VIOLATED)                                                               -3.2002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7459 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          3.9926                     2.1344 &   4.1344 f
  la_data_in[48] (net)                                   2   0.2349 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1344 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9067   4.0010   0.9500  -0.5166  -0.4368 &   3.6975 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2866   0.9500            1.1295 &   4.8270 f
  mprj/buf_i[176] (net)                                  2   0.0450 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1270   0.2866   0.9500  -0.0334  -0.0339 &   4.7932 f
  data arrival time                                                                                                  4.7932

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7798 &   7.4653 r
  clock reconvergence pessimism                                                                           0.0000     7.4653
  clock uncertainty                                                                                       0.1000     7.5653
  library hold time                                                                     1.0000            0.4215     7.9868
  data required time                                                                                                 7.9868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9868
  data arrival time                                                                                                 -4.7932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3555 
  total derate : arrival time                                                                             0.0926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4481 

  slack (with derating applied) (VIOLATED)                                                               -3.1937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7456 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             3.7981                     2.0312 &   4.0312 f
  la_oenb[50] (net)                                      2   0.2234 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0312 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6415   3.8055   0.9500  -0.3872  -0.3070 &   3.7242 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2515   0.9500            1.0660 &   4.7903 f
  mprj/buf_i[114] (net)                                  2   0.0294 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0191   0.2515   0.9500  -0.0016  -0.0009 &   4.7893 f
  data arrival time                                                                                                  4.7893

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7460 &   7.4316 r
  clock reconvergence pessimism                                                                           0.0000     7.4316
  clock uncertainty                                                                                       0.1000     7.5316
  library hold time                                                                     1.0000            0.4323     7.9639
  data required time                                                                                                 7.9639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9639
  data arrival time                                                                                                 -4.7893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3539 
  total derate : arrival time                                                                             0.0808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4347 

  slack (with derating applied) (VIOLATED)                                                               -3.1745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7398 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          4.1057                     2.1819 &   4.1819 f
  la_data_in[49] (net)                                   2   0.2429 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1819 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9634   4.1148   0.9500  -0.5473  -0.4637 &   3.7182 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2762   0.9500            1.1332 &   4.8514 f
  mprj/buf_i[177] (net)                                  2   0.0384 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1358   0.2762   0.9500  -0.0327  -0.0334 &   4.8179 f
  data arrival time                                                                                                  4.8179

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7809 &   7.4665 r
  clock reconvergence pessimism                                                                           0.0000     7.4665
  clock uncertainty                                                                                       0.1000     7.5665
  library hold time                                                                     1.0000            0.4247     7.9911
  data required time                                                                                                 7.9911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9911
  data arrival time                                                                                                 -4.8179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3555 
  total derate : arrival time                                                                             0.0945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4501 

  slack (with derating applied) (VIOLATED)                                                               -3.1732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7231 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                               18.4989                     9.3792 &  11.3792 r
  io_in[0] (net)                                         2   0.6399 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &  11.3792 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -14.2944  18.5294   0.9500  -7.8722  -7.8139 &   3.5654 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4688   0.9500           -0.1757 &   3.3897 r
  mprj/buf_i[192] (net)                                  2   0.0374 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4688   0.9500   0.0000   0.0011 &   3.3908 r
  data arrival time                                                                                                  3.3908

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3352   1.0500   0.0000   0.5115 &   6.1971 r
  clock reconvergence pessimism                                                                           0.0000     6.1971
  clock uncertainty                                                                                       0.1000     6.2971
  library hold time                                                                     1.0000            0.2619     6.5590
  data required time                                                                                                 6.5590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5590
  data arrival time                                                                                                 -3.3908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1683

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2951 
  total derate : arrival time                                                                             0.4258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7209 

  slack (with derating applied) (VIOLATED)                                                               -3.1683 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4474 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           3.5636                     1.9126 &   3.9126 f
  la_data_in[7] (net)                                    2   0.2099 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9126 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7397   3.5692   0.9500  -0.4947  -0.4377 &   3.4749 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1989   0.9500            0.9782 &   4.4531 f
  mprj/buf_i[135] (net)                                  1   0.0080 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1989   0.9500   0.0000   0.0001 &   4.4532 f
  data arrival time                                                                                                  4.4532

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5437   1.0500   0.0000   1.3801 &   7.0656 r
  clock reconvergence pessimism                                                                           0.0000     7.0656
  clock uncertainty                                                                                       0.1000     7.1656
  library hold time                                                                     1.0000            0.4421     7.6078
  data required time                                                                                                 7.6078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6078
  data arrival time                                                                                                 -4.4532
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3365 
  total derate : arrival time                                                                             0.0805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4170 

  slack (with derating applied) (VIOLATED)                                                               -3.1545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7375 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          3.7991                     2.0347 &   4.0347 f
  la_data_in[26] (net)                                   2   0.2236 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0347 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6840   3.8062   0.9500  -0.4312  -0.3592 &   3.6756 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1990   0.9500            1.0115 &   4.6871 f
  mprj/buf_i[154] (net)                                  1   0.0062 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0317   0.1990   0.9500  -0.0028  -0.0029 &   4.6842 f
  data arrival time                                                                                                  4.6842

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5289   1.0500   0.0000   1.5966 &   7.2822 r
  clock reconvergence pessimism                                                                           0.0000     7.2822
  clock uncertainty                                                                                       0.1000     7.3822
  library hold time                                                                     1.0000            0.4421     7.8243
  data required time                                                                                                 7.8243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8243
  data arrival time                                                                                                 -4.6842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3468 
  total derate : arrival time                                                                             0.0799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4266 

  slack (with derating applied) (VIOLATED)                                                               -3.1401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7134 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[53] (in)                                                          4.3151                     2.2925 &   4.2925 f
  la_data_in[53] (net)                                   2   0.2553 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2925 f
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1533   4.3251   0.9500  -0.6981  -0.6149 &   3.6776 f
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3031   0.9500            1.1858 &   4.8634 f
  mprj/buf_i[181] (net)                                  2   0.0479 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0439   0.3032   0.9500  -0.0048  -0.0019 &   4.8615 f
  data arrival time                                                                                                  4.8615

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7799 &   7.4654 r
  clock reconvergence pessimism                                                                           0.0000     7.4654
  clock uncertainty                                                                                       0.1000     7.5654
  library hold time                                                                     1.0000            0.4163     7.9818
  data required time                                                                                                 7.9818
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9818
  data arrival time                                                                                                 -4.8615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3555 
  total derate : arrival time                                                                             0.1039 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4594 

  slack (with derating applied) (VIOLATED)                                                               -3.1202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6608 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              3.7130                     2.0042 &   4.0042 f
  la_oenb[6] (net)                                       2   0.2196 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0042 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0177   3.7174   0.9500  -0.5782  -0.5288 &   3.4754 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1953   0.9500            0.9954 &   4.4708 f
  mprj/buf_i[70] (net)                                   1   0.0056 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1953   0.9500   0.0000   0.0001 &   4.4709 f
  data arrival time                                                                                                  4.4709

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5382   1.0500   0.0000   1.3559 &   7.0415 r
  clock reconvergence pessimism                                                                           0.0000     7.0415
  clock uncertainty                                                                                       0.1000     7.1415
  library hold time                                                                     1.0000            0.4426     7.5841
  data required time                                                                                                 7.5841
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5841
  data arrival time                                                                                                 -4.4709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1132

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3353 
  total derate : arrival time                                                                             0.0854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4207 

  slack (with derating applied) (VIOLATED)                                                               -3.1132 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6925 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          3.2306                     1.7323 &   3.7323 f
  la_data_in[12] (net)                                   2   0.1901 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7323 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1186   3.2357   0.9500  -0.0097   0.0626 &   3.7949 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2105   0.9500            0.9436 &   4.7385 f
  mprj/buf_i[140] (net)                                  2   0.0154 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0360   0.2105   0.9500  -0.0034  -0.0033 &   4.7352 f
  data arrival time                                                                                                  4.7352

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6051 &   7.2906 r
  clock reconvergence pessimism                                                                           0.0000     7.2906
  clock uncertainty                                                                                       0.1000     7.3906
  library hold time                                                                     1.0000            0.4405     7.8311
  data required time                                                                                                 7.8311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8311
  data arrival time                                                                                                 -4.7352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.0542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4013 

  slack (with derating applied) (VIOLATED)                                                               -3.0959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6946 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               3.7026                     2.0046 &   4.0046 f
  io_in[16] (net)                                        2   0.2193 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0046 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1207   3.7058   0.9500  -0.6943  -0.6616 &   3.3430 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2811   0.9500            1.0802 &   4.4232 f
  mprj/buf_i[208] (net)                                  2   0.0444 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2812   0.9500   0.0000   0.0030 &   4.4262 f
  data arrival time                                                                                                  4.4262

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5187   1.0500   0.0000   1.2938 &   6.9793 r
  clock reconvergence pessimism                                                                           0.0000     6.9793
  clock uncertainty                                                                                       0.1000     7.0793
  library hold time                                                                     1.0000            0.4231     7.5025
  data required time                                                                                                 7.5025
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5025
  data arrival time                                                                                                 -4.4262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3323 
  total derate : arrival time                                                                             0.0953 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4276 

  slack (with derating applied) (VIOLATED)                                                               -3.0763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6487 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               3.1463                     1.6865 &   3.6865 f
  io_in[26] (net)                                        2   0.1850 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6865 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1513   0.9500   0.0000   0.0735 &   3.7600 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2734   0.9500            0.9948 &   4.7548 f
  mprj/buf_i[218] (net)                                  2   0.0482 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2735   0.9500   0.0000   0.0025 &   4.7573 f
  data arrival time                                                                                                  4.7573

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5390   1.0500   0.0000   1.6189 &   7.3044 r
  clock reconvergence pessimism                                                                           0.0000     7.3044
  clock uncertainty                                                                                       0.1000     7.4044
  library hold time                                                                     1.0000            0.4255     7.8299
  data required time                                                                                                 7.8299
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8299
  data arrival time                                                                                                 -4.7573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3478 
  total derate : arrival time                                                                             0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4042 

  slack (with derating applied) (VIOLATED)                                                               -3.0726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6684 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                           9.6216                     4.9479 &   6.9479 r
  la_data_in[6] (net)                                    2   0.3350 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9479 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.4307   9.6255   0.9500  -2.8559  -2.8825 &   4.0654 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2543   0.9500            0.1004 &   4.1658 r
  mprj/buf_i[134] (net)                                  1   0.0053 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0329   0.2543   0.9500  -0.0147  -0.0153 &   4.1504 r
  data arrival time                                                                                                  4.1504

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4769   1.0500   0.0000   1.1437 &   6.8293 r
  clock reconvergence pessimism                                                                           0.0000     6.8293
  clock uncertainty                                                                                       0.1000     6.9293
  library hold time                                                                     1.0000            0.2677     7.1970
  data required time                                                                                                 7.1970
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1970
  data arrival time                                                                                                 -4.1504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0466

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3252 
  total derate : arrival time                                                                             0.1549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4801 

  slack (with derating applied) (VIOLATED)                                                               -3.0466 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5664 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[28] (in)                                                               4.9318                     2.6267 &   4.6267 f
  io_in[28] (net)                                        2   0.2939 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6267 f
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8058   4.9429   0.9500  -1.0883  -1.0102 &   3.6165 f
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2953   0.9500            1.2617 &   4.8782 f
  mprj/buf_i[220] (net)                                  2   0.0388 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2953   0.9500   0.0000   0.0012 &   4.8794 f
  data arrival time                                                                                                  4.8794

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5324   1.0500   0.0000   1.7123 &   7.3979 r
  clock reconvergence pessimism                                                                           0.0000     7.3979
  clock uncertainty                                                                                       0.1000     7.4979
  library hold time                                                                     1.0000            0.4188     7.9167
  data required time                                                                                                 7.9167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9167
  data arrival time                                                                                                 -4.8794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0372

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3523 
  total derate : arrival time                                                                             0.1279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4801 

  slack (with derating applied) (VIOLATED)                                                               -3.0372 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5571 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             4.1978                     2.2296 &   4.2296 f
  la_oenb[49] (net)                                      2   0.2483 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2296 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8995   4.2076   0.9500  -0.5306  -0.4409 &   3.7887 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2749   0.9500            1.1439 &   4.9327 f
  mprj/buf_i[113] (net)                                  2   0.0367 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0912   0.2749   0.9500  -0.0089  -0.0083 &   4.9243 f
  data arrival time                                                                                                  4.9243

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7486 &   7.4342 r
  clock reconvergence pessimism                                                                           0.0000     7.4342
  clock uncertainty                                                                                       0.1000     7.5342
  library hold time                                                                     1.0000            0.4251     7.9592
  data required time                                                                                                 7.9592
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9592
  data arrival time                                                                                                 -4.9243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3540 
  total derate : arrival time                                                                             0.0933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4474 

  slack (with derating applied) (VIOLATED)                                                               -3.0349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5876 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             4.0125                     2.1511 &   4.1511 f
  la_oenb[44] (net)                                      2   0.2364 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1511 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7221   4.0199   0.9500  -0.3850  -0.3025 &   3.8487 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2723   0.9500            1.1167 &   4.9653 f
  mprj/buf_i[108] (net)                                  2   0.0375 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0616   0.2723   0.9500  -0.0065  -0.0058 &   4.9595 f
  data arrival time                                                                                                  4.9595

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7808 &   7.4664 r
  clock reconvergence pessimism                                                                           0.0000     7.4664
  clock uncertainty                                                                                       0.1000     7.5664
  library hold time                                                                     1.0000            0.4259     7.9922
  data required time                                                                                                 7.9922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9922
  data arrival time                                                                                                 -4.9595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3555 
  total derate : arrival time                                                                             0.0838 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4393 

  slack (with derating applied) (VIOLATED)                                                               -3.0327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5934 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           3.9731                     2.1246 &   4.1246 f
  la_data_in[2] (net)                                    2   0.2337 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1246 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0390   3.9812   0.9500  -0.6316  -0.5629 &   3.5617 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2149   0.9500            1.0508 &   4.6126 f
  mprj/buf_i[130] (net)                                  2   0.0104 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2149   0.9500   0.0000   0.0001 &   4.6127 f
  data arrival time                                                                                                  4.6127

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5454   1.0500   0.0000   1.4111 &   7.0966 r
  clock reconvergence pessimism                                                                           0.0000     7.0966
  clock uncertainty                                                                                       0.1000     7.1966
  library hold time                                                                     1.0000            0.4399     7.6365
  data required time                                                                                                 7.6365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6365
  data arrival time                                                                                                 -4.6127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.0922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4301 

  slack (with derating applied) (VIOLATED)                                                               -3.0238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5937 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             3.5736                     1.9295 &   3.9295 f
  la_oenb[17] (net)                                      2   0.2113 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9295 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5127   3.5775   0.9500  -0.3469  -0.2939 &   3.6356 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2025   0.9500            0.9831 &   4.6187 f
  mprj/buf_i[81] (net)                                   2   0.0093 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0080   0.2025   0.9500  -0.0007  -0.0006 &   4.6181 f
  data arrival time                                                                                                  4.6181

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5461   1.0500   0.0000   1.4088 &   7.0944 r
  clock reconvergence pessimism                                                                           0.0000     7.0944
  clock uncertainty                                                                                       0.1000     7.1944
  library hold time                                                                     1.0000            0.4416     7.6360
  data required time                                                                                                 7.6360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6360
  data arrival time                                                                                                 -4.6181
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3378 
  total derate : arrival time                                                                             0.0728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4107 

  slack (with derating applied) (VIOLATED)                                                               -3.0179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6072 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          4.0925                     2.1749 &   4.1749 f
  la_data_in[43] (net)                                   2   0.2421 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1749 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7254   4.1015   0.9500  -0.4086  -0.3191 &   3.8558 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2622   0.9500            1.1165 &   4.9723 f
  mprj/buf_i[171] (net)                                  2   0.0314 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0840   0.2623   0.9500  -0.0088  -0.0085 &   4.9638 f
  data arrival time                                                                                                  4.9638

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7486 &   7.4342 r
  clock reconvergence pessimism                                                                           0.0000     7.4342
  clock uncertainty                                                                                       0.1000     7.5342
  library hold time                                                                     1.0000            0.4290     7.9632
  data required time                                                                                                 7.9632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9632
  data arrival time                                                                                                 -4.9638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3540 
  total derate : arrival time                                                                             0.0855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4395 

  slack (with derating applied) (VIOLATED)                                                               -2.9994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5599 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[11] (in)                                                               6.9036                     3.5342 &   5.5342 r
  io_in[11] (net)                                        2   0.2393 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5342 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3509   6.9071   0.9500  -2.0690  -2.0888 &   3.4454 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3346   0.9500            0.3117 &   3.7571 r
  mprj/buf_i[203] (net)                                  2   0.0426 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3347   0.9500   0.0000   0.0026 &   3.7597 r
  data arrival time                                                                                                  3.7597

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7060 &   6.3916 r
  clock reconvergence pessimism                                                                           0.0000     6.3916
  clock uncertainty                                                                                       0.1000     6.4916
  library hold time                                                                     1.0000            0.2657     6.7573
  data required time                                                                                                 6.7573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7573
  data arrival time                                                                                                 -3.7597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3044 
  total derate : arrival time                                                                             0.1244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4288 

  slack (with derating applied) (VIOLATED)                                                               -2.9975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5688 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                           12.0430                     6.2057 &   8.2057 r
  wbs_sel_i[0] (net)                                     2   0.4202 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.2057 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.3438  12.0473   0.9500  -4.7705  -4.8519 &   3.3538 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2958   0.9500            0.0082 &   3.3619 r
  mprj/buf_i[230] (net)                                  1   0.0078 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0402   0.2958   0.9500  -0.0179  -0.0187 &   3.3432 r
  data arrival time                                                                                                  3.3432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2225   1.0500   0.0000   0.2413 &   5.9269 r
  clock reconvergence pessimism                                                                           0.0000     5.9269
  clock uncertainty                                                                                       0.1000     6.0269
  library hold time                                                                     1.0000            0.2674     6.2943
  data required time                                                                                                 6.2943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2943
  data arrival time                                                                                                 -3.3432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2822 
  total derate : arrival time                                                                             0.2481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5304 

  slack (with derating applied) (VIOLATED)                                                               -2.9511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4207 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               3.3258                     1.7808 &   3.7808 f
  io_in[25] (net)                                        2   0.1956 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7808 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3316   0.9500   0.0000   0.0824 &   3.8632 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2684   0.9500            1.0180 &   4.8813 f
  mprj/buf_i[217] (net)                                  2   0.0447 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2684   0.9500   0.0000   0.0013 &   4.8826 f
  data arrival time                                                                                                  4.8826

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5392   1.0500   0.0000   1.6186 &   7.3042 r
  clock reconvergence pessimism                                                                           0.0000     7.3042
  clock uncertainty                                                                                       0.1000     7.4042
  library hold time                                                                     1.0000            0.4271     7.8313
  data required time                                                                                                 7.8313
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8313
  data arrival time                                                                                                 -4.8826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3478 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4058 

  slack (with derating applied) (VIOLATED)                                                               -2.9487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5429 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               4.0298                     2.1661 &   4.1661 f
  io_in[23] (net)                                        2   0.2378 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1661 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7903   4.0359   0.9500  -0.4781  -0.4081 &   3.7581 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2767   0.9500            1.1235 &   4.8815 f
  mprj/buf_i[215] (net)                                  2   0.0396 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2767   0.9500   0.0000   0.0011 &   4.8827 f
  data arrival time                                                                                                  4.8827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5381   1.0500   0.0000   1.6206 &   7.3062 r
  clock reconvergence pessimism                                                                           0.0000     7.3062
  clock uncertainty                                                                                       0.1000     7.4062
  library hold time                                                                     1.0000            0.4245     7.8307
  data required time                                                                                                 7.8307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8307
  data arrival time                                                                                                 -4.8827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3479 
  total derate : arrival time                                                                             0.0880 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4359 

  slack (with derating applied) (VIOLATED)                                                               -2.9480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5121 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                              10.8671                     5.5027 &   7.5027 r
  io_in[32] (net)                                        2   0.3750 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5027 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0229  10.8840   0.9500  -2.8966  -2.8057 &   4.6969 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3714   0.9500            0.1449 &   4.8418 r
  mprj/buf_i[224] (net)                                  2   0.0382 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3714   0.9500   0.0000   0.0011 &   4.8428 r
  data arrival time                                                                                                  4.8428

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5323   1.0500   0.0000   1.7125 &   7.3981 r
  clock reconvergence pessimism                                                                           0.0000     7.3981
  clock uncertainty                                                                                       0.1000     7.4981
  library hold time                                                                     1.0000            0.2642     7.7622
  data required time                                                                                                 7.7622
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7622
  data arrival time                                                                                                 -4.8428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3523 
  total derate : arrival time                                                                             0.1649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5172 

  slack (with derating applied) (VIOLATED)                                                               -2.9194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4022 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           4.4967                     2.3912 &   4.3912 f
  la_data_in[4] (net)                                    2   0.2663 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3912 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5337   4.5071   0.9500  -0.8655  -0.7863 &   3.6050 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2155   0.9500            1.1198 &   4.7248 f
  mprj/buf_i[132] (net)                                  1   0.0069 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0608   0.2155   0.9500  -0.0054  -0.0056 &   4.7191 f
  data arrival time                                                                                                  4.7191

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5455   1.0500   0.0000   1.4108 &   7.0964 r
  clock reconvergence pessimism                                                                           0.0000     7.0964
  clock uncertainty                                                                                       0.1000     7.1964
  library hold time                                                                     1.0000            0.4398     7.6361
  data required time                                                                                                 7.6361
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6361
  data arrival time                                                                                                 -4.7191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.1089 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4469 

  slack (with derating applied) (VIOLATED)                                                               -2.9170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4701 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               4.5945                     2.4321 &   4.4321 f
  io_in[29] (net)                                        2   0.2717 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4321 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0957   4.6063   0.9500  -0.7346  -0.6356 &   3.7965 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2836   0.9500            1.2052 &   5.0016 f
  mprj/buf_i[221] (net)                                  2   0.0366 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0308   0.2836   0.9500  -0.0029  -0.0020 &   4.9997 f
  data arrival time                                                                                                  4.9997

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5413   1.0500   0.0000   1.6817 &   7.3673 r
  clock reconvergence pessimism                                                                           0.0000     7.3673
  clock uncertainty                                                                                       0.1000     7.4673
  library hold time                                                                     1.0000            0.4224     7.8897
  data required time                                                                                                 7.8897
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8897
  data arrival time                                                                                                 -4.9997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3508 
  total derate : arrival time                                                                             0.1075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4583 

  slack (with derating applied) (VIOLATED)                                                               -2.8900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4317 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          3.6439                     1.9489 &   3.9489 f
  la_data_in[50] (net)                                   2   0.2143 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9489 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6510   0.9500   0.0000   0.0943 &   4.0432 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2627   0.9500            1.0564 &   5.0996 f
  mprj/buf_i[178] (net)                                  2   0.0372 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1128   0.2627   0.9500  -0.0130  -0.0128 &   5.0867 f
  data arrival time                                                                                                  5.0867

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7486 &   7.4342 r
  clock reconvergence pessimism                                                                           0.0000     7.4342
  clock uncertainty                                                                                       0.1000     7.5342
  library hold time                                                                     1.0000            0.4288     7.9630
  data required time                                                                                                 7.9630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9630
  data arrival time                                                                                                 -5.0867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3540 
  total derate : arrival time                                                                             0.0613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4153 

  slack (with derating applied) (VIOLATED)                                                               -2.8762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4610 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          3.8023                     2.0323 &   4.0323 f
  la_data_in[51] (net)                                   2   0.2236 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0323 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3641   3.8101   0.9500  -0.1040  -0.0072 &   4.0251 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2794   0.9500            1.0962 &   5.1213 f
  mprj/buf_i[179] (net)                                  2   0.0436 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1266   0.2794   0.9500  -0.0397  -0.0407 &   5.0806 f
  data arrival time                                                                                                  5.0806

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7449 &   7.4304 r
  clock reconvergence pessimism                                                                           0.0000     7.4304
  clock uncertainty                                                                                       0.1000     7.5304
  library hold time                                                                     1.0000            0.4237     7.9541
  data required time                                                                                                 7.9541
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9541
  data arrival time                                                                                                 -5.0806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3538 
  total derate : arrival time                                                                             0.0703 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4241 

  slack (with derating applied) (VIOLATED)                                                               -2.8735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4494 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           9.5336                     4.8545 &   6.8545 r
  wbs_dat_i[16] (net)                                    2   0.3299 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8545 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9704   9.5434   0.9500  -2.8464  -2.8242 &   4.0303 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2514   0.9500            0.1020 &   4.1323 r
  mprj/buf_i[16] (net)                                   1   0.0048 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2514   0.9500   0.0000   0.0001 &   4.1324 r
  data arrival time                                                                                                  4.1324

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9315 &   6.6171 r
  clock reconvergence pessimism                                                                           0.0000     6.6171
  clock uncertainty                                                                                       0.1000     6.7171
  library hold time                                                                     1.0000            0.2679     6.9850
  data required time                                                                                                 6.9850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9850
  data arrival time                                                                                                 -4.1324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3151 
  total derate : arrival time                                                                             0.1564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4715 

  slack (with derating applied) (VIOLATED)                                                               -2.8526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3811 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             3.5686                     1.9099 &   3.9099 f
  la_oenb[45] (net)                                      2   0.2099 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9099 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3030   3.5753   0.9500  -0.0553   0.0319 &   3.9418 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2513   0.9500            1.0338 &   4.9755 f
  mprj/buf_i[109] (net)                                  2   0.0323 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0385   0.2513   0.9500  -0.0039  -0.0034 &   4.9722 f
  data arrival time                                                                                                  4.9722

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5363   1.0500   0.0000   1.5882 &   7.2738 r
  clock reconvergence pessimism                                                                           0.0000     7.2738
  clock uncertainty                                                                                       0.1000     7.3738
  library hold time                                                                     1.0000            0.4324     7.8061
  data required time                                                                                                 7.8061
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8061
  data arrival time                                                                                                 -4.9722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3464 
  total derate : arrival time                                                                             0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4085 

  slack (with derating applied) (VIOLATED)                                                               -2.8339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4254 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[0] (in)                                                           4.2862                     2.3029 &   4.3029 f
  la_data_in[0] (net)                                    2   0.2530 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3029 f
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7488   4.2938   0.9500  -0.9254  -0.8676 &   3.4353 f
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2084   0.9500            1.0850 &   4.5203 f
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2084   0.9500   0.0000   0.0000 &   4.5203 f
  data arrival time                                                                                                  4.5203

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4711   1.0500   0.0000   1.1230 &   6.8086 r
  clock reconvergence pessimism                                                                           0.0000     6.8086
  clock uncertainty                                                                                       0.1000     6.9086
  library hold time                                                                     1.0000            0.4407     7.3494
  data required time                                                                                                 7.3494
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3494
  data arrival time                                                                                                 -4.5203
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3242 
  total derate : arrival time                                                                             0.1088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4331 

  slack (with derating applied) (VIOLATED)                                                               -2.8291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3960 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[55] (in)                                                          4.1779                     2.2174 &   4.2174 f
  la_data_in[55] (net)                                   2   0.2471 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2174 f
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9103   4.1879   0.9500  -0.5431  -0.4523 &   3.7651 f
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3091   0.9500            1.1741 &   4.9391 f
  mprj/buf_i[183] (net)                                  2   0.0524 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0283   0.3093   0.9500  -0.0025   0.0008 &   4.9400 f
  data arrival time                                                                                                  4.9400

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5427   1.0500   0.0000   1.5670 &   7.2526 r
  clock reconvergence pessimism                                                                           0.0000     7.2526
  clock uncertainty                                                                                       0.1000     7.3526
  library hold time                                                                     1.0000            0.4145     7.7671
  data required time                                                                                                 7.7671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7671
  data arrival time                                                                                                 -4.9400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3454 
  total derate : arrival time                                                                             0.0955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4408 

  slack (with derating applied) (VIOLATED)                                                               -2.8271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3863 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             3.7425                     2.0013 &   4.0013 f
  la_oenb[53] (net)                                      2   0.2201 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0013 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3967   3.7500   0.9500  -0.2154  -0.1271 &   3.8742 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3089   0.9500            1.1154 &   4.9896 f
  mprj/buf_i[117] (net)                                  2   0.0578 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1160   0.3091   0.9500  -0.0308  -0.0290 &   4.9606 f
  data arrival time                                                                                                  4.9606

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5405   1.0500   0.0000   1.5829 &   7.2685 r
  clock reconvergence pessimism                                                                           0.0000     7.2685
  clock uncertainty                                                                                       0.1000     7.3685
  library hold time                                                                     1.0000            0.4145     7.7830
  data required time                                                                                                 7.7830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7830
  data arrival time                                                                                                 -4.9606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3461 
  total derate : arrival time                                                                             0.0764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4225 

  slack (with derating applied) (VIOLATED)                                                               -2.8224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3999 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                              11.8755                     5.9996 &   7.9996 r
  io_in[33] (net)                                        2   0.4094 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.9996 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.7685  11.8973   0.9500  -3.2883  -3.1749 &   4.8247 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3941   0.9500            0.1116 &   4.9363 r
  mprj/buf_i[225] (net)                                  2   0.0408 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3942   0.9500   0.0000   0.0028 &   4.9391 r
  data arrival time                                                                                                  4.9391

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5325   1.0500   0.0000   1.7121 &   7.3976 r
  clock reconvergence pessimism                                                                           0.0000     7.3976
  clock uncertainty                                                                                       0.1000     7.4976
  library hold time                                                                     1.0000            0.2635     7.7611
  data required time                                                                                                 7.7611
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7611
  data arrival time                                                                                                 -4.9391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3523 
  total derate : arrival time                                                                             0.1851 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5373 

  slack (with derating applied) (VIOLATED)                                                               -2.8220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2847 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           9.0846                     4.6239 &   6.6239 r
  wbs_adr_i[18] (net)                                    2   0.3142 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.6239 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6114   9.0940   0.9500  -2.6055  -2.5786 &   4.0452 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2754   0.9500            0.1496 &   4.1949 r
  mprj/buf_i[50] (net)                                   2   0.0130 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0581   0.2754   0.9500  -0.0285  -0.0298 &   4.1651 r
  data arrival time                                                                                                  4.1651

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9335 &   6.6191 r
  clock reconvergence pessimism                                                                           0.0000     6.6191
  clock uncertainty                                                                                       0.1000     6.7191
  library hold time                                                                     1.0000            0.2672     6.9863
  data required time                                                                                                 6.9863
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9863
  data arrival time                                                                                                 -4.1651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3152 
  total derate : arrival time                                                                             0.1479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4631 

  slack (with derating applied) (VIOLATED)                                                               -2.8212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3581 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             3.7728                     2.0217 &   4.0217 f
  la_oenb[52] (net)                                      2   0.2221 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0217 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1855   3.7794   0.9500  -0.0152   0.0791 &   4.1009 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2972   0.9500            1.1075 &   5.2083 f
  mprj/buf_i[116] (net)                                  2   0.0515 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1304   0.2973   0.9500  -0.0336  -0.0323 &   5.1760 f
  data arrival time                                                                                                  5.1760

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5732   1.0500   0.0000   1.7816 &   7.4672 r
  clock reconvergence pessimism                                                                           0.0000     7.4672
  clock uncertainty                                                                                       0.1000     7.5672
  library hold time                                                                     1.0000            0.4181     7.9853
  data required time                                                                                                 7.9853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9853
  data arrival time                                                                                                 -5.1760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3556 
  total derate : arrival time                                                                             0.0659 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4215 

  slack (with derating applied) (VIOLATED)                                                               -2.8093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3879 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           4.3272                     2.2972 &   4.2972 f
  wbs_adr_i[30] (net)                                    2   0.2560 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2972 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3660   4.3375   0.9500  -0.8101  -0.7322 &   3.5650 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2094   0.9500            1.0917 &   4.6567 f
  mprj/buf_i[62] (net)                                   1   0.0060 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0258   0.2094   0.9500  -0.0022  -0.0023 &   4.6544 f
  data arrival time                                                                                                  4.6544

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5073   1.0500   0.0000   1.2351 &   6.9207 r
  clock reconvergence pessimism                                                                           0.0000     6.9207
  clock uncertainty                                                                                       0.1000     7.0207
  library hold time                                                                     1.0000            0.4406     7.4613
  data required time                                                                                                 7.4613
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4613
  data arrival time                                                                                                 -4.6544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3296 
  total derate : arrival time                                                                             0.1043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4339 

  slack (with derating applied) (VIOLATED)                                                               -2.8069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3730 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           8.9149                     4.5410 &   6.5410 r
  wbs_dat_i[15] (net)                                    2   0.3085 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5410 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.4140   8.9238   0.9500  -2.5126  -2.4869 &   4.0541 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2433   0.9500            0.1281 &   4.1822 r
  mprj/buf_i[15] (net)                                   1   0.0048 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2433   0.9500   0.0000   0.0001 &   4.1823 r
  data arrival time                                                                                                  4.1823

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9316 &   6.6172 r
  clock reconvergence pessimism                                                                           0.0000     6.6172
  clock uncertainty                                                                                       0.1000     6.7172
  library hold time                                                                     1.0000            0.2681     6.9853
  data required time                                                                                                 6.9853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9853
  data arrival time                                                                                                 -4.1823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3151 
  total derate : arrival time                                                                             0.1403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4554 

  slack (with derating applied) (VIOLATED)                                                               -2.8030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3475 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             3.7585                     2.0082 &   4.0082 f
  la_oenb[46] (net)                                      2   0.2209 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0082 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3830   3.7662   0.9500  -0.1385  -0.0457 &   3.9625 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3078   0.9500            1.1169 &   5.0794 f
  mprj/buf_i[110] (net)                                  2   0.0571 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1955   0.3079   0.9500  -0.0948  -0.0968 &   4.9826 f
  data arrival time                                                                                                  4.9826

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5400   1.0500   0.0000   1.5836 &   7.2692 r
  clock reconvergence pessimism                                                                           0.0000     7.2692
  clock uncertainty                                                                                       0.1000     7.3692
  library hold time                                                                     1.0000            0.4149     7.7841
  data required time                                                                                                 7.7841
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7841
  data arrival time                                                                                                 -4.9826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3462 
  total derate : arrival time                                                                             0.0759 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4220 

  slack (with derating applied) (VIOLATED)                                                               -2.8015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3794 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           4.3399                     2.3227 &   4.3227 f
  la_data_in[1] (net)                                    2   0.2556 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3227 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5901   4.3490   0.9500  -0.9485  -0.8837 &   3.4390 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2136   0.9500            1.0974 &   4.5364 f
  mprj/buf_i[129] (net)                                  1   0.0074 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2136   0.9500   0.0000   0.0001 &   4.5365 f
  data arrival time                                                                                                  4.5365

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4641   1.0500   0.0000   1.1010 &   6.7866 r
  clock reconvergence pessimism                                                                           0.0000     6.7866
  clock uncertainty                                                                                       0.1000     6.8866
  library hold time                                                                     1.0000            0.4400     7.3266
  data required time                                                                                                 7.3266
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3266
  data arrival time                                                                                                 -4.5365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3232 
  total derate : arrival time                                                                             0.1111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4343 

  slack (with derating applied) (VIOLATED)                                                               -2.7901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3558 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          3.4835                     1.8659 &   3.8659 f
  la_data_in[54] (net)                                   2   0.2050 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8659 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4898   0.9500   0.0000   0.0876 &   3.9534 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3078   0.9500            1.0767 &   5.0301 f
  mprj/buf_i[182] (net)                                  2   0.0605 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1375   0.3080   0.9500  -0.0514  -0.0500 &   4.9801 f
  data arrival time                                                                                                  4.9801

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5411   1.0500   0.0000   1.5684 &   7.2539 r
  clock reconvergence pessimism                                                                           0.0000     7.2539
  clock uncertainty                                                                                       0.1000     7.3539
  library hold time                                                                     1.0000            0.4148     7.7688
  data required time                                                                                                 7.7688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7688
  data arrival time                                                                                                 -4.9801
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3454 
  total derate : arrival time                                                                             0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4095 

  slack (with derating applied) (VIOLATED)                                                               -2.7887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3792 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           3.8440                     2.0582 &   4.0582 f
  wbs_adr_i[31] (net)                                    2   0.2263 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0582 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7102   3.8513   0.9500  -0.4496  -0.3760 &   3.6821 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2222   0.9500            1.0411 &   4.7233 f
  mprj/buf_i[63] (net)                                   2   0.0140 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0585   0.2222   0.9500  -0.0057  -0.0058 &   4.7174 f
  data arrival time                                                                                                  4.7174

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5022   1.0500   0.0000   1.2294 &   6.9150 r
  clock reconvergence pessimism                                                                           0.0000     6.9150
  clock uncertainty                                                                                       0.1000     7.0150
  library hold time                                                                     1.0000            0.4388     7.4538
  data required time                                                                                                 7.4538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4538
  data arrival time                                                                                                 -4.7174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3293 
  total derate : arrival time                                                                             0.0826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4119 

  slack (with derating applied) (VIOLATED)                                                               -2.7364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3245 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             3.7722                     2.0028 &   4.0028 f
  la_oenb[54] (net)                                      2   0.2229 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0028 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3862   3.7806   0.9500  -0.1400  -0.0425 &   3.9603 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2832   0.9500            1.0928 &   5.0531 f
  mprj/buf_i[118] (net)                                  2   0.0444 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0760   0.2833   0.9500  -0.0078  -0.0053 &   5.0478 f
  data arrival time                                                                                                  5.0478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5428   1.0500   0.0000   1.5670 &   7.2526 r
  clock reconvergence pessimism                                                                           0.0000     7.2526
  clock uncertainty                                                                                       0.1000     7.3526
  library hold time                                                                     1.0000            0.4225     7.7750
  data required time                                                                                                 7.7750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7750
  data arrival time                                                                                                 -5.0478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3454 
  total derate : arrival time                                                                             0.0706 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4159 

  slack (with derating applied) (VIOLATED)                                                               -2.7273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3113 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           3.8243                     2.0478 &   4.0478 f
  wbs_dat_i[30] (net)                                    2   0.2251 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0478 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6414   3.8315   0.9500  -0.4083  -0.3333 &   3.7145 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2145   0.9500            1.0306 &   4.7451 f
  mprj/buf_i[30] (net)                                   2   0.0114 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0147   0.2145   0.9500  -0.0012  -0.0011 &   4.7439 f
  data arrival time                                                                                                  4.7439

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5072   1.0500   0.0000   1.2343 &   6.9199 r
  clock reconvergence pessimism                                                                           0.0000     6.9199
  clock uncertainty                                                                                       0.1000     7.0199
  library hold time                                                                     1.0000            0.4399     7.4598
  data required time                                                                                                 7.4598
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4598
  data arrival time                                                                                                 -4.7439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7159

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3295 
  total derate : arrival time                                                                             0.0797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4093 

  slack (with derating applied) (VIOLATED)                                                               -2.7159 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3066 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              3.9439                     2.1122 &   4.1122 f
  la_oenb[5] (net)                                       2   0.2322 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1122 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8839   3.9515   0.9500  -0.5501  -0.4784 &   3.6339 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2042   0.9500            1.0363 &   4.6701 f
  mprj/buf_i[69] (net)                                   1   0.0069 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0066   0.2042   0.9500  -0.0005  -0.0005 &   4.6696 f
  data arrival time                                                                                                  4.6696

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4814   1.0500   0.0000   1.1575 &   6.8431 r
  clock reconvergence pessimism                                                                           0.0000     6.8431
  clock uncertainty                                                                                       0.1000     6.9431
  library hold time                                                                     1.0000            0.4413     7.3844
  data required time                                                                                                 7.3844
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3844
  data arrival time                                                                                                 -4.6696
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3259 
  total derate : arrival time                                                                             0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4132 

  slack (with derating applied) (VIOLATED)                                                               -2.7148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3016 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             3.7555                     2.0074 &   4.0074 f
  la_oenb[59] (net)                                      2   0.2208 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0074 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2917   3.7630   0.9500  -0.0379   0.0612 &   4.0685 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3592   0.9500            1.1602 &   5.2288 f
  mprj/buf_i[123] (net)                                  2   0.0846 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2602   0.3594   0.9500  -0.1393  -0.1400 &   5.0887 f
  data arrival time                                                                                                  5.0887

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6050 &   7.2906 r
  clock reconvergence pessimism                                                                           0.0000     7.2906
  clock uncertainty                                                                                       0.1000     7.3906
  library hold time                                                                     1.0000            0.3990     7.7895
  data required time                                                                                                 7.7895
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7895
  data arrival time                                                                                                 -5.0887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.0756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4227 

  slack (with derating applied) (VIOLATED)                                                               -2.7008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2781 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                               18.8499                     9.5860 &  11.5860 r
  io_in[1] (net)                                         2   0.6532 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &  11.5860 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -13.6972  18.8760   0.9500  -7.5169  -7.4678 &   4.1182 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4711   0.9500           -0.1940 &   3.9242 r
  mprj/buf_i[193] (net)                                  2   0.0365 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4711   0.9500   0.0000   0.0011 &   3.9253 r
  data arrival time                                                                                                  3.9253

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3558   1.0500   0.0000   0.5687 &   6.2543 r
  clock reconvergence pessimism                                                                           0.0000     6.2543
  clock uncertainty                                                                                       0.1000     6.3543
  library hold time                                                                     1.0000            0.2618     6.6161
  data required time                                                                                                 6.6161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6161
  data arrival time                                                                                                 -3.9253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2978 
  total derate : arrival time                                                                             0.4075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7053 

  slack (with derating applied) (VIOLATED)                                                               -2.6908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9854 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          3.6126                     1.9331 &   3.9331 f
  la_data_in[56] (net)                                   2   0.2125 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9331 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6195   0.9500   0.0000   0.0945 &   4.0276 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2767   0.9500            1.0632 &   5.0908 f
  mprj/buf_i[184] (net)                                  2   0.0432 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0344   0.2769   0.9500  -0.0035  -0.0006 &   5.0901 f
  data arrival time                                                                                                  5.0901

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5443   1.0500   0.0000   1.5636 &   7.2492 r
  clock reconvergence pessimism                                                                           0.0000     7.2492
  clock uncertainty                                                                                       0.1000     7.3492
  library hold time                                                                     1.0000            0.4245     7.7736
  data required time                                                                                                 7.7736
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7736
  data arrival time                                                                                                 -5.0901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3452 
  total derate : arrival time                                                                             0.0613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4065 

  slack (with derating applied) (VIOLATED)                                                               -2.6835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2770 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           8.1384                     4.1473 &   6.1473 r
  wbs_adr_i[22] (net)                                    2   0.2815 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.1473 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4318   8.1459   0.9500  -2.0481  -2.0184 &   4.1290 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2694   0.9500            0.1952 &   4.3241 r
  mprj/buf_i[54] (net)                                   2   0.0151 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0379   0.2694   0.9500  -0.0170  -0.0176 &   4.3065 r
  data arrival time                                                                                                  4.3065

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9350 &   6.6206 r
  clock reconvergence pessimism                                                                           0.0000     6.6206
  clock uncertainty                                                                                       0.1000     6.7206
  library hold time                                                                     1.0000            0.2673     6.9879
  data required time                                                                                                 6.9879
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9879
  data arrival time                                                                                                 -4.3065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3153 
  total derate : arrival time                                                                             0.1205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4358 

  slack (with derating applied) (VIOLATED)                                                               -2.6814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2457 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           3.4613                     1.8570 &   3.8570 f
  la_data_in[5] (net)                                    2   0.2038 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8570 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3695   3.4669   0.9500  -0.1893  -0.1187 &   3.7383 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1929   0.9500            0.9578 &   4.6960 f
  mprj/buf_i[133] (net)                                  1   0.0067 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1929   0.9500   0.0000   0.0001 &   4.6961 f
  data arrival time                                                                                                  4.6961

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4769   1.0500   0.0000   1.1437 &   6.8293 r
  clock reconvergence pessimism                                                                           0.0000     6.8293
  clock uncertainty                                                                                       0.1000     6.9293
  library hold time                                                                     1.0000            0.4430     7.3723
  data required time                                                                                                 7.3723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3723
  data arrival time                                                                                                 -4.6961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3252 
  total derate : arrival time                                                                             0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3893 

  slack (with derating applied) (VIOLATED)                                                               -2.6762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2869 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           9.0859                     4.6250 &   6.6250 r
  wbs_adr_i[13] (net)                                    2   0.3143 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.6250 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2619   9.0955   0.9500  -2.4790  -2.4441 &   4.1809 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2568   0.9500            0.1317 &   4.3127 r
  mprj/buf_i[45] (net)                                   1   0.0079 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2568   0.9500   0.0000   0.0001 &   4.3128 r
  data arrival time                                                                                                  4.3128

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9352 &   6.6208 r
  clock reconvergence pessimism                                                                           0.0000     6.6208
  clock uncertainty                                                                                       0.1000     6.7208
  library hold time                                                                     1.0000            0.2677     6.9885
  data required time                                                                                                 6.9885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9885
  data arrival time                                                                                                 -4.3128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3153 
  total derate : arrival time                                                                             0.1393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4545 

  slack (with derating applied) (VIOLATED)                                                               -2.6757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2212 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               3.7730                     2.0036 &   4.0036 f
  io_in[24] (net)                                        2   0.2230 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0036 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2087   3.7814   0.9500  -0.0171   0.0875 &   4.0911 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2725   0.9500            1.0851 &   5.1762 f
  mprj/buf_i[216] (net)                                  2   0.0406 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2725   0.9500   0.0000   0.0012 &   5.1774 f
  data arrival time                                                                                                  5.1774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5380   1.0500   0.0000   1.6206 &   7.3062 r
  clock reconvergence pessimism                                                                           0.0000     7.3062
  clock uncertainty                                                                                       0.1000     7.4062
  library hold time                                                                     1.0000            0.4258     7.8320
  data required time                                                                                                 7.8320
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8320
  data arrival time                                                                                                 -5.1774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3479 
  total derate : arrival time                                                                             0.0636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4115 

  slack (with derating applied) (VIOLATED)                                                               -2.6546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2431 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           4.4686                     2.3685 &   4.3685 f
  wbs_adr_i[28] (net)                                    2   0.2643 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3685 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6511   4.4800   0.9500  -0.9267  -0.8465 &   3.5220 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2109   0.9500            1.1117 &   4.6337 f
  mprj/buf_i[60] (net)                                   1   0.0056 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0134   0.2109   0.9500  -0.0011  -0.0011 &   4.6326 f
  data arrival time                                                                                                  4.6326

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4954   1.0500   0.0000   1.0519 &   6.7375 r
  clock reconvergence pessimism                                                                           0.0000     6.7375
  clock uncertainty                                                                                       0.1000     6.8375
  library hold time                                                                     1.0000            0.4404     7.2778
  data required time                                                                                                 7.2778
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2778
  data arrival time                                                                                                 -4.6326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3208 
  total derate : arrival time                                                                             0.1116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4324 

  slack (with derating applied) (VIOLATED)                                                               -2.6453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2129 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           8.7521                     4.4555 &   6.4555 r
  wbs_adr_i[17] (net)                                    2   0.3027 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4555 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0288   8.7610   0.9500  -2.2933  -2.2569 &   4.1986 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2491   0.9500            0.1425 &   4.3411 r
  mprj/buf_i[49] (net)                                   1   0.0070 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2491   0.9500   0.0000   0.0001 &   4.3412 r
  data arrival time                                                                                                  4.3412

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9315 &   6.6171 r
  clock reconvergence pessimism                                                                           0.0000     6.6171
  clock uncertainty                                                                                       0.1000     6.7171
  library hold time                                                                     1.0000            0.2679     6.9850
  data required time                                                                                                 6.9850
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9850
  data arrival time                                                                                                 -4.3412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3151 
  total derate : arrival time                                                                             0.1301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4452 

  slack (with derating applied) (VIOLATED)                                                               -2.6439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1986 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[30] (in)                                                               4.8583                     2.5656 &   4.5656 f
  io_in[30] (net)                                        2   0.2886 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5656 f
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9609   4.8731   0.9500  -0.6781  -0.5557 &   4.0099 f
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2954   0.9500            1.2527 &   5.2626 f
  mprj/buf_i[222] (net)                                  2   0.0395 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0309   0.2954   0.9500  -0.0027  -0.0017 &   5.2608 f
  data arrival time                                                                                                  5.2608

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5391   1.0500   0.0000   1.6898 &   7.3754 r
  clock reconvergence pessimism                                                                           0.0000     7.3754
  clock uncertainty                                                                                       0.1000     7.4754
  library hold time                                                                     1.0000            0.4187     7.8941
  data required time                                                                                                 7.8941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8941
  data arrival time                                                                                                 -5.2608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3512 
  total derate : arrival time                                                                             0.1083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4595 

  slack (with derating applied) (VIOLATED)                                                               -2.6333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1738 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          4.3554                     2.3125 &   4.3125 f
  la_data_in[62] (net)                                   2   0.2577 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3125 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0127   4.3658   0.9500  -0.5926  -0.4973 &   3.8152 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3867   0.9500            1.2676 &   5.0828 f
  mprj/buf_i[190] (net)                                  2   0.0916 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2343   0.3871   0.9500  -0.1172  -0.1154 &   4.9674 f
  data arrival time                                                                                                  4.9674

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5458   1.0500   0.0000   1.4099 &   7.0955 r
  clock reconvergence pessimism                                                                           0.0000     7.0955
  clock uncertainty                                                                                       0.1000     7.1955
  library hold time                                                                     1.0000            0.3904     7.5859
  data required time                                                                                                 7.5859
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5859
  data arrival time                                                                                                 -4.9674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.1092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4471 

  slack (with derating applied) (VIOLATED)                                                               -2.6185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1715 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          3.7063                     1.9820 &   3.9820 f
  la_data_in[59] (net)                                   2   0.2179 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9820 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7137   0.9500   0.0000   0.0989 &   4.0809 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3390   0.9500            1.1365 &   5.2174 f
  mprj/buf_i[187] (net)                                  2   0.0745 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1995   0.3393   0.9500  -0.0919  -0.0913 &   5.1261 f
  data arrival time                                                                                                  5.1261

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5467   1.0500   0.0000   1.5528 &   7.2384 r
  clock reconvergence pessimism                                                                           0.0000     7.2384
  clock uncertainty                                                                                       0.1000     7.3384
  library hold time                                                                     1.0000            0.4052     7.7436
  data required time                                                                                                 7.7436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7436
  data arrival time                                                                                                 -5.1261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3447 
  total derate : arrival time                                                                             0.0699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4146 

  slack (with derating applied) (VIOLATED)                                                               -2.6174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2029 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           4.1439                     2.2046 &   4.2046 f
  wbs_adr_i[26] (net)                                    2   0.2453 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2046 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0522   4.1528   0.9500  -0.6305  -0.5527 &   3.6519 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2017   0.9500            1.0598 &   4.7117 f
  mprj/buf_i[58] (net)                                   1   0.0046 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2017   0.9500   0.0000   0.0001 &   4.7118 f
  data arrival time                                                                                                  4.7118

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4642   1.0500   0.0000   1.1010 &   6.7866 r
  clock reconvergence pessimism                                                                           0.0000     6.7866
  clock uncertainty                                                                                       0.1000     6.8866
  library hold time                                                                     1.0000            0.4417     7.3283
  data required time                                                                                                 7.3283
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3283
  data arrival time                                                                                                 -4.7118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3232 
  total derate : arrival time                                                                             0.0931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4162 

  slack (with derating applied) (VIOLATED)                                                               -2.6165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2003 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          4.1091                     2.1815 &   4.1815 f
  la_data_in[63] (net)                                   2   0.2430 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1815 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7186   4.1188   0.9500  -0.4178  -0.3211 &   3.8604 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3973   0.9500            1.2418 &   5.1022 f
  mprj/buf_i[191] (net)                                  2   0.1004 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2777   0.3979   0.9500  -0.1491  -0.1471 &   4.9551 f
  data arrival time                                                                                                  4.9551

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5457   1.0500   0.0000   1.3919 &   7.0775 r
  clock reconvergence pessimism                                                                           0.0000     7.0775
  clock uncertainty                                                                                       0.1000     7.1775
  library hold time                                                                     1.0000            0.3871     7.5646
  data required time                                                                                                 7.5646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5646
  data arrival time                                                                                                 -4.9551
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3370 
  total derate : arrival time                                                                             0.1004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4374 

  slack (with derating applied) (VIOLATED)                                                               -2.6094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1720 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             4.1424                     2.2274 &   4.2274 f
  la_oenb[57] (net)                                      2   0.2446 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2274 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6712   4.1488   0.9500  -0.4136  -0.3320 &   3.8953 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3248   0.9500            1.1840 &   5.0794 f
  mprj/buf_i[121] (net)                                  2   0.0601 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1243   0.3250   0.9500  -0.0153  -0.0115 &   5.0679 f
  data arrival time                                                                                                  5.0679

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5518   1.0500   0.0000   1.4796 &   7.1652 r
  clock reconvergence pessimism                                                                           0.0000     7.1652
  clock uncertainty                                                                                       0.1000     7.2652
  library hold time                                                                     1.0000            0.4096     7.6748
  data required time                                                                                                 7.6748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6748
  data arrival time                                                                                                 -5.0679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3412 
  total derate : arrival time                                                                             0.0894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4306 

  slack (with derating applied) (VIOLATED)                                                               -2.6068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1763 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          4.1776                     2.2217 &   4.2217 f
  la_data_in[58] (net)                                   2   0.2472 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2217 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6912   4.1868   0.9500  -0.4131  -0.3180 &   3.9037 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3307   0.9500            1.1955 &   5.0991 f
  mprj/buf_i[186] (net)                                  2   0.0631 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1155   0.3309   0.9500  -0.0125  -0.0082 &   5.0909 f
  data arrival time                                                                                                  5.0909

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5519   1.0500   0.0000   1.4757 &   7.1613 r
  clock reconvergence pessimism                                                                           0.0000     7.1613
  clock uncertainty                                                                                       0.1000     7.2613
  library hold time                                                                     1.0000            0.4078     7.6691
  data required time                                                                                                 7.6691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6691
  data arrival time                                                                                                 -5.0909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3410 
  total derate : arrival time                                                                             0.0905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4316 

  slack (with derating applied) (VIOLATED)                                                               -2.5782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1466 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             5.0069                     2.7086 &   4.7086 f
  la_oenb[61] (net)                                      2   0.2971 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7086 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6853   5.0128   0.9500  -1.0793  -1.0185 &   3.6901 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3555   0.9500            1.3287 &   5.0188 f
  mprj/buf_i[125] (net)                                  2   0.0656 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3558   0.9500   0.0000   0.0059 &   5.0247 f
  data arrival time                                                                                                  5.0247

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5457   1.0500   0.0000   1.4100 &   7.0956 r
  clock reconvergence pessimism                                                                           0.0000     7.0956
  clock uncertainty                                                                                       0.1000     7.1956
  library hold time                                                                     1.0000            0.4001     7.5957
  data required time                                                                                                 7.5957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5957
  data arrival time                                                                                                 -5.0247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3379 
  total derate : arrival time                                                                             0.1302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4681 

  slack (with derating applied) (VIOLATED)                                                               -2.5710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1029 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          3.8925                     2.0662 &   4.0662 f
  la_data_in[61] (net)                                   2   0.2301 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0662 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3328   3.9016   0.9500  -0.0624   0.0451 &   4.1113 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3005   0.9500            1.1264 &   5.2378 f
  mprj/buf_i[189] (net)                                  2   0.0511 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3006   0.9500   0.0000   0.0039 &   5.2417 f
  data arrival time                                                                                                  5.2417

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5675   1.0500   0.0000   1.6052 &   7.2908 r
  clock reconvergence pessimism                                                                           0.0000     7.2908
  clock uncertainty                                                                                       0.1000     7.3908
  library hold time                                                                     1.0000            0.4171     7.8079
  data required time                                                                                                 7.8079
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8079
  data arrival time                                                                                                 -5.2417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3472 
  total derate : arrival time                                                                             0.0684 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4156 

  slack (with derating applied) (VIOLATED)                                                               -2.5663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1506 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               2.6309                     1.4143 &   3.4143 f
  io_in[12] (net)                                        2   0.1548 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4143 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6341   0.9500   0.0000   0.0510 &   3.4652 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2534   0.9500            0.8999 &   4.3651 f
  mprj/buf_i[204] (net)                                  2   0.0449 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2536   0.9500   0.0000   0.0031 &   4.3683 f
  data arrival time                                                                                                  4.3683

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7085 &   6.3940 r
  clock reconvergence pessimism                                                                           0.0000     6.3940
  clock uncertainty                                                                                       0.1000     6.4940
  library hold time                                                                     1.0000            0.4316     6.9256
  data required time                                                                                                 6.9256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9256
  data arrival time                                                                                                 -4.3683
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3045 
  total derate : arrival time                                                                             0.0502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3547 

  slack (with derating applied) (VIOLATED)                                                               -2.5573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2027 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          3.8071                     2.0347 &   4.0347 f
  la_data_in[57] (net)                                   2   0.2238 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0347 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3071   3.8151   0.9500  -0.0467   0.0541 &   4.0888 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2904   0.9500            1.1045 &   5.1933 f
  mprj/buf_i[185] (net)                                  2   0.0473 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2905   0.9500   0.0000   0.0036 &   5.1969 f
  data arrival time                                                                                                  5.1969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5489   1.0500   0.0000   1.5404 &   7.2260 r
  clock reconvergence pessimism                                                                           0.0000     7.2260
  clock uncertainty                                                                                       0.1000     7.3260
  library hold time                                                                     1.0000            0.4202     7.7462
  data required time                                                                                                 7.7462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7462
  data arrival time                                                                                                 -5.1969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3441 
  total derate : arrival time                                                                             0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (VIOLATED)                                                               -2.5493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1391 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             4.2443                     2.2512 &   4.2512 f
  la_oenb[62] (net)                                      2   0.2510 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2512 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8911   4.2547   0.9500  -0.5277  -0.4309 &   3.8203 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3588   0.9500            1.2277 &   5.0480 f
  mprj/buf_i[126] (net)                                  2   0.0772 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1374   0.3591   0.9500  -0.0231  -0.0172 &   5.0308 f
  data arrival time                                                                                                  5.0308

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5457   1.0500   0.0000   1.3919 &   7.0775 r
  clock reconvergence pessimism                                                                           0.0000     7.0775
  clock uncertainty                                                                                       0.1000     7.1775
  library hold time                                                                     1.0000            0.3991     7.5765
  data required time                                                                                                 7.5765
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.5765
  data arrival time                                                                                                 -5.0308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3370 
  total derate : arrival time                                                                             0.0990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4360 

  slack (with derating applied) (VIOLATED)                                                               -2.5457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1096 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               9.0966                     4.6777 &   6.6777 r
  io_in[15] (net)                                        2   0.3166 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.6777 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5141   9.0998   0.9500  -2.6751  -2.7008 &   3.9769 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3796   0.9500            0.2394 &   4.2163 r
  mprj/buf_i[207] (net)                                  2   0.0479 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0184   0.3797   0.9500  -0.0015   0.0022 &   4.2185 r
  data arrival time                                                                                                  4.2185

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7087 &   6.3942 r
  clock reconvergence pessimism                                                                           0.0000     6.3942
  clock uncertainty                                                                                       0.1000     6.4942
  library hold time                                                                     1.0000            0.2643     6.7586
  data required time                                                                                                 6.7586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7586
  data arrival time                                                                                                 -4.2185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3045 
  total derate : arrival time                                                                             0.1523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4568 

  slack (with derating applied) (VIOLATED)                                                               -2.5401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0833 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           4.1861                     2.2264 &   4.2264 f
  wbs_adr_i[23] (net)                                    2   0.2477 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2264 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2617   4.1952   0.9500  -0.7527  -0.6790 &   3.5475 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2199   0.9500            1.0837 &   4.6312 f
  mprj/buf_i[55] (net)                                   2   0.0106 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0114   0.2199   0.9500  -0.0009  -0.0009 &   4.6303 f
  data arrival time                                                                                                  4.6303

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9360 &   6.6216 r
  clock reconvergence pessimism                                                                           0.0000     6.6216
  clock uncertainty                                                                                       0.1000     6.7216
  library hold time                                                                     1.0000            0.4391     7.1607
  data required time                                                                                                 7.1607
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1607
  data arrival time                                                                                                 -4.6303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3153 
  total derate : arrival time                                                                             0.1006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4159 

  slack (with derating applied) (VIOLATED)                                                               -2.5304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1145 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           4.0252                     2.1386 &   4.1386 f
  wbs_adr_i[29] (net)                                    2   0.2380 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1386 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8475   4.0342   0.9500  -0.5083  -0.4259 &   3.7127 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1988   0.9500            1.0416 &   4.7543 f
  mprj/buf_i[61] (net)                                   1   0.0044 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1988   0.9500   0.0000   0.0001 &   4.7544 f
  data arrival time                                                                                                  4.7544

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4953   1.0500   0.0000   1.0514 &   6.7370 r
  clock reconvergence pessimism                                                                           0.0000     6.7370
  clock uncertainty                                                                                       0.1000     6.8370
  library hold time                                                                     1.0000            0.4421     7.2791
  data required time                                                                                                 7.2791
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2791
  data arrival time                                                                                                 -4.7544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3208 
  total derate : arrival time                                                                             0.0859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4067 

  slack (with derating applied) (VIOLATED)                                                               -2.5248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1180 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           8.5801                     4.3786 &   6.3786 r
  wbs_dat_i[28] (net)                                    2   0.2972 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.3786 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3717   8.5873   0.9500  -1.9694  -1.9333 &   4.4453 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2322   0.9500            0.1359 &   4.5812 r
  mprj/buf_i[28] (net)                                   1   0.0029 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2322   0.9500   0.0000   0.0000 &   4.5812 r
  data arrival time                                                                                                  4.5812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4953   1.0500   0.0000   1.0512 &   6.7368 r
  clock reconvergence pessimism                                                                           0.0000     6.7368
  clock uncertainty                                                                                       0.1000     6.8368
  library hold time                                                                     1.0000            0.2679     7.1047
  data required time                                                                                                 7.1047
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1047
  data arrival time                                                                                                 -4.5812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3208 
  total derate : arrival time                                                                             0.1127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4335 

  slack (with derating applied) (VIOLATED)                                                               -2.5235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0900 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           3.8784                     2.0755 &   4.0755 f
  wbs_dat_i[26] (net)                                    2   0.2282 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0755 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6856   3.8859   0.9500  -0.4130  -0.3347 &   3.7408 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1948   0.9500            1.0183 &   4.7591 f
  mprj/buf_i[26] (net)                                   1   0.0041 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1948   0.9500   0.0000   0.0000 &   4.7591 f
  data arrival time                                                                                                  4.7591

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4947   1.0500   0.0000   1.0487 &   6.7342 r
  clock reconvergence pessimism                                                                           0.0000     6.7342
  clock uncertainty                                                                                       0.1000     6.8342
  library hold time                                                                     1.0000            0.4427     7.2769
  data required time                                                                                                 7.2769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2769
  data arrival time                                                                                                 -4.7591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3207 
  total derate : arrival time                                                                             0.0795 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4001 

  slack (with derating applied) (VIOLATED)                                                               -2.5178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1177 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           3.7457                     2.0031 &   4.0031 f
  wbs_dat_i[25] (net)                                    2   0.2203 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0031 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5382   3.7532   0.9500  -0.3144  -0.2324 &   3.7707 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1905   0.9500            0.9955 &   4.7662 f
  mprj/buf_i[25] (net)                                   1   0.0036 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1905   0.9500   0.0000   0.0000 &   4.7662 f
  data arrival time                                                                                                  4.7662

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4947   1.0500   0.0000   1.0487 &   6.7343 r
  clock reconvergence pessimism                                                                           0.0000     6.7343
  clock uncertainty                                                                                       0.1000     6.8343
  library hold time                                                                     1.0000            0.4433     7.2776
  data required time                                                                                                 7.2776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2776
  data arrival time                                                                                                 -4.7662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3207 
  total derate : arrival time                                                                             0.0733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3939 

  slack (with derating applied) (VIOLATED)                                                               -2.5113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1174 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          4.2523                     2.2556 &   4.2556 f
  la_data_in[60] (net)                                   2   0.2515 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2556 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6837   4.2627   0.9500  -0.3943  -0.2917 &   3.9639 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3639   0.9500            1.2339 &   5.1978 f
  mprj/buf_i[188] (net)                                  2   0.0803 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1509   0.3641   0.9500  -0.0661  -0.0633 &   5.1345 f
  data arrival time                                                                                                  5.1345

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5503   1.0500   0.0000   1.4523 &   7.1379 r
  clock reconvergence pessimism                                                                           0.0000     7.1379
  clock uncertainty                                                                                       0.1000     7.2379
  library hold time                                                                     1.0000            0.3975     7.6354
  data required time                                                                                                 7.6354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6354
  data arrival time                                                                                                 -5.1345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3399 
  total derate : arrival time                                                                             0.0947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4346 

  slack (with derating applied) (VIOLATED)                                                               -2.5008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0662 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           8.5551                     4.3571 &   6.3571 r
  wbs_adr_i[16] (net)                                    2   0.2959 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.3571 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4801   8.5635   0.9500  -2.0755  -2.0333 &   4.3238 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2568   0.9500            0.1606 &   4.4844 r
  mprj/buf_i[48] (net)                                   2   0.0098 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0205   0.2568   0.9500  -0.0017  -0.0017 &   4.4827 r
  data arrival time                                                                                                  4.4827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9294 &   6.6150 r
  clock reconvergence pessimism                                                                           0.0000     6.6150
  clock uncertainty                                                                                       0.1000     6.7150
  library hold time                                                                     1.0000            0.2677     6.9827
  data required time                                                                                                 6.9827
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9827
  data arrival time                                                                                                 -4.4827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3150 
  total derate : arrival time                                                                             0.1200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4350 

  slack (with derating applied) (VIOLATED)                                                               -2.5000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0650 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           4.0890                     2.1754 &   4.1754 f
  wbs_dat_i[23] (net)                                    2   0.2420 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1754 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0090   4.0978   0.9500  -0.6272  -0.5506 &   3.6248 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2059   0.9500            1.0570 &   4.6818 f
  mprj/buf_i[23] (net)                                   1   0.0065 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0159   0.2059   0.9500  -0.0013  -0.0013 &   4.6805 f
  data arrival time                                                                                                  4.6805

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9367 &   6.6222 r
  clock reconvergence pessimism                                                                           0.0000     6.6222
  clock uncertainty                                                                                       0.1000     6.7222
  library hold time                                                                     1.0000            0.4411     7.1633
  data required time                                                                                                 7.1633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1633
  data arrival time                                                                                                 -4.6805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3153 
  total derate : arrival time                                                                             0.0927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4081 

  slack (with derating applied) (VIOLATED)                                                               -2.4828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0748 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           4.8064                     2.5560 &   4.5560 f
  wbs_dat_i[24] (net)                                    2   0.2848 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5560 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8562   4.8175   0.9500  -1.1052  -1.0307 &   3.5252 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2112   0.9500            1.1557 &   4.6810 f
  mprj/buf_i[24] (net)                                   1   0.0034 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2112   0.9500   0.0000   0.0000 &   4.6810 f
  data arrival time                                                                                                  4.6810

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9369 &   6.6224 r
  clock reconvergence pessimism                                                                           0.0000     6.6224
  clock uncertainty                                                                                       0.1000     6.7224
  library hold time                                                                     1.0000            0.4403     7.1628
  data required time                                                                                                 7.1628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1628
  data arrival time                                                                                                 -4.6810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3154 
  total derate : arrival time                                                                             0.1229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4383 

  slack (with derating applied) (VIOLATED)                                                               -2.4818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0435 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           4.1793                     2.2216 &   4.2215 f
  wbs_adr_i[25] (net)                                    2   0.2473 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2215 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0856   4.1887   0.9500  -0.6721  -0.5934 &   3.6282 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2015   0.9500            1.0644 &   4.6925 f
  mprj/buf_i[57] (net)                                   1   0.0043 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2015   0.9500   0.0000   0.0000 &   4.6926 f
  data arrival time                                                                                                  4.6926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9369 &   6.6225 r
  clock reconvergence pessimism                                                                           0.0000     6.6225
  clock uncertainty                                                                                       0.1000     6.7225
  library hold time                                                                     1.0000            0.4417     7.1642
  data required time                                                                                                 7.1642
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1642
  data arrival time                                                                                                 -4.6926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3154 
  total derate : arrival time                                                                             0.0955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4109 

  slack (with derating applied) (VIOLATED)                                                               -2.4717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0608 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           4.3849                     2.3294 &   4.3294 f
  wbs_adr_i[21] (net)                                    2   0.2595 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3294 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4128   4.3950   0.9500  -0.8382  -0.7597 &   3.5697 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2407   0.9500            1.1313 &   4.7010 f
  mprj/buf_i[53] (net)                                   2   0.0172 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0491   0.2408   0.9500  -0.0046  -0.0045 &   4.6965 f
  data arrival time                                                                                                  4.6965

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9352 &   6.6208 r
  clock reconvergence pessimism                                                                           0.0000     6.6208
  clock uncertainty                                                                                       0.1000     6.7208
  library hold time                                                                     1.0000            0.4356     7.1563
  data required time                                                                                                 7.1563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1563
  data arrival time                                                                                                 -4.6965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3153 
  total derate : arrival time                                                                             0.1080 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4233 

  slack (with derating applied) (VIOLATED)                                                               -2.4599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0366 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           4.1449                     2.1995 &   4.1995 f
  wbs_dat_i[27] (net)                                    2   0.2451 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1995 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9452   4.1544   0.9500  -0.5641  -0.4774 &   3.7221 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2250   0.9500            1.0836 &   4.8057 f
  mprj/buf_i[27] (net)                                   2   0.0127 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2250   0.9500   0.0000   0.0002 &   4.8058 f
  data arrival time                                                                                                  4.8058

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4903   1.0500   0.0000   1.0293 &   6.7149 r
  clock reconvergence pessimism                                                                           0.0000     6.7149
  clock uncertainty                                                                                       0.1000     6.8149
  library hold time                                                                     1.0000            0.4384     7.2533
  data required time                                                                                                 7.2533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2533
  data arrival time                                                                                                 -4.8058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3198 
  total derate : arrival time                                                                             0.0913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4111 

  slack (with derating applied) (VIOLATED)                                                               -2.4475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0364 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           4.1523                     2.2069 &   4.2069 f
  wbs_dat_i[22] (net)                                    2   0.2457 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2069 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0775   4.1615   0.9500  -0.6554  -0.5766 &   3.6302 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2247   0.9500            1.0842 &   4.7145 f
  mprj/buf_i[22] (net)                                   2   0.0125 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2247   0.9500   0.0000   0.0002 &   4.7146 f
  data arrival time                                                                                                  4.7146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9354 &   6.6210 r
  clock reconvergence pessimism                                                                           0.0000     6.6210
  clock uncertainty                                                                                       0.1000     6.7210
  library hold time                                                                     1.0000            0.4384     7.1594
  data required time                                                                                                 7.1594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1594
  data arrival time                                                                                                 -4.7146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3153 
  total derate : arrival time                                                                             0.0957 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4110 

  slack (with derating applied) (VIOLATED)                                                               -2.4448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0338 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               3.5675                     1.9239 &   3.9239 f
  io_in[13] (net)                                        2   0.2108 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9239 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8648   3.5721   0.9500  -0.5454  -0.4984 &   3.4255 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2801   0.9500            1.0602 &   4.4857 f
  mprj/buf_i[205] (net)                                  2   0.0456 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2802   0.9500   0.0000   0.0030 &   4.4887 f
  data arrival time                                                                                                  4.4887

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7089 &   6.3945 r
  clock reconvergence pessimism                                                                           0.0000     6.3945
  clock uncertainty                                                                                       0.1000     6.4945
  library hold time                                                                     1.0000            0.4234     6.9179
  data required time                                                                                                 6.9179
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9179
  data arrival time                                                                                                 -4.4887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3045 
  total derate : arrival time                                                                             0.0871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3916 

  slack (with derating applied) (VIOLATED)                                                               -2.4292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0376 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           4.0922                     2.1753 &   4.1753 f
  wbs_adr_i[27] (net)                                    2   0.2421 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1753 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7298   4.1012   0.9500  -0.4625  -0.3755 &   3.7998 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1994   0.9500            1.0508 &   4.8506 f
  mprj/buf_i[59] (net)                                   1   0.0042 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1994   0.9500   0.0000   0.0000 &   4.8506 f
  data arrival time                                                                                                  4.8506

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4859   1.0500   0.0000   1.0106 &   6.6961 r
  clock reconvergence pessimism                                                                           0.0000     6.6961
  clock uncertainty                                                                                       0.1000     6.7961
  library hold time                                                                     1.0000            0.4420     7.2382
  data required time                                                                                                 7.2382
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2382
  data arrival time                                                                                                 -4.8506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3189 
  total derate : arrival time                                                                             0.0842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4031 

  slack (with derating applied) (VIOLATED)                                                               -2.3875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9844 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                           11.8241                     6.0946 &   8.0946 r
  wbs_sel_i[1] (net)                                     2   0.4126 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.0946 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.8105  11.8282   0.9500  -4.1197  -4.1739 &   3.9207 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2835   0.9500            0.0080 &   3.9287 r
  mprj/buf_i[231] (net)                                  1   0.0053 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0480   0.2835   0.9500  -0.0210  -0.0220 &   3.9067 r
  data arrival time                                                                                                  3.9067

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2082   1.0500   0.0000   0.2100 &   5.8955 r
  clock reconvergence pessimism                                                                           0.0000     5.8955
  clock uncertainty                                                                                       0.1000     5.9955
  library hold time                                                                     1.0000            0.2678     6.2633
  data required time                                                                                                 6.2633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2633
  data arrival time                                                                                                 -3.9067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2807 
  total derate : arrival time                                                                             0.2154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4962 

  slack (with derating applied) (VIOLATED)                                                               -2.3566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8605 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[14] (in)                                                           4.5148                     2.3928 &   4.3928 f
  wbs_adr_i[14] (net)                                    2   0.2670 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3928 f
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5472   4.5265   0.9500  -0.8939  -0.8070 &   3.5859 f
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2445   0.9500            1.1523 &   4.7381 f
  mprj/buf_i[46] (net)                                   2   0.0177 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0202   0.2445   0.9500  -0.0017  -0.0015 &   4.7366 f
  data arrival time                                                                                                  4.7366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4505   1.0500   0.0000   0.8719 &   6.5575 r
  clock reconvergence pessimism                                                                           0.0000     6.5575
  clock uncertainty                                                                                       0.1000     6.6575
  library hold time                                                                     1.0000            0.4344     7.0919
  data required time                                                                                                 7.0919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0919
  data arrival time                                                                                                 -4.7366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3123 
  total derate : arrival time                                                                             0.1124 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4246 

  slack (with derating applied) (VIOLATED)                                                               -2.3552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9306 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             4.2085                     2.2330 &   4.2330 f
  la_oenb[63] (net)                                      2   0.2489 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2330 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6673   4.2188   0.9500  -0.3974  -0.2955 &   3.9375 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3535   0.9500            1.2178 &   5.1553 f
  mprj/buf_i[127] (net)                                  2   0.0746 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1338   0.3540   0.9500  -0.0154  -0.0087 &   5.1466 f
  data arrival time                                                                                                  5.1466

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5188   1.0500   0.0000   1.2937 &   6.9793 r
  clock reconvergence pessimism                                                                           0.0000     6.9793
  clock uncertainty                                                                                       0.1000     7.0793
  library hold time                                                                     1.0000            0.4007     7.4799
  data required time                                                                                                 7.4799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4799
  data arrival time                                                                                                 -5.1466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3323 
  total derate : arrival time                                                                             0.0915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4239 

  slack (with derating applied) (VIOLATED)                                                               -2.3333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9094 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           4.4978                     2.3918 &   4.3918 f
  wbs_adr_i[24] (net)                                    2   0.2663 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3918 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2784   4.5080   0.9500  -0.7512  -0.6672 &   3.7246 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2032   0.9500            1.1075 &   4.8320 f
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2032   0.9500   0.0000   0.0000 &   4.8321 f
  data arrival time                                                                                                  4.8321

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9369 &   6.6224 r
  clock reconvergence pessimism                                                                           0.0000     6.6224
  clock uncertainty                                                                                       0.1000     6.7224
  library hold time                                                                     1.0000            0.4415     7.1639
  data required time                                                                                                 7.1639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1639
  data arrival time                                                                                                 -4.8321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3154 
  total derate : arrival time                                                                             0.1022 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4176 

  slack (with derating applied) (VIOLATED)                                                               -2.3319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9143 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[10] (in)                                                               3.8876                     2.0856 &   4.0856 f
  io_in[10] (net)                                        2   0.2291 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0856 f
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0301   3.8938   0.9500  -0.6293  -0.5717 &   3.5139 f
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2936   0.9500            1.1192 &   4.6331 f
  mprj/buf_i[202] (net)                                  2   0.0481 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2938   0.9500   0.0000   0.0031 &   4.6362 f
  data arrival time                                                                                                  4.6362

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7060 &   6.3916 r
  clock reconvergence pessimism                                                                           0.0000     6.3916
  clock uncertainty                                                                                       0.1000     6.4916
  library hold time                                                                     1.0000            0.4192     6.9108
  data required time                                                                                                 6.9108
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9108
  data arrival time                                                                                                 -4.6362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3044 
  total derate : arrival time                                                                             0.0952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3996 

  slack (with derating applied) (VIOLATED)                                                               -2.2746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8750 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               3.9182                     2.1261 &   4.1261 f
  io_in[14] (net)                                        2   0.2325 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1261 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0809   3.9217   0.9500  -0.6614  -0.6197 &   3.5065 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3045   0.9500            1.1340 &   4.6405 f
  mprj/buf_i[206] (net)                                  2   0.0531 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3047   0.9500   0.0000   0.0038 &   4.6443 f
  data arrival time                                                                                                  4.6443

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7062 &   6.3918 r
  clock reconvergence pessimism                                                                           0.0000     6.3918
  clock uncertainty                                                                                       0.1000     6.4918
  library hold time                                                                     1.0000            0.4159     6.9076
  data required time                                                                                                 6.9076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9076
  data arrival time                                                                                                 -4.6443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3044 
  total derate : arrival time                                                                             0.0969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4013 

  slack (with derating applied) (VIOLATED)                                                               -2.2634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8621 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           4.2868                     2.2767 &   4.2767 f
  wbs_dat_i[29] (net)                                    2   0.2536 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2767 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2168   4.2960   0.9500  -0.7288  -0.6491 &   3.6276 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2037   0.9500            1.0804 &   4.7081 f
  mprj/buf_i[29] (net)                                   1   0.0043 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2037   0.9500   0.0000   0.0001 &   4.7081 f
  data arrival time                                                                                                  4.7081

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3992   1.0500   0.0000   0.7094 &   6.3950 r
  clock reconvergence pessimism                                                                           0.0000     6.3950
  clock uncertainty                                                                                       0.1000     6.4950
  library hold time                                                                     1.0000            0.4414     6.9364
  data required time                                                                                                 6.9364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9364
  data arrival time                                                                                                 -4.7081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3045 
  total derate : arrival time                                                                             0.0994 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (VIOLATED)                                                               -2.2283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8243 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           4.6432                     2.4605 &   4.4605 f
  wbs_dat_i[14] (net)                                    2   0.2747 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4605 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4223   4.6552   0.9500  -0.8266  -0.7312 &   3.7293 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2200   0.9500            1.1436 &   4.8730 f
  mprj/buf_i[14] (net)                                   1   0.0075 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0099   0.2200   0.9500  -0.0008  -0.0008 &   4.8722 f
  data arrival time                                                                                                  4.8722

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4467   1.0500   0.0000   0.8582 &   6.5438 r
  clock reconvergence pessimism                                                                           0.0000     6.5438
  clock uncertainty                                                                                       0.1000     6.6438
  library hold time                                                                     1.0000            0.4391     7.0829
  data required time                                                                                                 7.0829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0829
  data arrival time                                                                                                 -4.8722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3116 
  total derate : arrival time                                                                             0.1088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4204 

  slack (with derating applied) (VIOLATED)                                                               -2.2107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7903 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           8.1016                     4.1287 &   6.1287 r
  wbs_dat_i[17] (net)                                    2   0.2803 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.1287 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9343   8.1089   0.9500  -1.5675  -1.5096 &   4.6192 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2769   0.9500            0.2035 &   4.8227 r
  mprj/buf_i[17] (net)                                   2   0.0178 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0608   0.2769   0.9500  -0.0295  -0.0307 &   4.7920 r
  data arrival time                                                                                                  4.7920

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4708   1.0500   0.0000   0.9499 &   6.6355 r
  clock reconvergence pessimism                                                                           0.0000     6.6355
  clock uncertainty                                                                                       0.1000     6.7355
  library hold time                                                                     1.0000            0.2671     7.0026
  data required time                                                                                                 7.0026
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0026
  data arrival time                                                                                                 -4.7920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3160 
  total derate : arrival time                                                                             0.0978 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4137 

  slack (with derating applied) (VIOLATED)                                                               -2.2106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7969 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                               10.6472                     5.4071 &   7.4071 r
  io_in[6] (net)                                         2   0.3680 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.4071 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.2802  10.6609   0.9500  -3.0515  -2.9941 &   4.4130 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3642   0.9500            0.1496 &   4.5626 r
  mprj/buf_i[198] (net)                                  2   0.0367 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0205   0.3642   0.9500  -0.0024  -0.0015 &   4.5610 r
  data arrival time                                                                                                  4.5610

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4050   1.0500   0.0000   0.7180 &   6.4036 r
  clock reconvergence pessimism                                                                           0.0000     6.4036
  clock uncertainty                                                                                       0.1000     6.5036
  library hold time                                                                     1.0000            0.2648     6.7683
  data required time                                                                                                 6.7683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7683
  data arrival time                                                                                                 -4.5610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3049 
  total derate : arrival time                                                                             0.1717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4766 

  slack (with derating applied) (VIOLATED)                                                               -2.2073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7307 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           4.4961                     2.3869 &   4.3869 f
  wbs_adr_i[15] (net)                                    2   0.2661 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3869 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1265   4.5071   0.9500  -0.6434  -0.5464 &   3.8405 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2094   0.9500            1.1137 &   4.9541 f
  mprj/buf_i[47] (net)                                   1   0.0049 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2094   0.9500   0.0000   0.0001 &   4.9542 f
  data arrival time                                                                                                  4.9542

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4589   1.0500   0.0000   0.9036 &   6.5892 r
  clock reconvergence pessimism                                                                           0.0000     6.5892
  clock uncertainty                                                                                       0.1000     6.6892
  library hold time                                                                     1.0000            0.4406     7.1298
  data required time                                                                                                 7.1298
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1298
  data arrival time                                                                                                 -4.9542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3138 
  total derate : arrival time                                                                             0.0976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4113 

  slack (with derating applied) (VIOLATED)                                                               -2.1756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7642 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           4.6639                     2.4739 &   4.4739 f
  wbs_dat_i[13] (net)                                    2   0.2760 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4739 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2609   4.6754   0.9500  -0.7639  -0.6684 &   3.8055 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2483   0.9500            1.1756 &   4.9811 f
  mprj/buf_i[13] (net)                                   2   0.0180 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2483   0.9500   0.0000   0.0002 &   4.9814 f
  data arrival time                                                                                                  4.9814

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9325 &   6.6181 r
  clock reconvergence pessimism                                                                           0.0000     6.6181
  clock uncertainty                                                                                       0.1000     6.7181
  library hold time                                                                     1.0000            0.4332     7.1513
  data required time                                                                                                 7.1513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1513
  data arrival time                                                                                                 -4.9814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1699

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3151 
  total derate : arrival time                                                                             0.1071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4223 

  slack (with derating applied) (VIOLATED)                                                               -2.1699 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7477 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[9] (in)                                                                4.1709                     2.2317 &   4.2317 f
  io_in[9] (net)                                         2   0.2456 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2317 f
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0940   4.1792   0.9500  -0.7002  -0.6269 &   3.6048 f
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3095   0.9500            1.1728 &   4.7775 f
  mprj/buf_i[201] (net)                                  2   0.0525 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3097   0.9500   0.0000   0.0037 &   4.7812 f
  data arrival time                                                                                                  4.7812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3992   1.0500   0.0000   0.7060 &   6.3916 r
  clock reconvergence pessimism                                                                           0.0000     6.3916
  clock uncertainty                                                                                       0.1000     6.4916
  library hold time                                                                     1.0000            0.4143     6.9059
  data required time                                                                                                 6.9059
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9059
  data arrival time                                                                                                 -4.7812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3044 
  total derate : arrival time                                                                             0.1026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4070 

  slack (with derating applied) (VIOLATED)                                                               -2.1247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7177 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                4.3541                     2.3110 &   4.3110 f
  io_in[8] (net)                                         2   0.2576 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.3110 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9976   4.3649   0.9500  -0.6835  -0.5940 &   3.7169 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2973   0.9500            1.1851 &   4.9020 f
  mprj/buf_i[200] (net)                                  2   0.0447 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0275   0.2974   0.9500  -0.0027   0.0000 &   4.9020 f
  data arrival time                                                                                                  4.9020

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4343   1.0500   0.0000   0.8141 &   6.4997 r
  clock reconvergence pessimism                                                                           0.0000     6.4997
  clock uncertainty                                                                                       0.1000     6.5997
  library hold time                                                                     1.0000            0.4181     7.0178
  data required time                                                                                                 7.0178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0178
  data arrival time                                                                                                 -4.9020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3095 
  total derate : arrival time                                                                             0.1033 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4129 

  slack (with derating applied) (VIOLATED)                                                               -2.1158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7029 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           3.7308                     1.9938 &   3.9938 f
  wbs_dat_i[18] (net)                                    2   0.2193 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9938 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2290   3.7385   0.9500  -0.0188   0.0798 &   4.0735 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2192   0.9500            1.0223 &   5.0959 f
  mprj/buf_i[18] (net)                                   2   0.0139 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0593   0.2192   0.9500  -0.0058  -0.0059 &   5.0900 f
  data arrival time                                                                                                  5.0900

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9346 &   6.6202 r
  clock reconvergence pessimism                                                                           0.0000     6.6202
  clock uncertainty                                                                                       0.1000     6.7202
  library hold time                                                                     1.0000            0.4392     7.1594
  data required time                                                                                                 7.1594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1594
  data arrival time                                                                                                 -5.0900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0694

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3152 
  total derate : arrival time                                                                             0.0603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3755 

  slack (with derating applied) (VIOLATED)                                                               -2.0694 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6939 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                          10.1486                     5.1582 &   7.1582 r
  wbs_adr_i[11] (net)                                    2   0.3509 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.1582 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.4901  10.1607   0.9500  -3.1999  -3.1723 &   3.9859 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2656   0.9500            0.0820 &   4.0679 r
  mprj/buf_i[43] (net)                                   1   0.0064 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0120   0.2656   0.9500  -0.0020  -0.0020 &   4.0659 r
  data arrival time                                                                                                  4.0659

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1052   1.0500   0.0000   0.0346 &   5.7202 r
  clock reconvergence pessimism                                                                           0.0000     5.7202
  clock uncertainty                                                                                       0.1000     5.8202
  library hold time                                                                     1.0000            0.2687     6.0889
  data required time                                                                                                 6.0889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0889
  data arrival time                                                                                                 -4.0659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2724 
  total derate : arrival time                                                                             0.1743 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4467 

  slack (with derating applied) (VIOLATED)                                                               -2.0229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5763 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           3.9737                     2.1082 &   4.1082 f
  wbs_dat_i[12] (net)                                    2   0.2349 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1082 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3903   3.9831   0.9500  -0.1248  -0.0170 &   4.0912 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2094   0.9500            1.0456 &   5.1369 f
  mprj/buf_i[12] (net)                                   1   0.0085 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2094   0.9500   0.0000   0.0001 &   5.1369 f
  data arrival time                                                                                                  5.1369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.4653   1.0500   0.0000   0.9328 &   6.6184 r
  clock reconvergence pessimism                                                                           0.0000     6.6184
  clock uncertainty                                                                                       0.1000     6.7184
  library hold time                                                                     1.0000            0.4406     7.1590
  data required time                                                                                                 7.1590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1590
  data arrival time                                                                                                 -5.1369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0220

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3152 
  total derate : arrival time                                                                             0.0673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3824 

  slack (with derating applied) (VIOLATED)                                                               -2.0220 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6396 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                           10.9367                     5.5520 &   7.5520 r
  wbs_adr_i[2] (net)                                     2   0.3780 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.5520 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.8754  10.9511   0.9500  -3.3602  -3.3129 &   4.2391 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2952   0.9500            0.0677 &   4.3067 r
  mprj/buf_i[34] (net)                                   2   0.0115 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0854   0.2952   0.9500  -0.0404  -0.0422 &   4.2645 r
  data arrival time                                                                                                  4.2645

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2132   1.0500   0.0000   0.2211 &   5.9067 r
  clock reconvergence pessimism                                                                           0.0000     5.9067
  clock uncertainty                                                                                       0.1000     6.0067
  library hold time                                                                     1.0000            0.2674     6.2741
  data required time                                                                                                 6.2741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2741
  data arrival time                                                                                                 -4.2645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2813 
  total derate : arrival time                                                                             0.1849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4662 

  slack (with derating applied) (VIOLATED)                                                               -2.0097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5435 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                               11.0491                     5.5974 &   7.5974 r
  io_in[5] (net)                                         2   0.3814 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.5974 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0971  11.0660   0.9500  -2.9657  -2.8805 &   4.7169 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3729   0.9500            0.1369 &   4.8538 r
  mprj/buf_i[197] (net)                                  2   0.0379 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0232   0.3729   0.9500  -0.0056  -0.0048 &   4.8490 r
  data arrival time                                                                                                  4.8490

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3993   1.0500   0.0000   0.7004 &   6.3860 r
  clock reconvergence pessimism                                                                           0.0000     6.3860
  clock uncertainty                                                                                       0.1000     6.4860
  library hold time                                                                     1.0000            0.2645     6.7505
  data required time                                                                                                 6.7505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7505
  data arrival time                                                                                                 -4.8490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3041 
  total derate : arrival time                                                                             0.1681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4722 

  slack (with derating applied) (VIOLATED)                                                               -1.9015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4292 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[35] (in)                                                              12.0103                     6.0675 &   8.0675 r
  io_in[35] (net)                                        2   0.4140 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.0675 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5480  12.0315   0.9500  -2.5392  -2.3756 &   5.6918 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4685   0.9500            0.1722 &   5.8640 r
  mprj/buf_i[227] (net)                                  2   0.0657 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0646   0.4688   0.9500  -0.0390  -0.0347 &   5.8293 r
  data arrival time                                                                                                  5.8293

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5423   1.0500   0.0000   1.6751 &   7.3607 r
  clock reconvergence pessimism                                                                           0.0000     7.3607
  clock uncertainty                                                                                       0.1000     7.4607
  library hold time                                                                     1.0000            0.2613     7.7220
  data required time                                                                                                 7.7220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7220
  data arrival time                                                                                                 -5.8293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3505 
  total derate : arrival time                                                                             0.1536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5041 

  slack (with derating applied) (VIOLATED)                                                               -1.8927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3886 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                4.7356                     2.5035 &   4.5035 f
  io_in[7] (net)                                         2   0.2799 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.5035 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2476   4.7485   0.9500  -0.7596  -0.6527 &   3.8508 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3165   0.9500            1.2544 &   5.1052 f
  mprj/buf_i[199] (net)                                  2   0.0493 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0178   0.3167   0.9500  -0.0016   0.0023 &   5.1075 f
  data arrival time                                                                                                  5.1075

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4232   1.0500   0.0000   0.7760 &   6.4616 r
  clock reconvergence pessimism                                                                           0.0000     6.4616
  clock uncertainty                                                                                       0.1000     6.5616
  library hold time                                                                     1.0000            0.4122     6.9738
  data required time                                                                                                 6.9738
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9738
  data arrival time                                                                                                 -5.1075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3077 
  total derate : arrival time                                                                             0.1119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4196 

  slack (with derating applied) (VIOLATED)                                                               -1.8662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4466 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                          10.5222                     5.3653 &   7.3653 r
  wbs_dat_i[10] (net)                                    2   0.3646 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3653 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.2028  10.5316   0.9500  -3.1846  -3.1653 &   4.2001 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2775   0.9500            0.0733 &   4.2734 r
  mprj/buf_i[10] (net)                                   1   0.0083 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2775   0.9500   0.0000   0.0001 &   4.2735 r
  data arrival time                                                                                                  4.2735

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1321   1.0500   0.0000   0.0691 &   5.7547 r
  clock reconvergence pessimism                                                                           0.0000     5.7547
  clock uncertainty                                                                                       0.1000     5.8547
  library hold time                                                                     1.0000            0.2683     6.1229
  data required time                                                                                                 6.1229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1229
  data arrival time                                                                                                 -4.2735
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2740 
  total derate : arrival time                                                                             0.1725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4465 

  slack (with derating applied) (VIOLATED)                                                               -1.8495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4029 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[7] (in)                                                            4.9106                     2.5977 &   4.5977 f
  wbs_dat_i[7] (net)                                     2   0.2920 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5977 f
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.5818   4.9250   0.9500  -0.9274  -0.8198 &   3.7778 f
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2198   0.9500            1.1784 &   4.9563 f
  mprj/buf_i[7] (net)                                    1   0.0056 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0400   0.2198   0.9500  -0.0035  -0.0037 &   4.9526 f
  data arrival time                                                                                                  4.9526

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3431   1.0500   0.0000   0.5393 &   6.2249 r
  clock reconvergence pessimism                                                                           0.0000     6.2249
  clock uncertainty                                                                                       0.1000     6.3249
  library hold time                                                                     1.0000            0.4391     6.7640
  data required time                                                                                                 6.7640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7640
  data arrival time                                                                                                 -4.9526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2964 
  total derate : arrival time                                                                             0.1167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4131 

  slack (with derating applied) (VIOLATED)                                                               -1.8114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3983 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            4.8706                     2.5730 &   4.5730 f
  wbs_dat_i[8] (net)                                     2   0.2879 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5730 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.4672   4.8853   0.9500  -0.8759  -0.7664 &   3.8066 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2564   0.9500            1.2114 &   5.0180 f
  mprj/buf_i[8] (net)                                    2   0.0198 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0568   0.2564   0.9500  -0.0056  -0.0057 &   5.0123 f
  data arrival time                                                                                                  5.0123

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3431   1.0500   0.0000   0.5399 &   6.2255 r
  clock reconvergence pessimism                                                                           0.0000     6.2255
  clock uncertainty                                                                                       0.1000     6.3255
  library hold time                                                                     1.0000            0.4307     6.7562
  data required time                                                                                                 6.7562
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7562
  data arrival time                                                                                                 -5.0123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2965 
  total derate : arrival time                                                                             0.1159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4124 

  slack (with derating applied) (VIOLATED)                                                               -1.7439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3315 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                              14.2055                     7.1288 &   9.1288 r
  io_in[37] (net)                                        2   0.4928 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   9.1288 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.1995  14.2368   0.9500  -3.3955  -3.1832 &   5.9457 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5024   0.9500            0.0923 &   6.0380 r
  mprj/buf_i[229] (net)                                  2   0.0680 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0436   0.5028   0.9500  -0.0179  -0.0114 &   6.0266 r
  data arrival time                                                                                                  6.0266

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5392   1.0500   0.0000   1.6186 &   7.3042 r
  clock reconvergence pessimism                                                                           0.0000     7.3042
  clock uncertainty                                                                                       0.1000     7.4042
  library hold time                                                                     1.0000            0.2603     7.6645
  data required time                                                                                                 7.6645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6645
  data arrival time                                                                                                 -6.0266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3478 
  total derate : arrival time                                                                             0.1960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5438 

  slack (with derating applied) (VIOLATED)                                                               -1.6379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0941 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               6.3906                     3.3214 &   5.3214 f
  io_in[34] (net)                                        2   0.3770 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.3214 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3897   6.4246   0.9500  -0.8552  -0.6264 &   4.6950 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3816   0.9500            1.5312 &   6.2262 f
  mprj/buf_i[226] (net)                                  2   0.0617 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3819   0.9500   0.0000   0.0057 &   6.2319 f
  data arrival time                                                                                                  6.2319

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5424   1.0500   0.0000   1.6766 &   7.3622 r
  clock reconvergence pessimism                                                                           0.0000     7.3622
  clock uncertainty                                                                                       0.1000     7.4622
  library hold time                                                                     1.0000            0.3920     7.8542
  data required time                                                                                                 7.8542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8542
  data arrival time                                                                                                 -6.2319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3506 
  total derate : arrival time                                                                             0.1379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4885 

  slack (with derating applied) (VIOLATED)                                                               -1.6223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1338 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            3.8395                     2.0391 &   4.0391 f
  wbs_dat_i[9] (net)                                     2   0.2269 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0391 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   3.8480   0.9500   0.0000   0.1091 &   4.1482 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2158   0.9500            1.0342 &   5.1824 f
  mprj/buf_i[9] (net)                                    2   0.0117 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2158   0.9500   0.0000   0.0001 &   5.1825 f
  data arrival time                                                                                                  5.1825

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.3431   1.0500   0.0000   0.5403 &   6.2259 r
  clock reconvergence pessimism                                                                           0.0000     6.2259
  clock uncertainty                                                                                       0.1000     6.3259
  library hold time                                                                     1.0000            0.4397     6.7655
  data required time                                                                                                 6.7655
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7655
  data arrival time                                                                                                 -5.1825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5830

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2965 
  total derate : arrival time                                                                             0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3567 

  slack (with derating applied) (VIOLATED)                                                               -1.5830 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2264 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            3.9244                     2.0838 &   4.0838 f
  wbs_adr_i[9] (net)                                     2   0.2320 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0838 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1981   3.9334   0.9500  -0.0163   0.0957 &   4.1796 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2141   0.9500            1.0438 &   5.2234 f
  mprj/buf_i[41] (net)                                   2   0.0105 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2141   0.9500   0.0000   0.0001 &   5.2235 f
  data arrival time                                                                                                  5.2235

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   1.0500   0.0000   0.5404 &   6.2260 r
  clock reconvergence pessimism                                                                           0.0000     6.2260
  clock uncertainty                                                                                       0.1000     6.3260
  library hold time                                                                     1.0000            0.4399     6.7659
  data required time                                                                                                 6.7659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7659
  data arrival time                                                                                                 -5.2235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2965 
  total derate : arrival time                                                                             0.0617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3582 

  slack (with derating applied) (VIOLATED)                                                               -1.5423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1842 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           4.2769                     2.2702 &   4.2702 f
  wbs_dat_i[21] (net)                                    2   0.2530 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2702 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1755   4.2870   0.9500  -0.7041  -0.6208 &   3.6494 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2376   0.9500            1.1140 &   4.7634 f
  mprj/buf_i[21] (net)                                   2   0.0168 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0246   0.2376   0.9500  -0.0021  -0.0020 &   4.7614 f
  data arrival time                                                                                                  4.7614

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   1.0500   0.0000   0.0722 &   5.7578 r
  clock reconvergence pessimism                                                                           0.0000     5.7578
  clock uncertainty                                                                                       0.1000     5.8578
  library hold time                                                                     1.0000            0.4363     6.2941
  data required time                                                                                                 6.2941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2941
  data arrival time                                                                                                 -4.7614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2742 
  total derate : arrival time                                                                             0.1002 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3744 

  slack (with derating applied) (VIOLATED)                                                               -1.5327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1584 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            9.6919                     4.9266 &   6.9266 r
  wbs_adr_i[1] (net)                                     2   0.3351 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.9266 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1090   9.7031   0.9500  -2.3186  -2.2520 &   4.6746 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2844   0.9500            0.1251 &   4.7998 r
  mprj/buf_i[33] (net)                                   2   0.0132 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0738   0.2844   0.9500  -0.0371  -0.0388 &   4.7609 r
  data arrival time                                                                                                  4.7609

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2212   1.0500   0.0000   0.2385 &   5.9241 r
  clock reconvergence pessimism                                                                           0.0000     5.9241
  clock uncertainty                                                                                       0.1000     6.0241
  library hold time                                                                     1.0000            0.2677     6.2918
  data required time                                                                                                 6.2918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2918
  data arrival time                                                                                                 -4.7609
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2821 
  total derate : arrival time                                                                             0.1340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4161 

  slack (with derating applied) (VIOLATED)                                                               -1.5309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1148 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[20] (in)                                                           4.5936                     2.4346 &   4.4346 f
  wbs_dat_i[20] (net)                                    2   0.2717 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4346 f
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5265   4.6056   0.9500  -0.9246  -0.8390 &   3.5956 f
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2543   0.9500            1.1731 &   4.7687 f
  mprj/buf_i[20] (net)                                   2   0.0218 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0391   0.2543   0.9500  -0.0039  -0.0037 &   4.7650 f
  data arrival time                                                                                                  4.7650

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   1.0500   0.0000   0.0717 &   5.7573 r
  clock reconvergence pessimism                                                                           0.0000     5.7573
  clock uncertainty                                                                                       0.1000     5.8573
  library hold time                                                                     1.0000            0.4312     6.2885
  data required time                                                                                                 6.2885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2885
  data arrival time                                                                                                 -4.7650
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2742 
  total derate : arrival time                                                                             0.1151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3893 

  slack (with derating applied) (VIOLATED)                                                               -1.5235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1342 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           4.3980                     2.3355 &   4.3355 f
  wbs_adr_i[19] (net)                                    2   0.2602 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3355 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2518   4.4084   0.9500  -0.7800  -0.6970 &   3.6385 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2443   0.9500            1.1368 &   4.7753 f
  mprj/buf_i[51] (net)                                   2   0.0189 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0559   0.2443   0.9500  -0.0053  -0.0053 &   4.7701 f
  data arrival time                                                                                                  4.7701

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   1.0500   0.0000   0.0724 &   5.7580 r
  clock reconvergence pessimism                                                                           0.0000     5.7580
  clock uncertainty                                                                                       0.1000     5.8580
  library hold time                                                                     1.0000            0.4343     6.2923
  data required time                                                                                                 6.2923
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2923
  data arrival time                                                                                                 -4.7701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2742 
  total derate : arrival time                                                                             0.1055 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3797 

  slack (with derating applied) (VIOLATED)                                                               -1.5222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1425 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           8.8288                     4.4948 &   6.4948 r
  wbs_adr_i[12] (net)                                    2   0.3054 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4948 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5823   8.8377   0.9500  -2.0703  -2.0202 &   4.4746 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2464   0.9500            0.1358 &   4.6103 r
  mprj/buf_i[44] (net)                                   1   0.0059 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0213   0.2464   0.9500  -0.0043  -0.0045 &   4.6058 r
  data arrival time                                                                                                  4.6058

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   1.0500   0.0000   0.0723 &   5.7579 r
  clock reconvergence pessimism                                                                           0.0000     5.7579
  clock uncertainty                                                                                       0.1000     5.8579
  library hold time                                                                     1.0000            0.2692     6.1271
  data required time                                                                                                 6.1271
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1271
  data arrival time                                                                                                 -4.6058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2742 
  total derate : arrival time                                                                             0.1190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3931 

  slack (with derating applied) (VIOLATED)                                                               -1.5212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1281 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           4.2853                     2.2761 &   4.2761 f
  wbs_adr_i[20] (net)                                    2   0.2535 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2761 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1851   4.2953   0.9500  -0.6997  -0.6163 &   3.6598 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2466   0.9500            1.1247 &   4.7846 f
  mprj/buf_i[52] (net)                                   2   0.0213 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0182   0.2466   0.9500  -0.0017  -0.0014 &   4.7832 f
  data arrival time                                                                                                  4.7832

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   1.0500   0.0000   0.0716 &   5.7572 r
  clock reconvergence pessimism                                                                           0.0000     5.7572
  clock uncertainty                                                                                       0.1000     5.8572
  library hold time                                                                     1.0000            0.4336     6.2908
  data required time                                                                                                 6.2908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2908
  data arrival time                                                                                                 -4.7832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2742 
  total derate : arrival time                                                                             0.1005 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3747 

  slack (with derating applied) (VIOLATED)                                                               -1.5076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1329 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                               11.3460                     5.7378 &   7.7378 r
  io_in[4] (net)                                         2   0.3913 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.7378 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5619  11.3657   0.9500  -2.6421  -2.5177 &   5.2201 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3851   0.9500            0.1332 &   5.3534 r
  mprj/buf_i[196] (net)                                  2   0.0409 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0591   0.3851   0.9500  -0.0347  -0.0351 &   5.3183 r
  data arrival time                                                                                                  5.3183

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.4050   1.0500   0.0000   0.7179 &   6.4035 r
  clock reconvergence pessimism                                                                           0.0000     6.4035
  clock uncertainty                                                                                       0.1000     6.5035
  library hold time                                                                     1.0000            0.2642     6.7677
  data required time                                                                                                 6.7677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7677
  data arrival time                                                                                                 -5.3183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3049 
  total derate : arrival time                                                                             0.1544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4593 

  slack (with derating applied) (VIOLATED)                                                               -1.4494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9901 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           3.7131                     1.9846 &   3.9846 f
  wbs_dat_i[19] (net)                                    2   0.2183 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9846 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4337   3.7207   0.9500  -0.2200  -0.1329 &   3.8517 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2249   0.9500            1.0259 &   4.8776 f
  mprj/buf_i[19] (net)                                   2   0.0167 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0184   0.2249   0.9500  -0.0015  -0.0013 &   4.8763 f
  data arrival time                                                                                                  4.8763

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1330   1.0500   0.0000   0.0722 &   5.7578 r
  clock reconvergence pessimism                                                                           0.0000     5.7578
  clock uncertainty                                                                                       0.1000     5.8578
  library hold time                                                                     1.0000            0.4382     6.2961
  data required time                                                                                                 6.2961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2961
  data arrival time                                                                                                 -4.8763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2742 
  total derate : arrival time                                                                             0.0703 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3444 

  slack (with derating applied) (VIOLATED)                                                               -1.4198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0754 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[10] (in)                                                           4.7093                     2.4899 &   4.4899 f
  wbs_adr_i[10] (net)                                    2   0.2784 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4899 f
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3232   4.7229   0.9500  -0.7878  -0.6808 &   3.8091 f
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2492   0.9500            1.1827 &   4.9918 f
  mprj/buf_i[42] (net)                                   2   0.0180 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0462   0.2492   0.9500  -0.0043  -0.0043 &   4.9875 f
  data arrival time                                                                                                  4.9875

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1846   1.0500   0.0000   0.1701 &   5.8557 r
  clock reconvergence pessimism                                                                           0.0000     5.8557
  clock uncertainty                                                                                       0.1000     5.9557
  library hold time                                                                     1.0000            0.4328     6.3885
  data required time                                                                                                 6.3885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3885
  data arrival time                                                                                                 -4.9875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2788 
  total derate : arrival time                                                                             0.1096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3884 

  slack (with derating applied) (VIOLATED)                                                               -1.4010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0126 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               4.9844                     2.6295 &   4.6295 f
  wbs_cyc_i (net)                                        2   0.2961 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6295 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4369   5.0007   0.9500  -0.8772  -0.7551 &   3.8743 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2530   0.9500            1.2226 &   5.0969 f
  mprj/buf_i[236] (net)                                  2   0.0169 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2530   0.9500   0.0000   0.0003 &   5.0972 f
  data arrival time                                                                                                  5.0972

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2376   1.0500   0.0000   0.2743 &   5.9598 r
  clock reconvergence pessimism                                                                           0.0000     5.9598
  clock uncertainty                                                                                       0.1000     6.0598
  library hold time                                                                     1.0000            0.4317     6.4915
  data required time                                                                                                 6.4915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4915
  data arrival time                                                                                                 -5.0972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2838 
  total derate : arrival time                                                                             0.1170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4008 

  slack (with derating applied) (VIOLATED)                                                               -1.3943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9935 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            4.9576                     2.6171 &   4.6171 f
  wbs_dat_i[6] (net)                                     2   0.2946 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6171 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.5632   4.9737   0.9500  -0.8793  -0.7601 &   3.8570 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2495   0.9500            1.2153 &   5.0723 f
  mprj/buf_i[6] (net)                                    2   0.0155 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2495   0.9500   0.0000   0.0002 &   5.0725 f
  data arrival time                                                                                                  5.0725

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1846   1.0500   0.0000   0.1702 &   5.8557 r
  clock reconvergence pessimism                                                                           0.0000     5.8557
  clock uncertainty                                                                                       0.1000     5.9557
  library hold time                                                                     1.0000            0.4327     6.3885
  data required time                                                                                                 6.3885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3885
  data arrival time                                                                                                 -5.0725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2788 
  total derate : arrival time                                                                             0.1165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3954 

  slack (with derating applied) (VIOLATED)                                                               -1.3160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9206 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            4.2346                     2.2384 &   4.2384 f
  wbs_adr_i[7] (net)                                     2   0.2501 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2384 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2049   4.2463   0.9500  -0.0168   0.1138 &   4.3523 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2265   0.9500            1.0971 &   5.4494 f
  mprj/buf_i[39] (net)                                   2   0.0126 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2265   0.9500   0.0000   0.0001 &   5.4495 f
  data arrival time                                                                                                  5.4495

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.3431   1.0500   0.0000   0.5405 &   6.2261 r
  clock reconvergence pessimism                                                                           0.0000     6.2261
  clock uncertainty                                                                                       0.1000     6.3261
  library hold time                                                                     1.0000            0.4381     6.7642
  data required time                                                                                                 6.7642
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7642
  data arrival time                                                                                                 -5.4495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2965 
  total derate : arrival time                                                                             0.0655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3620 

  slack (with derating applied) (VIOLATED)                                                               -1.3146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9526 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            4.9758                     2.6270 &   4.6270 f
  wbs_adr_i[5] (net)                                     2   0.2957 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6270 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7001   4.9919   0.9500  -0.9484  -0.8320 &   3.7950 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2598   0.9500            1.2289 &   5.0239 f
  mprj/buf_i[37] (net)                                   2   0.0204 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2598   0.9500   0.0000   0.0003 &   5.0242 f
  data arrival time                                                                                                  5.0242

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1537   1.0500   0.0000   0.1129 &   5.7985 r
  clock reconvergence pessimism                                                                           0.0000     5.7985
  clock uncertainty                                                                                       0.1000     5.8985
  library hold time                                                                     1.0000            0.4296     6.3281
  data required time                                                                                                 6.3281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3281
  data arrival time                                                                                                 -5.0242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3039

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2761 
  total derate : arrival time                                                                             0.1207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3969 

  slack (with derating applied) (VIOLATED)                                                               -1.3039 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9070 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            4.6793                     2.4716 &   4.4716 f
  wbs_dat_i[1] (net)                                     2   0.2765 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4716 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.0006   4.6933   0.9500  -0.5870  -0.4660 &   4.0056 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2334   0.9500            1.1623 &   5.1679 f
  mprj/buf_i[1] (net)                                    2   0.0117 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0182   0.2334   0.9500  -0.0015  -0.0014 &   5.1664 f
  data arrival time                                                                                                  5.1664

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2188   1.0500   0.0000   0.2333 &   5.9189 r
  clock reconvergence pessimism                                                                           0.0000     5.9189
  clock uncertainty                                                                                       0.1000     6.0189
  library hold time                                                                     1.0000            0.4370     6.4559
  data required time                                                                                                 6.4559
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4559
  data arrival time                                                                                                 -5.1664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2819 
  total derate : arrival time                                                                             0.0985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3804 

  slack (with derating applied) (VIOLATED)                                                               -1.2895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9091 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            4.4756                     2.3668 &   4.3668 f
  wbs_dat_i[3] (net)                                     2   0.2645 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3668 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.8182   4.4883   0.9500  -0.4795  -0.3631 &   4.0037 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2307   0.9500            1.1328 &   5.1366 f
  mprj/buf_i[3] (net)                                    2   0.0123 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0273   0.2307   0.9500  -0.0024  -0.0024 &   5.1342 f
  data arrival time                                                                                                  5.1342

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2002   1.0500   0.0000   0.1916 &   5.8771 r
  clock reconvergence pessimism                                                                           0.0000     5.8771
  clock uncertainty                                                                                       0.1000     5.9771
  library hold time                                                                     1.0000            0.4374     6.4146
  data required time                                                                                                 6.4146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4146
  data arrival time                                                                                                 -5.1342
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2799 
  total derate : arrival time                                                                             0.0911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3710 

  slack (with derating applied) (VIOLATED)                                                               -1.2804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9094 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                               12.0960                     6.0875 &   8.0875 r
  io_in[3] (net)                                         2   0.4198 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   8.0875 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.7182  12.1205   0.9500  -2.9197  -2.7722 &   5.3153 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3874   0.9500            0.0961 &   5.4115 r
  mprj/buf_i[195] (net)                                  2   0.0382 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3874   0.9500   0.0000   0.0012 &   5.4127 r
  data arrival time                                                                                                  5.4127

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3801   1.0500   0.0000   0.6396 &   6.3252 r
  clock reconvergence pessimism                                                                           0.0000     6.3252
  clock uncertainty                                                                                       0.1000     6.4252
  library hold time                                                                     1.0000            0.2642     6.6894
  data required time                                                                                                 6.6894
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6894
  data arrival time                                                                                                 -5.4127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3012 
  total derate : arrival time                                                                             0.1666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4678 

  slack (with derating applied) (VIOLATED)                                                               -1.2767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8090 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            5.1019                     2.6859 &   4.6859 f
  wbs_dat_i[2] (net)                                     2   0.3016 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6859 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.3946   5.1195   0.9500  -0.8654  -0.7358 &   3.9501 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2501   0.9500            1.2347 &   5.1848 f
  mprj/buf_i[2] (net)                                    2   0.0144 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0777   0.2501   0.9500  -0.0074  -0.0075 &   5.1773 f
  data arrival time                                                                                                  5.1773

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2161   1.0500   0.0000   0.2274 &   5.9130 r
  clock reconvergence pessimism                                                                           0.0000     5.9130
  clock uncertainty                                                                                       0.1000     6.0130
  library hold time                                                                     1.0000            0.4326     6.4456
  data required time                                                                                                 6.4456
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4456
  data arrival time                                                                                                 -5.1773
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2683

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2816 
  total derate : arrival time                                                                             0.1177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3993 

  slack (with derating applied) (VIOLATED)                                                               -1.2683 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8690 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[6] (in)                                                            4.8657                     2.5702 &   4.5702 f
  wbs_adr_i[6] (net)                                     2   0.2876 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5702 f
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2816   4.8802   0.9500  -0.7630  -0.6464 &   3.9239 f
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2609   0.9500            1.2157 &   5.1396 f
  mprj/buf_i[38] (net)                                   2   0.0221 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2609   0.9500   0.0000   0.0004 &   5.1400 f
  data arrival time                                                                                                  5.1400

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1782   1.0500   0.0000   0.1571 &   5.8427 r
  clock reconvergence pessimism                                                                           0.0000     5.8427
  clock uncertainty                                                                                       0.1000     5.9427
  library hold time                                                                     1.0000            0.4292     6.3719
  data required time                                                                                                 6.3719
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3719
  data arrival time                                                                                                 -5.1400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2782 
  total derate : arrival time                                                                             0.1103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3885 

  slack (with derating applied) (VIOLATED)                                                               -1.2320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8434 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            4.3568                     2.3026 &   4.3026 f
  wbs_dat_i[5] (net)                                     2   0.2574 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3026 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6747   4.3693   0.9500  -0.3960  -0.2789 &   4.0237 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2403   0.9500            1.1275 &   5.1512 f
  mprj/buf_i[5] (net)                                    2   0.0173 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0101   0.2403   0.9500  -0.0008  -0.0006 &   5.1506 f
  data arrival time                                                                                                  5.1506

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1500   1.0500   0.0000   0.1064 &   5.7920 r
  clock reconvergence pessimism                                                                           0.0000     5.7920
  clock uncertainty                                                                                       0.1000     5.8920
  library hold time                                                                     1.0000            0.4355     6.3275
  data required time                                                                                                 6.3275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3275
  data arrival time                                                                                                 -5.1506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2758 
  total derate : arrival time                                                                             0.0864 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3622 

  slack (with derating applied) (VIOLATED)                                                               -1.1769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8147 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            4.3489                     2.3000 &   4.3000 f
  wbs_sel_i[3] (net)                                     2   0.2570 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3000 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5366   4.3611   0.9500  -0.2954  -0.1735 &   4.1265 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2415   0.9500            1.1277 &   5.2542 f
  mprj/buf_i[233] (net)                                  2   0.0180 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2415   0.9500   0.0000   0.0003 &   5.2545 f
  data arrival time                                                                                                  5.2545

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2022   1.0500   0.0000   0.1961 &   5.8817 r
  clock reconvergence pessimism                                                                           0.0000     5.8817
  clock uncertainty                                                                                       0.1000     5.9817
  library hold time                                                                     1.0000            0.4352     6.4169
  data required time                                                                                                 6.4169
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4169
  data arrival time                                                                                                 -5.2545
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1624

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2801 
  total derate : arrival time                                                                             0.0813 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3614 

  slack (with derating applied) (VIOLATED)                                                               -1.1624 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8010 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            4.7090                     2.4864 &   4.4864 f
  wbs_adr_i[4] (net)                                     2   0.2783 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4864 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8806   4.7235   0.9500  -0.5296  -0.4040 &   4.0823 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2686   0.9500            1.2039 &   5.2863 f
  mprj/buf_i[36] (net)                                   2   0.0277 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0802   0.2686   0.9500  -0.0079  -0.0077 &   5.2785 f
  data arrival time                                                                                                  5.2785

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2060   1.0500   0.0000   0.2050 &   5.8906 r
  clock reconvergence pessimism                                                                           0.0000     5.8906
  clock uncertainty                                                                                       0.1000     5.9906
  library hold time                                                                     1.0000            0.4269     6.4175
  data required time                                                                                                 6.4175
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4175
  data arrival time                                                                                                 -5.2785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2805 
  total derate : arrival time                                                                             0.0983 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3788 

  slack (with derating applied) (VIOLATED)                                                               -1.1389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7602 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                               12.3067                     6.2217 &   8.2217 r
  io_in[2] (net)                                         2   0.4245 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   8.2217 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.2070  12.3266   0.9500  -2.9039  -2.7575 &   5.4642 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3837   0.9500            0.0815 &   5.5456 r
  mprj/buf_i[194] (net)                                  2   0.0358 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0166   0.3837   0.9500  -0.0053  -0.0045 &   5.5411 r
  data arrival time                                                                                                  5.5411

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.3763   1.0500   0.0000   0.6282 &   6.3138 r
  clock reconvergence pessimism                                                                           0.0000     6.3138
  clock uncertainty                                                                                       0.1000     6.4138
  library hold time                                                                     1.0000            0.2643     6.6781
  data required time                                                                                                 6.6781
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6781
  data arrival time                                                                                                 -5.5411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3007 
  total derate : arrival time                                                                             0.1651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4658 

  slack (with derating applied) (VIOLATED)                                                               -1.1370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6712 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            5.3942                     2.8582 &   4.8582 f
  wbs_adr_i[0] (net)                                     2   0.3198 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8582 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4995   5.4093   0.9500  -0.8661  -0.7389 &   4.1193 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2581   0.9500            1.2798 &   5.3991 f
  mprj/buf_i[32] (net)                                   2   0.0153 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0652   0.2581   0.9500  -0.0061  -0.0062 &   5.3929 f
  data arrival time                                                                                                  5.3929

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2394   1.0500   0.0000   0.2782 &   5.9638 r
  clock reconvergence pessimism                                                                           0.0000     5.9638
  clock uncertainty                                                                                       0.1000     6.0638
  library hold time                                                                     1.0000            0.4301     6.4939
  data required time                                                                                                 6.4939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4939
  data arrival time                                                                                                 -5.3929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2840 
  total derate : arrival time                                                                             0.1200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (VIOLATED)                                                               -1.1010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6971 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            4.1352                     2.1912 &   4.1912 f
  wbs_adr_i[3] (net)                                     2   0.2444 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1912 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3282   4.1458   0.9500  -0.0473   0.0751 &   4.2663 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2176   0.9500            1.0751 &   5.3414 f
  mprj/buf_i[35] (net)                                   2   0.0102 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0286   0.2176   0.9500  -0.0026  -0.0026 &   5.3388 f
  data arrival time                                                                                                  5.3388

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2041   1.0500   0.0000   0.2006 &   5.8862 r
  clock reconvergence pessimism                                                                           0.0000     5.8862
  clock uncertainty                                                                                       0.1000     5.9862
  library hold time                                                                     1.0000            0.4393     6.4255
  data required time                                                                                                 6.4255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4255
  data arrival time                                                                                                 -5.3388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2803 
  total derate : arrival time                                                                             0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3459 

  slack (with derating applied) (VIOLATED)                                                               -1.0867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7408 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            5.2635                     2.7718 &   4.7718 f
  wbs_dat_i[4] (net)                                     2   0.3113 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7718 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6681   5.2817   0.9500  -0.9006  -0.7680 &   4.0038 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2814   0.9500            1.2901 &   5.2939 f
  mprj/buf_i[4] (net)                                    2   0.0280 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2814   0.9500   0.0000   0.0005 &   5.2944 f
  data arrival time                                                                                                  5.2944

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1760   1.0500   0.0000   0.1528 &   5.8384 r
  clock reconvergence pessimism                                                                           0.0000     5.8384
  clock uncertainty                                                                                       0.1000     5.9384
  library hold time                                                                     1.0000            0.4230     6.3614
  data required time                                                                                                 6.3614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3614
  data arrival time                                                                                                 -5.2944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2780 
  total derate : arrival time                                                                             0.1223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4003 

  slack (with derating applied) (VIOLATED)                                                               -1.0670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6667 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                5.8390                     3.1549 &   5.1549 f
  wbs_we_i (net)                                         2   0.3465 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.1549 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8076   5.8468   0.9500  -1.1503  -1.0633 &   4.0917 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2791   0.9500            1.3558 &   5.4475 f
  mprj/buf_i[234] (net)                                  2   0.0215 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1778   0.2791   0.9500  -0.0343  -0.0357 &   5.4118 f
  data arrival time                                                                                                  5.4118

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2353   1.0500   0.0000   0.2693 &   5.9548 r
  clock reconvergence pessimism                                                                           0.0000     5.9548
  clock uncertainty                                                                                       0.1000     6.0548
  library hold time                                                                     1.0000            0.4237     6.4785
  data required time                                                                                                 6.4785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4785
  data arrival time                                                                                                 -5.4118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0667

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2836 
  total derate : arrival time                                                                             0.1382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4218 

  slack (with derating applied) (VIOLATED)                                                               -1.0667 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6450 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            4.2021                     2.2247 &   4.2247 f
  wbs_dat_i[0] (net)                                     2   0.2483 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2247 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   4.2131   0.9500   0.0000   0.1297 &   4.3544 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2376   0.9500            1.1044 &   5.4588 f
  mprj/buf_i[0] (net)                                    2   0.0176 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2376   0.9500   0.0000   0.0002 &   5.4590 f
  data arrival time                                                                                                  5.4590

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2412   1.0500   0.0000   0.2821 &   5.9677 r
  clock reconvergence pessimism                                                                           0.0000     5.9677
  clock uncertainty                                                                                       0.1000     6.0677
  library hold time                                                                     1.0000            0.4364     6.5041
  data required time                                                                                                 6.5041
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5041
  data arrival time                                                                                                 -5.4590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2842 
  total derate : arrival time                                                                             0.0650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3491 

  slack (with derating applied) (VIOLATED)                                                               -1.0451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6959 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               4.2616                     2.2546 &   4.2546 f
  wbs_stb_i (net)                                        2   0.2518 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2546 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2658   4.2732   0.9500  -0.0218   0.1096 &   4.3642 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2466   0.9500            1.1218 &   5.4860 f
  mprj/buf_i[235] (net)                                  2   0.0215 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1072   0.2466   0.9500  -0.0103  -0.0105 &   5.4755 f
  data arrival time                                                                                                  5.4755

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2335   1.0500   0.0000   0.2653 &   5.9509 r
  clock reconvergence pessimism                                                                           0.0000     5.9509
  clock uncertainty                                                                                       0.1000     6.0509
  library hold time                                                                     1.0000            0.4337     6.4845
  data required time                                                                                                 6.4845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4845
  data arrival time                                                                                                 -5.4755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2834 
  total derate : arrival time                                                                             0.0676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3510 

  slack (with derating applied) (VIOLATED)                                                               -1.0090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6580 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           4.1076                     2.1750 &   4.1750 f
  wbs_dat_i[11] (net)                                    2   0.2427 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1750 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3842   4.1182   0.9500  -0.1020   0.0163 &   4.1912 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2167   0.9500            1.0705 &   5.2618 f
  mprj/buf_i[11] (net)                                   2   0.0101 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2167   0.9500   0.0000   0.0001 &   5.2619 f
  data arrival time                                                                                                  5.2619

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.0926   1.0500   0.0000   0.0158 &   5.7014 r
  clock reconvergence pessimism                                                                           0.0000     5.7014
  clock uncertainty                                                                                       0.1000     5.8014
  library hold time                                                                     1.0000            0.4394     6.2408
  data required time                                                                                                 6.2408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2408
  data arrival time                                                                                                 -5.2619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2715 
  total derate : arrival time                                                                             0.0679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3394 

  slack (with derating applied) (VIOLATED)                                                               -0.9790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6395 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               5.9745                     3.1075 &   5.1075 f
  io_in[36] (net)                                        2   0.3524 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1075 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.0045   0.9500   0.0000   0.2638 &   5.3713 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3691   0.9500            1.4677 &   6.8390 f
  mprj/buf_i[228] (net)                                  2   0.0606 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0298   0.3695   0.9500  -0.0024   0.0034 &   6.8424 f
  data arrival time                                                                                                  6.8424

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2903 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0056   0.2366   1.0500   0.0022   0.1281 &   0.1281 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.0819   1.0500            5.5575 &   5.6856 r
  mprj/clk (net)                                       826   2.8963 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.5391   1.0500   0.0000   1.6187 &   7.3043 r
  clock reconvergence pessimism                                                                           0.0000     7.3043
  clock uncertainty                                                                                       0.1000     7.4043
  library hold time                                                                     1.0000            0.3959     7.8002
  data required time                                                                                                 7.8002
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8002
  data arrival time                                                                                                 -6.8424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3478 
  total derate : arrival time                                                                             0.0916 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4394 

  slack (with derating applied) (VIOLATED)                                                               -0.9578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5184 



1
