<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:department>Electrical, Electronic &amp; Computer Eng</gtr:department><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/8E9B7559-E005-4EBF-82FF-C319E0891F41"><gtr:id>8E9B7559-E005-4EBF-82FF-C319E0891F41</gtr:id><gtr:firstName>Alexandre</gtr:firstName><gtr:surname>Yakovlev</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FG005273%2F1"><gtr:id>F9BB60D6-8019-4C72-BF08-B2C8E933F682</gtr:id><gtr:title>Side-channel Resistant Cryptographic IP for Smartcards</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/G005273/1</gtr:grantReference><gtr:abstractText>Cryptographic IP cores are widely used in smartcards; however, regardless of the mathematical security of a cryptographic algorithm, a hardware implementation of the cryptographic algorithm can leak sensitive information correlated to the secret key(s) being used through side-channels. Next generation standards make it mandatory to protect against such attacks. The project seeks to gain further data to underpin the technical understanding of a technology developed through formal security validation. In turn to allow more detailed assessment of economic feasibility that can be scrutinised by industrial partners and regulatory authorities alike.</gtr:abstractText><gtr:fund><gtr:end>2009-11-30</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2008-09-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>120644</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>There have been attempts to commercialise methods for designing crypto-resistance in Galois Encoded Logic on demand.</gtr:description><gtr:firstYearOfImpact>2009</gtr:firstYearOfImpact><gtr:id>B3FFEEC7-010B-40DB-8BD6-9629C2D748B9</gtr:id><gtr:impactTypes/><gtr:outcomeId>54555c42bd1ab0.59188654</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The chip designs implemented two co-processors with a AMBA-APB interface, a AES-128 encrypter (SCRIPT1) and 64-bit Floating Point Unit (SCRIPT2), and proved to be working correctly. They implemented the research conducted and by products of SCRIPT in collaboration with Renesas Labs, Japan.
The chips were a proof-of-concept silicon to support two new patent disclosures to Newcastle's Business Development Directorate Unit.</gtr:description><gtr:exploitationPathways>The results of the chip and work based on secure HDL 
driven design inspired work on building synthesisable clock generators for Provable Unclonable Functions and on-demand clocking.</gtr:exploitationPathways><gtr:id>AED52A53-28F3-4CF3-A20E-2BFD0674A937</gtr:id><gtr:outcomeId>545553c37b1230.62223606</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>053CCD88-9BED-45D3-9CDE-5B4EE9E222AD</gtr:id><gtr:title>Self-Timed Physically Unclonable Functions</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/dfd786f55172b9bb9f31fc5f0625c34e"><gtr:id>dfd786f55172b9bb9f31fc5f0625c34e</gtr:id><gtr:otherNames>Murphy J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2012-01-01</gtr:date><gtr:isbn>978-1-4673-0228-9</gtr:isbn><gtr:outcomeId>5457cf8f1f1659.77461668</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>4F3425CE-DD33-437A-BAF4-46270FB59A17</gtr:id><gtr:title>Power balanced circuits for leakage-power-attacks resilient design</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/8e0db925c70527a5631aa33499711e45"><gtr:id>8e0db925c70527a5631aa33499711e45</gtr:id><gtr:otherNames>Halak B</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:outcomeId>5898d1620059f9.86230294</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/G005273/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>2770EFE0-D127-47F1-9FC0-AABDCE301DD3</gtr:id><gtr:percentage>50</gtr:percentage><gtr:text>VLSI Design</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>