Simulation model for a VGA Monitor with 640x480 pixels resolution @ 60 Hz frame rate 
====================================================================================
Author: Peter Roessler
Affiliation: University of Applied Sciences Technikum Wien, Department of Embedded Systems
WWW: http://embsys.technikum-wien.at
Date: 2015-02-28

Content of this ZIP File:

* vga_monitor_.vhd: VHDL Entity of the Simulation  Model

* vga_monitor_sim.vhd: VHDL Architecture of the Simulation  Model

For details about the simulation model see header of "vga_monitor_.vhd" as well as
the slides "Advanced Verification - VGA Monitor Simulation Model.pdf" which can be
found on the CIS website of this lecture. 

---
