{ Validation }
Title 		= "[14_R7R8_Fading]R7_F06: HSSCCH Less Mode Test"
ModuleID 	= MOD_DUMMYURR
MsgID 		= MSG_ID_UDPS_R7_F06			

/******************************************************************************
* Data Structure accomnying the above primitive
typedef struct
{
   kal_uint8           ref_count;
   kal_uint16         msg_len;
   
   kal_uint16         uarfcn_bts1;
   kal_uint16         psc_bts1; 
   kal_int8             max_tx_power;
   kal_int8               cpich_tx_power; //RACH use 
   kal_bool             sttd_ind;       //RACH use
   udps_RMC_type_struct udps_RMC_type;
   kal_uint32          ul_sc;           
   kal_uint16          DOFF_bts1;            
   kal_uint8            Tdpch_rl1;        
   kal_uint16          OVSFdpch_rl1;
  // kal_uint8 r7_hsdpa_07_par_idx;
    kal_uint8           rxd_mode;  
} udps_r7_f06_struct;     
*
*******************************************************************************/


{Parameters}
/******************************************************************************
* 1. The following is the constrained range for the input of this value.
* 2. Some combination of the following bit-fields may be suported
* 3. The parameter range can be changed to support combinations of different bands
*******************************************************************************/

/* [Variable Name] "corresponding label showen on GUI" */

[uarfcn_bts1] "UARFCN of Serving Cell"
10562~10838
@10600

[psc_bts1] "PSC of Serving Cell"
0~511
@10



/******************************************
* For RACH 
******************************************/
[max_tx_power] "Maximum allowed UL TX power [dBm]"
-50~33
@24

[cpich_tx_power] "CPICH TX power [dBm]"
-10~50
@0

[sttd_ind] "Use STTD or not"
@KAL_FALSE

/******************************************
* For DCH 
******************************************/
[udps_RMC_type] "Choose One of the FOUR standard RMC"
@RMC_12_2


[ul_sc] "(DCH) UL Scrambling code Num."
0~16777215
@13

[DOFF_bts1] "(DCH) Default DPCH Offset [x512 chips]"
0~599
@4

[Tdpch_rl1] "(DCH) Timing offset between 1st DPCH and CPICH [x256 chips]"
0~149
@8

[OVSFdpch_rl1] "(DCH) OVSF code of DL DCH: 0~SF-1"
0~511
@7



/******************************************
* For HSDPA 
******************************************/
[rxd_mode] "rxd mode 0~1"
0~1
@0