<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a100t_0" gui_info="dashboard1=hw_ila_1[xc7a100t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a100t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a100t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7a100t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a100t_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a100t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/$_project_name__wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/$_project_name__wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/$_project_name__wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="OR"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/ITCMEN" gui_info="Trigger Setup=3"/>
    <Object name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[31:0]" gui_info="Trigger Setup=1"/>
    <Object name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[31:0]" gui_info="Trigger Setup=2"/>
    <Object name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[12:0]" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/ITCMEN"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[31]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[30]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[29]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[28]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[27]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[26]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[25]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[24]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[23]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[22]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[21]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[20]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[19]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[18]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[17]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[16]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[15]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[14]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[13]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[12]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[11]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[10]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[9]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[8]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[7]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[6]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[5]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[4]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[3]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[2]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[1]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/dinA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[31]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[30]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[29]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[28]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[27]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[26]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[25]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[24]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[23]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[22]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[21]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[20]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[19]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[18]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[17]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[16]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[15]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[14]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[13]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[12]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[11]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[10]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[9]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[8]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[7]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[6]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[5]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[4]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[3]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[2]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[1]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/doutA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq13&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq13&apos;bX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[12:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq13&apos;bX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[12]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[11]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[10]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[9]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[8]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[7]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[6]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[5]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[4]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[3]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[2]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[1]"/>
        <net name="m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1_0[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
