onerror {resume}
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { ( ~(bool)(wb_freeze ) )} dbgTemp1030
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { ((bool)dbgTemp1030  ? ex_insn[31:0] : wb_insn[31:0])} dbgTemp699_wb_insn_3
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { &{((id_insn[31:26]  ==  6'b000110) ?  4'b0001 : ((id_insn[31:26]  ==  6'b100111) ?  4'b0000 : ((id_insn[31:26]  ==  6'b101000) ?  4'b0001 : ((id_insn[31:26]  ==  6'b101001) ?  4'b0011 : ((id_insn[31:26]  ==  6'b101010) ?  4'b0100 : ((id_insn[31:26]  ==  6'b101011) ?  4'b0101 : ((id_insn[31:26]  ==  6'b101100) ?  4'b0110 : ((id_insn[31:26]  ==  6'b101110) ?  4'b1000 : ((id_insn[31:26]  ==  6'b101111) ?  4'b0000 : ((id_insn[31:26]  ==  6'b111000) ? id_insn[3:0] : ((id_insn[31:26]  ==  6'b111001) ?  4'b0000 :  4'b0100))))))))))) , ((id_insn[31:26]  ==  6'b000110) ?  1'b1 : ((id_insn[31:26]  ==  6'b100111) ?  1'b0 : ((id_insn[31:26]  ==  6'b101000) ?  1'b0 : ((id_insn[31:26]  ==  6'b101001) ?  1'b0 : ((id_insn[31:26]  ==  6'b101010) ?  1'b0 : ((id_insn[31:26]  ==  6'b101011) ?  1'b0 : ((id_insn[31:26]  ==  6'b101100) ?  1'b0 : ((id_insn[31:26]  ==  6'b101110) ?  1'b0 : ((id_insn[31:26]  ==  6'b101111) ?  1'b1 : ((id_insn[31:26]  ==  6'b111000) ?  1'b0 : ((id_insn[31:26]  ==  6'b111001) ?  1'b1 :  1'b0)))))))))))}} dbgTemp705_alu_op_3
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { ( ~(bool)(ex_freeze ) )} dbgTemp1035
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { &{((bool)dbgTemp1035  ? dbgTemp705_alu_op_3[3:0] : alu_op[3:0]) , ((bool)dbgTemp1035  ? dbgTemp705_alu_op_3[4] : alu_op[4])}} dbgTemp705_alu_op_4
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { ((( ~(ex_freeze ) ) and id_freeze ) or ex_flushpipe )} dbgTemp1036
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { &{((bool)dbgTemp1036  ?  4'b0100 : dbgTemp705_alu_op_4[3:0]) , ((bool)dbgTemp1036  ?  1'b0 : dbgTemp705_alu_op_4[4])}} dbgTemp705_alu_op_5
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { ( ~(bool)(id_freeze ) )} dbgTemp1027
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { ((bool)dbgTemp1027  ? if_insn[31:0] : id_insn[31:0])} dbgTemp695_id_insn_3
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl { (id_flushpipe  ?  32'b00010100010000010000000000000000 : dbgTemp695_id_insn_3)} dbgTemp695_id_insn_4
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_if -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_if { (icpu_ack_i  ? icpu_dat_i[31:0] :  32'b00010100011000010000000000000000)} dbgTemp674_if_insn_1
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_if -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_if { (saved  ? insn_saved[31:0] : dbgTemp674_if_insn_1)} dbgTemp674_if_insn_2
quietly virtual function -install /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_if -env /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_if { ((no_more_dslot  or rfe ) or if_bypass )} dbgTemp1007
quietly WaveActivateNextPane {} 0
add wave -noupdate /orpsoc_testbench/clk
add wave -noupdate /orpsoc_testbench/rst_n
add wave -noupdate -radix hexadecimal /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/wb_insn
add wave -noupdate -radix hexadecimal /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_genpc/pc
add wave -noupdate -radix hexadecimal /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_genpc/pcreg
add wave -noupdate -radix hexadecimal /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_genpc/pcreg_boot
add wave -noupdate -expand -group insn -radix hexadecimal /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/if_insn
add wave -noupdate -expand -group insn -radix hexadecimal /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/id_insn
add wave -noupdate -expand -group insn -radix hexadecimal -childformat {{{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[31]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[30]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[29]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[28]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[27]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[26]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[25]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[24]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[23]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[22]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[21]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[20]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[19]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[18]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[17]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[16]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[15]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[14]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[13]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[12]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[11]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[10]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[9]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[8]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[7]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[6]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[5]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[4]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[3]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[2]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[1]} -radix hexadecimal} {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[0]} -radix hexadecimal}} -subitemconfig {{/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[31]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[30]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[29]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[28]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[27]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[26]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[25]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[24]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[23]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[22]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[21]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[20]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[19]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[18]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[17]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[16]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[15]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[14]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[13]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[12]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[11]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[10]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[9]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[8]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[7]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[6]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[5]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[4]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[3]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[2]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[1]} {-radix hexadecimal} {/orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn[0]} {-radix hexadecimal}} /orpsoc_testbench/dut/or1200_top0/or1200_cpu/or1200_ctrl/ex_insn
add wave -noupdate /orpsoc_testbench/dut/wbm_i_or12_ack_i
add wave -noupdate -radix hexadecimal /orpsoc_testbench/dut/wbm_i_or12_adr_o
add wave -noupdate /orpsoc_testbench/dut/wbm_i_or12_cyc_o
add wave -noupdate -radix hexadecimal /orpsoc_testbench/dut/wbm_i_or12_dat_i
add wave -noupdate -radix hexadecimal /orpsoc_testbench/dut/wbm_i_or12_dat_o
add wave -noupdate /orpsoc_testbench/dut/wbm_i_or12_err_i
add wave -noupdate /orpsoc_testbench/dut/wbm_i_or12_rty_i
add wave -noupdate /orpsoc_testbench/dut/wbm_i_or12_sel_o
add wave -noupdate /orpsoc_testbench/dut/wbm_i_or12_stb_o
add wave -noupdate /orpsoc_testbench/dut/wbm_i_or12_we_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {5450000 ps} 0} {Trace {1523588 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 156
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {1427638 ps} {2145582 ps}
