

================================================================
== Vitis HLS Report for 'metaLoader'
================================================================
* Date:           Tue Jul 19 06:14:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.793 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1549|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     731|    -|
|Register         |        -|     -|    1676|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1676|    2280|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln213_184_fu_1198_p2          |         +|   0|  0|   39|          32|           2|
    |add_ln213_fu_1407_p2              |         +|   0|  0|   39|          32|           1|
    |add_ln691_160_fu_1067_p2          |         +|   0|  0|    9|           2|           1|
    |add_ln691_fu_1186_p2              |         +|   0|  0|   39|          32|           1|
    |tmp_not_ackd_V_1_fu_1729_p2       |         +|   0|  0|   39|          32|          32|
    |tmp_not_ackd_V_2_fu_1210_p2       |         +|   0|  0|   39|          32|           2|
    |txSar_ackd_V_5_fu_1047_p2         |         +|   0|  0|   39|          32|          11|
    |txSar_not_ackd_V_fu_1240_p2       |         +|   0|  0|   39|          32|           2|
    |txSar_usedLength_V_3_fu_1054_p2   |         +|   0|  0|   25|          18|          12|
    |and_ln365_fu_1264_p2              |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_condition_1025                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_1031                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_111                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_1112                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_1113                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_1153                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_140                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_152                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_2027                 |       and|   0|  0|    2|           1|           1|
    |ap_condition_408                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_619                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_85                   |       and|   0|  0|    2|           1|           1|
    |ap_condition_971                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_98                   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op13_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op194_write_state2   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op291_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op298_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op300_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op304_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op308_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op312_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op318_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op324_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op352_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op372_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op415_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op420_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op421_write_state3   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op43_read_state1     |       and|   0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_324_p3           |       and|   0|  0|    2|           1|           0|
    |grp_nbreadreq_fu_338_p3           |       and|   0|  0|    2|           1|           0|
    |tmp_i_nbreadreq_fu_310_p3         |       and|   0|  0|  113|           1|           0|
    |grp_fu_648_p2                     |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln870_77_fu_1061_p2          |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln870_fu_1025_p2             |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln874_7_fu_1151_p2           |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln874_8_fu_1484_p2           |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln874_9_fu_1293_p2           |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln874_fu_717_p2              |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln886_5_fu_1031_p2           |      icmp|   0|  0|   13|          18|          11|
    |icmp_ln886_fu_1269_p2             |      icmp|   0|  0|   13|          18|          13|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |ap_condition_1014                 |        or|   0|  0|    2|           1|           1|
    |ap_condition_1092                 |        or|   0|  0|    2|           1|           1|
    |ap_condition_1102                 |        or|   0|  0|    2|           1|           1|
    |ap_condition_1142                 |        or|   0|  0|    2|           1|           1|
    |ap_condition_126                  |        or|   0|  0|    2|           1|           1|
    |ap_condition_440                  |        or|   0|  0|    2|           1|           1|
    |ap_condition_972                  |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op293_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op338_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op340_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op385_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op394_write_state3   |        or|   0|  0|    2|           1|           1|
    |ap_predicate_op400_write_state3   |        or|   0|  0|    2|           1|           1|
    |or_ln174_53_fu_1523_p2            |        or|   0|  0|  100|         100|          80|
    |or_ln174_54_fu_1768_p2            |        or|   0|  0|  160|         160|         113|
    |or_ln174_55_fu_1444_p2            |        or|   0|  0|  160|         160|         137|
    |or_ln174_56_fu_1667_p2            |        or|   0|  0|   94|          94|          57|
    |or_ln174_57_fu_1706_p2            |        or|   0|  0|  160|         160|         113|
    |or_ln174_fu_1624_p2               |        or|   0|  0|  160|         160|         113|
    |select_ln174_fu_1503_p3           |    select|   0|  0|   17|           1|          17|
    |select_ln561_fu_1489_p3           |    select|   0|  0|    4|           1|           4|
    |slowstart_threshold_fu_1285_p3    |    select|   0|  0|   17|           1|          17|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln213_1_fu_1222_p2            |       xor|   0|  0|   32|          32|          32|
    |xor_ln213_fu_1252_p2              |       xor|   0|  0|   32|          32|          32|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1549|        1275|         861|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                                                                                                               Name                                                                                                                                               | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                                                                                                                                                                                                                                                                           |   9|          2|    1|          2|
    |ap_phi_mux_txSar_ackd_V_6_phi_fu_520_p6                                                                                                                                                                                                                                                           |  14|          3|   32|         96|
    |ap_phi_mux_txSar_ackd_V_7_phi_fu_446_p4                                                                                                                                                                                                                                                           |  14|          3|   32|         96|
    |ap_phi_mux_txSar_app_V_2_phi_fu_474_p4                                                                                                                                                                                                                                                            |  14|          3|   18|         54|
    |ap_phi_mux_txSar_finReady_2_phi_fu_493_p4                                                                                                                                                                                                                                                         |  14|          3|    1|          3|
    |ap_phi_mux_txSar_finSent_2_phi_fu_502_p4                                                                                                                                                                                                                                                          |  14|          3|    1|          3|
    |ap_phi_mux_txSar_not_ackd_V_5_phi_fu_456_p4                                                                                                                                                                                                                                                       |  14|          3|   32|         96|
    |ap_phi_mux_txSar_usableWindow_V_2_phi_fu_465_p4                                                                                                                                                                                                                                                   |  14|          3|   18|         54|
    |ap_phi_mux_txSar_usedLength_V_4_phi_fu_533_p6                                                                                                                                                                                                                                                     |  14|          3|   18|         54|
    |ap_phi_mux_txSar_usedLength_V_5_phi_fu_483_p4                                                                                                                                                                                                                                                     |  14|          3|   18|         54|
    |ap_phi_mux_txSar_win_shift_V_2_phi_fu_511_p4                                                                                                                                                                                                                                                      |  14|          3|    4|         12|
    |ap_phi_reg_pp0_iter1_len_V_reg_606                                                                                                                                                                                                                                                                |  14|          3|   11|         33|
    |ap_phi_reg_pp0_iter1_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_1_reg_630  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_reg_639    |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_phi_ln365_reg_593                                                                                                                                                                                                                                                            |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_rxSar_recvd_V_loc_0_i_reg_573                                                                                                                                                                                                                                                |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_rxSar_recvd_V_loc_1_i_reg_543                                                                                                                                                                                                                                                |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_rxSar_windowSize_V_loc_0_i_reg_583                                                                                                                                                                                                                                           |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_rxSar_windowSize_V_loc_1_i_reg_553                                                                                                                                                                                                                                           |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_txSar_not_ackd_V_8_reg_563                                                                                                                                                                                                                                                   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_1_reg_630  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_2_reg_620  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_reg_639    |   9|          2|   32|         64|
    |eventEng2txEng_event_blk_n                                                                                                                                                                                                                                                                        |   9|          2|    1|          2|
    |meta_win_shift_V                                                                                                                                                                                                                                                                                  |   9|          2|    4|          8|
    |ml_curEvent_type                                                                                                                                                                                                                                                                                  |   9|          2|   32|         64|
    |ml_randomValue_V                                                                                                                                                                                                                                                                                  |  14|          3|   32|         96|
    |ml_segmentCount_V                                                                                                                                                                                                                                                                                 |   9|          2|    2|          4|
    |rxSar2txEng_rsp_blk_n                                                                                                                                                                                                                                                                             |   9|          2|    1|          2|
    |rxSar_recvd_V                                                                                                                                                                                                                                                                                     |  26|          5|   32|        160|
    |txEng2rxSar_req_blk_n                                                                                                                                                                                                                                                                             |   9|          2|    1|          2|
    |txEng2sLookup_rev_req_blk_n                                                                                                                                                                                                                                                                       |   9|          2|    1|          2|
    |txEng2timer_setProbeTimer_blk_n                                                                                                                                                                                                                                                                   |   9|          2|    1|          2|
    |txEng2timer_setRetransmitTimer_blk_n                                                                                                                                                                                                                                                              |   9|          2|    1|          2|
    |txEng2timer_setRetransmitTimer_din                                                                                                                                                                                                                                                                |  31|          6|   64|        384|
    |txEng2txSar_upd_req_blk_n                                                                                                                                                                                                                                                                         |   9|          2|    1|          2|
    |txEng2txSar_upd_req_din                                                                                                                                                                                                                                                                           |  65|         13|  128|       1664|
    |txEngFifoReadCount_blk_n                                                                                                                                                                                                                                                                          |   9|          2|    1|          2|
    |txEng_ipMetaFifo_blk_n                                                                                                                                                                                                                                                                            |   9|          2|    1|          2|
    |txEng_ipMetaFifo_din                                                                                                                                                                                                                                                                              |  31|          6|   16|         96|
    |txEng_isDDRbypass_blk_n                                                                                                                                                                                                                                                                           |   9|          2|    1|          2|
    |txEng_isDDRbypass_din                                                                                                                                                                                                                                                                             |  14|          3|    1|          3|
    |txEng_isLookUpFifo_blk_n                                                                                                                                                                                                                                                                          |   9|          2|    1|          2|
    |txEng_isLookUpFifo_din                                                                                                                                                                                                                                                                            |  14|          3|    1|          3|
    |txEng_tcpMetaFifo_blk_n                                                                                                                                                                                                                                                                           |   9|          2|    1|          2|
    |txEng_tcpMetaFifo_din                                                                                                                                                                                                                                                                             |  49|          9|  160|       1440|
    |txEng_tupleShortCutFifo_blk_n                                                                                                                                                                                                                                                                     |   9|          2|    1|          2|
    |txMetaloader2memAccessBreakdown_blk_n                                                                                                                                                                                                                                                             |   9|          2|    1|          2|
    |txSar2txEng_upd_rsp_blk_n                                                                                                                                                                                                                                                                         |   9|          2|    1|          2|
    |txSar_ackd_V_7_reg_443                                                                                                                                                                                                                                                                            |  14|          3|   32|         96|
    |txSar_usedLength_V_5_reg_480                                                                                                                                                                                                                                                                      |  14|          3|   18|         54|
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                                                                                                                                                                                                             | 731|        154| 1012|       5398|
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                                                                                                               Name                                                                                                                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln365_reg_2025                                                                                                                                                                                                                                                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                                                                                                                                                                                                                         |   1|   0|    1|          0|
    |ap_done_reg                                                                                                                                                                                                                                                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                                                                                                                                                                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                                                                                                                                                                                                                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_len_V_reg_606                                                                                                                                                                                                                                                                |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter1_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_1_reg_630  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_2_reg_620  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_reg_639    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln365_reg_593                                                                                                                                                                                                                                                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_rxSar_recvd_V_loc_0_i_reg_573                                                                                                                                                                                                                                                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_rxSar_recvd_V_loc_1_i_reg_543                                                                                                                                                                                                                                                |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_rxSar_windowSize_V_loc_0_i_reg_583                                                                                                                                                                                                                                           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_rxSar_windowSize_V_loc_1_i_reg_553                                                                                                                                                                                                                                           |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_txSar_not_ackd_V_8_reg_563                                                                                                                                                                                                                                                   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_1_reg_630  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_2_reg_620  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_ZZ10metaLoaderRN3hls6streamI13extendedEventLi0EEERNS0_I10rxSarReplyLi0EEERNS0_I12txTxSarReplyLi0EEERNS0_I7ap_uintILi16EELi0EEERNS0_I12txTxSarQueryLi0EEERNS0_I20txRetransmitTimerSetLi0EEESD_SD_RNS0_I14tx_engine_metaLi0EEERNS0_I5mmCmdLi0EEESD_RNS0_IbLi0EEES_reg_639    |  32|   0|   32|          0|
    |icmp_ln870_reg_1966                                                                                                                                                                                                                                                                               |   1|   0|    1|          0|
    |icmp_ln874_5_reg_1859                                                                                                                                                                                                                                                                             |   1|   0|    1|          0|
    |icmp_ln874_5_reg_1859_pp0_iter1_reg                                                                                                                                                                                                                                                               |   1|   0|    1|          0|
    |icmp_ln874_6_reg_1855                                                                                                                                                                                                                                                                             |   1|   0|    1|          0|
    |icmp_ln874_6_reg_1855_pp0_iter1_reg                                                                                                                                                                                                                                                               |   1|   0|    1|          0|
    |icmp_ln874_7_reg_2000                                                                                                                                                                                                                                                                             |   1|   0|    1|          0|
    |icmp_ln874_7_reg_2000_pp0_iter1_reg                                                                                                                                                                                                                                                               |   1|   0|    1|          0|
    |icmp_ln874_9_reg_2034                                                                                                                                                                                                                                                                             |   1|   0|    1|          0|
    |icmp_ln874_reg_1805                                                                                                                                                                                                                                                                               |   1|   0|    1|          0|
    |icmp_ln874_reg_1805_pp0_iter1_reg                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |len_V_reg_606                                                                                                                                                                                                                                                                                     |  11|   0|   11|          0|
    |meta_win_shift_V                                                                                                                                                                                                                                                                                  |   4|   0|    4|          0|
    |ml_FsmState_V                                                                                                                                                                                                                                                                                     |   1|   0|    1|          0|
    |ml_FsmState_V_load_reg_1788                                                                                                                                                                                                                                                                       |   1|   0|    1|          0|
    |ml_FsmState_V_load_reg_1788_pp0_iter1_reg                                                                                                                                                                                                                                                         |   1|   0|    1|          0|
    |ml_curEvent_address_V                                                                                                                                                                                                                                                                             |  16|   0|   16|          0|
    |ml_curEvent_length_V                                                                                                                                                                                                                                                                              |  16|   0|   16|          0|
    |ml_curEvent_rt_count_V                                                                                                                                                                                                                                                                            |   3|   0|    3|          0|
    |ml_curEvent_sessionID_V                                                                                                                                                                                                                                                                           |  16|   0|   16|          0|
    |ml_curEvent_tuple_dstIp_V                                                                                                                                                                                                                                                                         |  32|   0|   32|          0|
    |ml_curEvent_tuple_dstPort_V                                                                                                                                                                                                                                                                       |  16|   0|   16|          0|
    |ml_curEvent_tuple_srcIp_V                                                                                                                                                                                                                                                                         |  32|   0|   32|          0|
    |ml_curEvent_tuple_srcPort_V                                                                                                                                                                                                                                                                       |  16|   0|   16|          0|
    |ml_curEvent_type                                                                                                                                                                                                                                                                                  |  32|   0|   32|          0|
    |ml_curEvent_type_load_reg_1863                                                                                                                                                                                                                                                                    |  32|   0|   32|          0|
    |ml_curEvent_type_load_reg_1863_pp0_iter1_reg                                                                                                                                                                                                                                                      |  32|   0|   32|          0|
    |ml_randomValue_V                                                                                                                                                                                                                                                                                  |  32|   0|   32|          0|
    |ml_randomValue_V_load_reg_2004                                                                                                                                                                                                                                                                    |  32|   0|   32|          0|
    |ml_sarLoaded                                                                                                                                                                                                                                                                                      |   1|   0|    1|          0|
    |ml_sarLoaded_load_reg_1801                                                                                                                                                                                                                                                                        |   1|   0|    1|          0|
    |ml_sarLoaded_load_reg_1801_pp0_iter1_reg                                                                                                                                                                                                                                                          |   1|   0|    1|          0|
    |ml_segmentCount_V                                                                                                                                                                                                                                                                                 |   2|   0|    2|          0|
    |p_s_reg_1817                                                                                                                                                                                                                                                                                      |  16|   0|   16|          0|
    |p_s_reg_1817_pp0_iter1_reg                                                                                                                                                                                                                                                                        |  16|   0|   16|          0|
    |reg_686                                                                                                                                                                                                                                                                                           |  32|   0|   32|          0|
    |reg_686_pp0_iter1_reg                                                                                                                                                                                                                                                                             |  32|   0|   32|          0|
    |reg_691                                                                                                                                                                                                                                                                                           |  16|   0|   16|          0|
    |reg_691_pp0_iter1_reg                                                                                                                                                                                                                                                                             |  16|   0|   16|          0|
    |resetEvent_length_V_reg_1792                                                                                                                                                                                                                                                                      |  16|   0|   16|          0|
    |resetEvent_length_V_reg_1792_pp0_iter1_reg                                                                                                                                                                                                                                                        |  16|   0|   16|          0|
    |rxSar_recvd_V                                                                                                                                                                                                                                                                                     |  32|   0|   32|          0|
    |rxSar_recvd_V_loc_0_i_reg_573                                                                                                                                                                                                                                                                     |  32|   0|   32|          0|
    |rxSar_recvd_V_loc_1_i_reg_543                                                                                                                                                                                                                                                                     |  32|   0|   32|          0|
    |rxSar_windowSize_V                                                                                                                                                                                                                                                                                |  16|   0|   16|          0|
    |rxSar_windowSize_V_loc_0_i_reg_583                                                                                                                                                                                                                                                                |  16|   0|   16|          0|
    |rxSar_windowSize_V_loc_1_i_reg_553                                                                                                                                                                                                                                                                |  16|   0|   16|          0|
    |slowstart_threshold_reg_2029                                                                                                                                                                                                                                                                      |  17|   0|   17|          0|
    |tmp_24_i_reg_1948                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_24_i_reg_1948_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_25_i_reg_1935                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_25_i_reg_1935_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_26_i_reg_1901                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_26_i_reg_1901_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_27_i_reg_1888                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_27_i_reg_1888_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_28_i_reg_1987                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_28_i_reg_1987_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_29_i_reg_1952                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_29_i_reg_1952_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_30_i_reg_1939                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_30_i_reg_1939_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_31_i_reg_1926                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_31_i_reg_1926_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_32_i_reg_1905                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_32_i_reg_1905_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_33_i_reg_1892                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_33_i_reg_1892_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_34_i_reg_1884                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |tmp_34_i_reg_1884_pp0_iter1_reg                                                                                                                                                                                                                                                                   |   1|   0|    1|          0|
    |tmp_i_277_reg_1983                                                                                                                                                                                                                                                                                |   1|   0|    1|          0|
    |tmp_i_277_reg_1983_pp0_iter1_reg                                                                                                                                                                                                                                                                  |   1|   0|    1|          0|
    |tmp_i_reg_1809                                                                                                                                                                                                                                                                                    |   1|   0|    1|          0|
    |tmp_i_reg_1809_pp0_iter1_reg                                                                                                                                                                                                                                                                      |   1|   0|    1|          0|
    |tmp_reg_1996                                                                                                                                                                                                                                                                                      |   1|   0|    1|          0|
    |tmp_reg_1996_pp0_iter1_reg                                                                                                                                                                                                                                                                        |   1|   0|    1|          0|
    |trunc_ln145_17_reg_1991                                                                                                                                                                                                                                                                           |  32|   0|   32|          0|
    |trunc_ln145_17_reg_1991_pp0_iter1_reg                                                                                                                                                                                                                                                             |  32|   0|   32|          0|
    |trunc_ln145_18_reg_1943                                                                                                                                                                                                                                                                           |  32|   0|   32|          0|
    |trunc_ln145_18_reg_1943_pp0_iter1_reg                                                                                                                                                                                                                                                             |  32|   0|   32|          0|
    |trunc_ln145_19_reg_1909                                                                                                                                                                                                                                                                           |  32|   0|   32|          0|
    |trunc_ln145_19_reg_1909_pp0_iter1_reg                                                                                                                                                                                                                                                             |  32|   0|   32|          0|
    |trunc_ln145_48_reg_1835                                                                                                                                                                                                                                                                           |  32|   0|   32|          0|
    |trunc_ln145_49_reg_1840                                                                                                                                                                                                                                                                           |  32|   0|   32|          0|
    |trunc_ln145_50_reg_1845                                                                                                                                                                                                                                                                           |  16|   0|   16|          0|
    |trunc_ln145_51_reg_1850                                                                                                                                                                                                                                                                           |  16|   0|   16|          0|
    |trunc_ln145_55_reg_1914                                                                                                                                                                                                                                                                           |   4|   0|    4|          0|
    |trunc_ln145_55_reg_1914_pp0_iter1_reg                                                                                                                                                                                                                                                             |   4|   0|    4|          0|
    |trunc_ln145_reg_1813                                                                                                                                                                                                                                                                              |  32|   0|   32|          0|
    |trunc_ln145_reg_1813_pp0_iter1_reg                                                                                                                                                                                                                                                                |  32|   0|   32|          0|
    |trunc_ln145_s_reg_1830                                                                                                                                                                                                                                                                            |  16|   0|   16|          0|
    |trunc_ln674_reg_1961                                                                                                                                                                                                                                                                              |  18|   0|   18|          0|
    |trunc_ln674_reg_1961_pp0_iter1_reg                                                                                                                                                                                                                                                                |  18|   0|   18|          0|
    |txSarReg_ackd_V                                                                                                                                                                                                                                                                                   |  32|   0|   32|          0|
    |txSarReg_app_V                                                                                                                                                                                                                                                                                    |  18|   0|   18|          0|
    |txSarReg_finReady                                                                                                                                                                                                                                                                                 |   1|   0|    1|          0|
    |txSarReg_finSent                                                                                                                                                                                                                                                                                  |   1|   0|    1|          0|
    |txSarReg_not_ackd_V                                                                                                                                                                                                                                                                               |  32|   0|   32|          0|
    |txSarReg_usableWindow_V                                                                                                                                                                                                                                                                           |  18|   0|   18|          0|
    |txSarReg_usedLength_V                                                                                                                                                                                                                                                                             |  18|   0|   18|          0|
    |txSarReg_win_shift_V                                                                                                                                                                                                                                                                              |   4|   0|    4|          0|
    |txSar_ackd_V_7_reg_443                                                                                                                                                                                                                                                                            |  32|   0|   32|          0|
    |txSar_ackd_V_7_reg_443_pp0_iter1_reg                                                                                                                                                                                                                                                              |  32|   0|   32|          0|
    |txSar_not_ackd_V_8_reg_563                                                                                                                                                                                                                                                                        |  32|   0|   32|          0|
    |txSar_usedLength_V_5_reg_480                                                                                                                                                                                                                                                                      |  18|   0|   18|          0|
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                                                                                                                                                                                                             |1676|   0| 1676|          0|
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|                       metaLoader|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|                       metaLoader|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|                       metaLoader|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|                       metaLoader|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|                       metaLoader|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|                       metaLoader|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|                       metaLoader|  return value|
|eventEng2txEng_event_dout               |   in|  224|     ap_fifo|             eventEng2txEng_event|       pointer|
|eventEng2txEng_event_empty_n            |   in|    1|     ap_fifo|             eventEng2txEng_event|       pointer|
|eventEng2txEng_event_read               |  out|    1|     ap_fifo|             eventEng2txEng_event|       pointer|
|txSar2txEng_upd_rsp_dout                |   in|  192|     ap_fifo|              txSar2txEng_upd_rsp|       pointer|
|txSar2txEng_upd_rsp_empty_n             |   in|    1|     ap_fifo|              txSar2txEng_upd_rsp|       pointer|
|txSar2txEng_upd_rsp_read                |  out|    1|     ap_fifo|              txSar2txEng_upd_rsp|       pointer|
|rxSar2txEng_rsp_dout                    |   in|   96|     ap_fifo|                  rxSar2txEng_rsp|       pointer|
|rxSar2txEng_rsp_empty_n                 |   in|    1|     ap_fifo|                  rxSar2txEng_rsp|       pointer|
|rxSar2txEng_rsp_read                    |  out|    1|     ap_fifo|                  rxSar2txEng_rsp|       pointer|
|txEngFifoReadCount_din                  |  out|    1|     ap_fifo|               txEngFifoReadCount|       pointer|
|txEngFifoReadCount_full_n               |   in|    1|     ap_fifo|               txEngFifoReadCount|       pointer|
|txEngFifoReadCount_write                |  out|    1|     ap_fifo|               txEngFifoReadCount|       pointer|
|txEng2txSar_upd_req_din                 |  out|  128|     ap_fifo|              txEng2txSar_upd_req|       pointer|
|txEng2txSar_upd_req_full_n              |   in|    1|     ap_fifo|              txEng2txSar_upd_req|       pointer|
|txEng2txSar_upd_req_write               |  out|    1|     ap_fifo|              txEng2txSar_upd_req|       pointer|
|txEng2rxSar_req_din                     |  out|   16|     ap_fifo|                  txEng2rxSar_req|       pointer|
|txEng2rxSar_req_full_n                  |   in|    1|     ap_fifo|                  txEng2rxSar_req|       pointer|
|txEng2rxSar_req_write                   |  out|    1|     ap_fifo|                  txEng2rxSar_req|       pointer|
|txEng_ipMetaFifo_din                    |  out|   16|     ap_fifo|                 txEng_ipMetaFifo|       pointer|
|txEng_ipMetaFifo_full_n                 |   in|    1|     ap_fifo|                 txEng_ipMetaFifo|       pointer|
|txEng_ipMetaFifo_write                  |  out|    1|     ap_fifo|                 txEng_ipMetaFifo|       pointer|
|txEng_isLookUpFifo_din                  |  out|    1|     ap_fifo|               txEng_isLookUpFifo|       pointer|
|txEng_isLookUpFifo_full_n               |   in|    1|     ap_fifo|               txEng_isLookUpFifo|       pointer|
|txEng_isLookUpFifo_write                |  out|    1|     ap_fifo|               txEng_isLookUpFifo|       pointer|
|txEng2sLookup_rev_req_din               |  out|   16|     ap_fifo|            txEng2sLookup_rev_req|       pointer|
|txEng2sLookup_rev_req_full_n            |   in|    1|     ap_fifo|            txEng2sLookup_rev_req|       pointer|
|txEng2sLookup_rev_req_write             |  out|    1|     ap_fifo|            txEng2sLookup_rev_req|       pointer|
|txEng_tcpMetaFifo_din                   |  out|  160|     ap_fifo|                txEng_tcpMetaFifo|       pointer|
|txEng_tcpMetaFifo_full_n                |   in|    1|     ap_fifo|                txEng_tcpMetaFifo|       pointer|
|txEng_tcpMetaFifo_write                 |  out|    1|     ap_fifo|                txEng_tcpMetaFifo|       pointer|
|txEng_tupleShortCutFifo_din             |  out|   96|     ap_fifo|          txEng_tupleShortCutFifo|       pointer|
|txEng_tupleShortCutFifo_full_n          |   in|    1|     ap_fifo|          txEng_tupleShortCutFifo|       pointer|
|txEng_tupleShortCutFifo_write           |  out|    1|     ap_fifo|          txEng_tupleShortCutFifo|       pointer|
|txEng2timer_setRetransmitTimer_din      |  out|   64|     ap_fifo|   txEng2timer_setRetransmitTimer|       pointer|
|txEng2timer_setRetransmitTimer_full_n   |   in|    1|     ap_fifo|   txEng2timer_setRetransmitTimer|       pointer|
|txEng2timer_setRetransmitTimer_write    |  out|    1|     ap_fifo|   txEng2timer_setRetransmitTimer|       pointer|
|txMetaloader2memAccessBreakdown_din     |  out|  128|     ap_fifo|  txMetaloader2memAccessBreakdown|       pointer|
|txMetaloader2memAccessBreakdown_full_n  |   in|    1|     ap_fifo|  txMetaloader2memAccessBreakdown|       pointer|
|txMetaloader2memAccessBreakdown_write   |  out|    1|     ap_fifo|  txMetaloader2memAccessBreakdown|       pointer|
|txEng_isDDRbypass_din                   |  out|    1|     ap_fifo|                txEng_isDDRbypass|       pointer|
|txEng_isDDRbypass_full_n                |   in|    1|     ap_fifo|                txEng_isDDRbypass|       pointer|
|txEng_isDDRbypass_write                 |  out|    1|     ap_fifo|                txEng_isDDRbypass|       pointer|
|txEng2timer_setProbeTimer_din           |  out|   16|     ap_fifo|        txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_full_n        |   in|    1|     ap_fifo|        txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_write         |  out|    1|     ap_fifo|        txEng2timer_setProbeTimer|       pointer|
+----------------------------------------+-----+-----+------------+---------------------------------+--------------+

