//Product = 
//Doc rev = 
//Version = Internal
//Date: 2020-01-31_10_35_29
$Name$  $HiBit$  $LoBit$  $Address$  $$$  $Read/Write$  $Default$  $Description$
$$ND$  $31$  $8$  $R000h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R000h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R000h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R004h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R008h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R00Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R00Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R00Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R014h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R014h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R014h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R018h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R018h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R020h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R020h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R020h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R024h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R024h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R028h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R030h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R034h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R038h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R03Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R044h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R050h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R050h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R054h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R058h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R05Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R060h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R064h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R068h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R068h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R068h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R06Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R06Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R06Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R06Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R070h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R070h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R070h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R074h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R074h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R074h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R074h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R078h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R07Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R080h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R084h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R088h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R088h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R088h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R08Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R090h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R090h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R090h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R094h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R098h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R09Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0A4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0A8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0ACh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0B0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0B4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0B8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0B8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0BCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0C0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0C4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0C8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0C8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0C8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0C8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0CCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0D0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0D0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0D0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0D4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0D4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0D8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0DCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0DCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0DCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0ECh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0F0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0F4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0F8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0F8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0F8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0F8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0FCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0100h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0400h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0400h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0400h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0404h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0404h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0404h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0408h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0408h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0408h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R040Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R040Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R040Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0410h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0410h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0410h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0414h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0414h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0414h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0418h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0418h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0418h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R041Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R041Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R041Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0420h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0420h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0420h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0424h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0424h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0424h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0428h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0428h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0428h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R042Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R042Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R042Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0430h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0430h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0430h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0434h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0434h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0434h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0438h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0438h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0438h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R043Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R043Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R043Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0440h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0440h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0440h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0444h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0444h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0444h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0448h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0448h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0448h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R044Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R044Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R044Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0450h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0450h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0454h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0454h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0454h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0458h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0458h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0458h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R045Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R045Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0460h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0460h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0460h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0464h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0468h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0468h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0468h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R046Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0470h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0470h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0470h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0474h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0478h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0478h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0478h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R047Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0480h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0480h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0480h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0484h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0488h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0488h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0488h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R048Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0490h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0490h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0490h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0494h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0498h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R049Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04A0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04A4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04A8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04ACh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04B8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04B8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04BCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04C0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04C4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04C8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04CCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04D0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04D4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04D8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04DCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04DCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04DCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04E8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04ECh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04F8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04FCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01000h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01004h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01008h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0100Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01010h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01014h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01018h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0101Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0101Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0101Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01020h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01024h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01028h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0102Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0102Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0102Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0102Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01030h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01030h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01030h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01030h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01034h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01034h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01034h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01034h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01038h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0103Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0103Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $4$  $R0103Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01040h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $2$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01044h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01048h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0104Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01050h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01054h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01058h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0105Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01060h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01064h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01068h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0106Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01070h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01070h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01074h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01078h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0107Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01080h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $3$  $R01084h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01088h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01088h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01088h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01088h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0108Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0108Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0108Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01090h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01094h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01098h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0109Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R010A0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R010A4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010A8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010ACh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010ACh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010B0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010B4h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R010B4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010B8h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010B8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R010BCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010C0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010C0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010C0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010C4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010C8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010CCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010D0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010D0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010D0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010D4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010D8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010DCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010E0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010E4h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R010E4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010E8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $4$  $R010E8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010ECh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010F0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R010F4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R010FCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R010FCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R010FCh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R010FCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01100h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01104h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01104h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01104h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01108h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01108h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01108h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01108h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0110Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01110h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01110h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01110h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01114h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01118h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01118h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01118h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01118h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0111Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0111Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0111Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01120h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01124h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01128h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01128h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01128h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0112Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01130h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01130h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01134h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01134h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01134h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01134h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01134h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01138h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01138h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01138h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0113Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0113Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0113Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0113Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0113Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01140h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R01140h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01144h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01148h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0114Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01150h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R01154h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01158h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R01158h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R01158h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R01158h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0115Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01160h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $0$  $R01160h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01164h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01168h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0116Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01170h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01174h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01178h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0117Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01180h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01184h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01188h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0118Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01190h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01194h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01198h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0119Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R0119Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011A0h$  $$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R011A0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011A4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011A4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011A8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011A8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011A8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011ACh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011ACh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011B0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011B0h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011B0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011B4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011B4h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011B4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011B8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011B8h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011B8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R011BCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R011C0h$  $Digital TRX Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R011C0h$  $Digital TRX Calibration Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011C4h$  $Digital TRX Calibration Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011C8h$  $Digital TRX Calibration Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011CCh$  $Digital TRX Calibration Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011D0h$  $Digital TRX Calibration Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R011D4h$  $Digital TRX Calibration Register 5$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01800h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01804h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01804h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01808h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0180Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01810h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01814h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01818h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0181Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01820h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01824h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01828h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01828h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0182Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0182Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01830h$  $TBD$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R01830h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01834h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01834h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01838h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0183Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01840h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01844h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01848h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0184Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0184Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01850h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01850h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01854h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01858h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0185Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0185Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01860h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01860h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01864h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01864h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01868h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01868h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0186Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01870h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01874h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01878h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0187Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01880h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01884h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01884h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01888h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01888h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0188Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R0188Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01890h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01890h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01894h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01898h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0189Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R018A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R018ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R018B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R018B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $5$  $0$  $R018D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R018D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R018F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R018F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R018FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01900h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01904h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01904h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01908h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01908h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0190Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R0190Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01910h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01910h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01914h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01918h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0191Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01920h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01920h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01924h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01924h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01928h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01928h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0192Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R0192Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01930h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01934h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01938h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0193Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01940h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01944h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01944h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01948h$  $TBD$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R01948h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0194Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01950h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01954h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01958h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0195Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01960h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01960h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01964h$  $TBD$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R01964h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01968h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0196Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01970h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01974h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01978h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0197Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01980h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01980h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01984h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01984h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01988h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01988h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0198Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0198Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01990h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01990h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01994h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01994h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01998h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01998h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0199Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0199Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R019A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R019A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R019A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R019B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R019B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R019BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R019D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R019DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R019E0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R019E4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R019E8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R019ECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R019F0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R019F4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R019F8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R019FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R019FCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A00h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01A00h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A08h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A0Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01A0Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A10h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01A10h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A14h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01A14h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A18h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01A18h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A1Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A20h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A24h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01A24h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A30h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A34h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A38h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01A38h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A3Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A40h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A44h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A48h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A4Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01A50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A54h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A58h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01A58h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A5Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A60h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A64h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A68h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A6Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A74h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A78h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A7Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01A7Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A80h$  $TBD$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R01A80h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A84h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01A84h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A88h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A8Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01A8Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A94h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A98h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01A9Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AA0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R01AA0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AA4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01AA4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AA8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01AA8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01AACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01AB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AB4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AB8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01AB8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01ABCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AC0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AC4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AC8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01ACCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AD0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01AD0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01AD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AD8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01AD8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01ADCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01ADCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AE0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AE4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01AE4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AE8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AF0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AF4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AF8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01AF8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01AFCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01AFCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B00h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B00h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B08h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B08h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B0Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B10h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B10h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B14h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B18h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B1Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B20h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B24h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01B24h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B30h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B30h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B34h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B34h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B38h$  $TBD$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R01B38h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B3Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B40h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B44h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R01B44h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B48h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B4Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B54h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B58h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B58h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B5Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B60h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B64h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B68h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B6Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01B70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B74h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01B74h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B78h$  $TBD$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R01B78h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B7Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01B7Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B80h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B84h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B88h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01B88h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B8Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R01B90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B94h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B98h$  $TBD$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R01B98h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01B9Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BA0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01BA0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BA4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BA8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01BA8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R01BB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BB4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BB8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BBCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R01BBCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BC0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BC4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BC8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BCCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01BCCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BD0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01BD0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R01BD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BD8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BDCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BE0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BE4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BE8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BECh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BF0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R01BF4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R01BF4h$  $Analog Register 000$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02000h$  $Analog Register 000$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02004h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02004h$  $Analog Register 002$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02008h$  $Analog Register 002$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0200Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0200Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0200Ch$  $Analog Register 004$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02010h$  $Analog Register 004$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02014h$  $Analog Register 005$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02018h$  $Analog Register 006$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02018h$  $Analog Register 006$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02018h$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0201Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0201Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0201Ch$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02020h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02024h$  $Analog Register 009$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02028h$  $Analog Register 010$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0202Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0202Ch$  $Analog Register 012$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02030h$  $Analog Register 012$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02034h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02034h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02038h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02038h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02038h$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0203Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0203Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0203Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02040h$  $Analog Register 016$  $RW$  $0h$  $$
$$ND$  $3$  $2$  $R02040h$  $Analog Register 016$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02040h$  $Analog Register 017$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02044h$  $Analog Register 017$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02048h$  $Analog Register 018$  $RW$  $0h$  $$
$$ND$  $5$  $2$  $R02048h$  $Analog Register 018$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0204Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0204Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0204Ch$  $Analog Register 020$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02050h$  $Analog Register 020$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02050h$  $Analog Register 021$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02054h$  $Analog Register 021$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02054h$  $Analog Register 022$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02058h$  $Analog Register 022$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0205Ch$  $Analog Register 023$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02060h$  $Analog Register 024$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02064h$  $Analog Register 025$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02068h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02068h$  $Analog Register 027$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0206Ch$  $Analog Register 027$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02070h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02070h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02074h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02078h$  $Digital PLL Calibration Register1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0207Ch$  $Digital PLL Calibration Register2$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02080h$  $Digital PLL Calibration Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02400h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R02404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02408h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0240Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02410h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02414h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02418h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0241Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02420h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02424h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02428h$  $TBD$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R02428h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0242Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0242Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02430h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02434h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02438h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0243Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02440h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02444h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02448h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0244Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R0244Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R02450h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02454h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02458h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0245Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02460h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02464h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02468h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0246Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02470h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02470h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02474h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02478h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0247Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02480h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02484h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02488h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0248Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02490h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02490h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02494h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02498h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0249Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024A0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024A4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024A8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024ACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R024B0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024B4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $5$  $0$  $R024B8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024BCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024C0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024C4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024C8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024CCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024D0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R024D4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024D8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R024DCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02800h$  $Analog Register 000$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02804h$  $Analog Register 001$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02804h$  $Analog Register 002$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02808h$  $Analog Register 002$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0280Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0280Ch$  $Analog Register 003$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0280Ch$  $Analog Register 004$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02810h$  $Analog Register 004$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02814h$  $Analog Register 005$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02818h$  $Analog Register 006$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02818h$  $Analog Register 006$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02818h$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0281Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0281Ch$  $Analog Register 007$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0281Ch$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02820h$  $Analog Register 008$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02824h$  $Analog Register 009$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02828h$  $Analog Register 010$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0282Ch$  $Analog Register 011$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0282Ch$  $Analog Register 012$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02830h$  $Analog Register 012$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02834h$  $Analog Register 013$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02834h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02838h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02838h$  $Analog Register 014$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02838h$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0283Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0283Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0283Ch$  $Analog Register 015$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02840h$  $Analog Register 016$  $RW$  $0h$  $$
$$ND$  $3$  $2$  $R02840h$  $Analog Register 016$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02840h$  $Analog Register 017$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02844h$  $Analog Register 017$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02848h$  $Analog Register 018$  $RW$  $0h$  $$
$$ND$  $5$  $2$  $R02848h$  $Analog Register 018$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0284Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0284Ch$  $Analog Register 019$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0284Ch$  $Analog Register 020$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02850h$  $Analog Register 020$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02850h$  $Analog Register 021$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02854h$  $Analog Register 021$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02854h$  $Analog Register 022$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02858h$  $Analog Register 022$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0285Ch$  $Analog Register 023$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02860h$  $Analog Register 024$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02864h$  $Analog Register 025$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02868h$  $Analog Register 026$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02868h$  $Analog Register 027$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0286Ch$  $Analog Register 027$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R02870h$  $Analog Register 028$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02870h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R02874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R02874h$  $Digital PLL Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02878h$  $Digital PLL Calibration Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0287Ch$  $Digital PLL Calibration Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C00h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R02C04h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C08h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C0Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C10h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C14h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C18h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C1Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C20h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C24h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R02C28h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02C2Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C30h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C34h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C38h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C3Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C40h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C44h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C48h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C4Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R02C4Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R02C50h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C54h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C58h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C5Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C60h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C64h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C68h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C6Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02C70h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C74h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C78h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C7Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C80h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C84h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C88h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C8Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02C90h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C94h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C98h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02C9Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CA0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CA4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CA8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CACh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02CB0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CB4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CB8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $5$  $0$  $R02CB8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CBCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CC0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CC4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CC8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CCCh$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CD0h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R02CD4h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CD8h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R02CDCh$  $TBD$  $RW$  $0h$  $$
$$ANA_TX_IDLE_LANE$  $24$  $24$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $1h$  $Transmitter Driver Idle.$
$$PLL_READY_TX_LANE$  $20$  $20$  $R04400h$  $Power Control Tx Lane Register 1$  $R$  $Vh$  $PLL Ready Tx Read$
$$ND$  $7$  $7$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $$
$$REFCLK_SEL_LANE$  $3$  $3$  $R04400h$  $Power Control Tx Lane Register 1$  $RW$  $0h$  $Reference Clock Selection$
$$ND$  $30$  $30$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $$
$$BEACON_EN_DELAY_LANE[1:0]$  $7$  $6$  $R04404h$  $Power Control Tx Lane Register 2$  $RW$  $0h$  $Beacon Enable Delay$
$$PHY_GEN_TX_LANE[5:0]$  $31$  $26$  $R04408h$  $Input Interface Tx Lane Reg0$  $RW$  $9h$  $PHY Tx Speed Generation$
$$SSC_EN_LANE$  $2$  $2$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $SSC Enable$
$$SSC_EN_FM_REG_LANE$  $1$  $1$  $R0440Ch$  $Input Interface Tx Lane Reg1$  $RW$  $0h$  $Force Value Of SSC_EN From Register$
$$ND$  $0$  $0$  $R0440Ch$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04410h$  $Input Interface Tx Lane Reg2$  $RW$  $0h$  $$
$$TX_IDLE_LANE$  $18$  $18$  $R04414h$  $Input Interface Tx Lane Reg3$  $RW$  $0h$  $Tx Idle From Pin$
$$ND$  $4$  $4$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04418h$  $Power Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04418h$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0441Ch$  $Power Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0441Ch$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$REFCLK_ON_DCLK_DIS_LANE$  $28$  $28$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $Referenc Clock On TXDCLK/RXDCLK Disable$
$$ND$  $25$  $25$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04420h$  $Clock Gen Tx Lane Reg1$  $RW$  $0h$  $$
$$LOCAL_DIG_RX2TX_LPBK_EN_LANE$  $31$  $31$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Far End Loopback Enable (Receiver To Transmitter In Local PHY).$
$$TXD_INV_LANE$  $30$  $30$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $Transmit Polarity Invert.$
$$ND$  $14$  $8$  $R04424h$  $TX Clock and Data Speed Convert$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04428h$  $Speed Control Interrupt Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04428h$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0442Ch$  $Speed Control Interrupt Register 2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0442Ch$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $$
$$TXDCLK_NT_EN_LANE$  $1$  $1$  $R04430h$  $Speed Control Tx Lane Register 1$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_NT$
$$TXDCLK_4X_EN_LANE$  $0$  $0$  $R04430h$  $Tx System Register0$  $RW$  $0h$  $Clock Enable For PIN_TXDCLK_4X$
$$TX_SEL_BITS_LANE$  $31$  $31$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $Select Tx Data Bus Width$
$$TRX_TXCLK_SEL_LANE$  $29$  $29$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $Select PLL Source For Tx$
$$ND$  $28$  $25$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $$
$$SSC_DSPREAD_TX_LANE$  $24$  $24$  $R04434h$  $Tx System Register0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread Select$
$$SSC_AMP_LANE[6:0]$  $23$  $17$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $SSC Amplitude Setting$
$$ND$  $16$  $8$  $R04434h$  $Tx System Register0$  $RW$  $0h$  $$
$$ND$  $5$  $0$  $R04434h$  $Tx System Register1$  $RW$  $0h$  $$
$$TX_HALFRATE_EN_LANE$  $31$  $31$  $R0443Ch$  $Tx System Register1$  $RW$  $0h$  $Tx Half Rate Enable$
$$TX_PAM2_EN_LANE$  $30$  $30$  $R0443Ch$  $Tx System Register1$  $RW$  $0h$  $Tx PAM2 Enable$
$$ND$  $29$  $8$  $R0443Ch$  $Tx System Register1$  $RW$  $0h$  $$
$$DIG_TX_RSVD0_LANE[15:0]$  $31$  $16$  $R04444h$  $Digital TX Reserved Register0$  $RW$  $0h$  $Digital TX Reserved Register0$
$$ND$  $31$  $31$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0444Ch$  $Tx PLL Calibration Related Register Lane 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04460h$  $Tx Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04464h$  $Power Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04464h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04468h$  $Speed Control Interrupt Clear Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04468h$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $26$  $21$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0446Ch$  $Power Control PLL Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0446Ch$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $23$  $8$  $R04470h$  $Power Control PLL register 2$  $RW$  $0h$  $$
$$ND$  $25$  $21$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$RX2TX_FREQ_TRAN_EN_LANE$  $16$  $16$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $DTX Rx to Tx Frequency Transfer Enable$
$$ND$  $15$  $11$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0447Ch$  $DTX Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $0$  $R0447Ch$  $Lane_alignment Register 1$  $RW$  $0h$  $$
$$LANE_ALIGN_OFF_LANE$  $4$  $4$  $R04480h$  $Lane_alignment Register 1$  $RW$  $1h$  $PCIe Lane Alignment Function Disable$
$$MASTER_LANE_EN_LANE$  $3$  $3$  $R04480h$  $Lane_alignment Register 1$  $RW$  $0h$  $PCIe Lane Alignment Function Master Lane Select$
$$ND$  $2$  $0$  $R04480h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_LANE[5:0]$  $29$  $24$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_LANE[5:0]$  $13$  $8$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $7$  $6$  $R04484h$  $Test Bus Control Register$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R04488h$  $Lane_alignment Register 2$  $RW$  $0h$  $$
$$ND$  $26$  $0$  $R04490h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $$
$$PT_TX_EN_LANE$  $31$  $31$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test Enable$
$$PT_TX_PHYREADY_FORCE_LANE$  $30$  $30$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_TX_PATTERN_SEL_LANE[5:0]$  $29$  $24$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $10h$  $PHY Test TX Pattern Select$
$$TX_TRAIN_PAT_SEL_LANE[1:0]$  $23$  $22$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX Training Pattern Select$
$$ND$  $21$  $16$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $$
$$SSPRQ_UI_DLY_CTRL_LANE[4:0]$  $15$  $11$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $TX SSPRQ UI Delay Control For Each Lane$
$$ND$  $9$  $8$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $$
$$PT_TX_RST_LANE$  $5$  $5$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test TX Reset$
$$TX_TRAIN_POLY_SEL_FM_PIN_LANE$  $4$  $4$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $Tx training LFSR Pattern Polynomial Select$
$$PT_TX_EN_MODE_LANE[1:0]$  $3$  $2$  $R04498h$  $PHYTEST Control Registers 0$  $RW$  $0h$  $PHY Test Enable Mode$
$$PT_TX_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R0449Ch$  $PHYTEST Control Registers 2$  $RW$  $0h$  $User Defined Pattern$
$$PT_TX_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R044A0h$  $PHYTEST Control Registers 3$  $RW$  $0h$  $User Defined Pattern$
$$PT_TX_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R044A4h$  $PHYTEST Control Registers 3$  $RW$  $0h$  $User Defined Pattern$
$$ND$  $15$  $0$  $R044A4h$  $PHYTEST Control Registers 4$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $22$  $15$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $9$  $8$  $R044ACh$  $Input Interface Tx Lane Reg4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R044B4h$  $Input Interface Tx Lane Reg6$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $19$  $15$  $R044B8h$  $Input Interface Tx Lane Reg7$  $RW$  $0h$  $$
$$ND$  $8$  $0$  $R044B8h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $$
$$PLL_READY_RX_LANE$  $24$  $24$  $R04500h$  $Power Control RX Lane Register1$  $R$  $Vh$  $Register Read Out Value Of PHY Output Port PIN_PLL_READY_RX$
$$RX_INIT_DONE_LANE$  $19$  $19$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $0h$  $Rx Initial Sequence Done.$
$$RX_SELMUFF_LANE[3:0]$  $7$  $4$  $R04500h$  $Power Control RX Lane Register1$  $RW$  $5h$  $Select Final Multiple Frequency.$
$$RX_SELMUFI_LANE[3:0]$  $3$  $0$  $R04500h$  $$  $RW$  $4h$  $Select Initial Multiple Frequency.$
$$RX_SEL_BITS_LANE$  $31$  $31$  $R04504h$  $$  $RW$  $0h$  $Select Rx Data Bus Width$
$$TRX_RXCLK_SEL_LANE$  $30$  $30$  $R04504h$  $$  $RW$  $0h$  $Select PLL Source For Rx$
$$ND$  $28$  $3$  $R04504h$  $$  $RW$  $0h$  $$
$$RX_PAM2_EN_LANE$  $0$  $0$  $R04504h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $Rx PAM2 Enable$
$$PHY_GEN_RX_LANE[5:0]$  $14$  $9$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $PHY Rx Speed Generation$
$$ND$  $3$  $3$  $R04508h$  $Input Interface Register For Rx Lane0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $$
$$RX_INIT_LANE$  $7$  $7$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Rx Initial $
$$SYNC_DET_EN_LANE$  $5$  $5$  $R0450Ch$  $Input Interface Register For Rx Lane1$  $RW$  $0h$  $Sync Detect Enable.$
$$ND$  $25$  $25$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $20$  $11$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04510h$  $Input Interface Register For Rx Lane2$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04510h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $25$  $16$  $R04514h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04514h$  $Speed Control Rx Lane Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R04514h$  $Digital RX Reserved Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $12$  $11$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $$
$$RXDCLK_25M_EN_LANE$  $2$  $2$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_25M$
$$RXDCLK_NT_EN_LANE$  $1$  $1$  $R0451Ch$  $Clock Gen Rx Lane Reg1$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_NT$
$$RXDCLK_4X_EN_LANE$  $0$  $0$  $R0451Ch$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Clock Enable For PIN_RXDCLK_4X$
$$FRAME_LOCK_SEL_LANE$  $27$  $27$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Select$
$$ND$  $20$  $12$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$FRAME_REALIGN_MODE_LANE$  $10$  $10$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $1h$  $Realign Mode Select$
$$FRAME_DET_MODE_LANE$  $9$  $9$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $Frame Lock Detection Mode$
$$FRAME_FOUND_LANE$  $6$  $6$  $R04520h$  $Frame Sync Detection Reg0$  $R$  $Vh$  $Frame Found Indicator$
$$ND$  $4$  $4$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04520h$  $Frame Sync Detection Reg0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04520h$  $Frame Sync Detection Reg1$  $RW$  $0h$  $$
$$ND$  $15$  $0$  $R04524h$  $Frame Sync Detection Reg2$  $RW$  $0h$  $$
$$ND$  $15$  $0$  $R04528h$  $Frame Sync Detection Reg3$  $RW$  $0h$  $$
$$ND$  $31$  $20$  $R04534h$  $Input Interface Register For Rx Lane7$  $RW$  $0h$  $$
$$ND$  $10$  $0$  $R04534h$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R04538h$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R04538h$  $Rx Analog Reserved Register0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0453Ch$  $Input Interface Register For Rx Lane3$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0453Ch$  $RX Lane Interrupt Register$  $RW$  $0h$  $$
$$ND$  $26$  $0$  $R04540h$  $RX Lane Interrupt Mask Register$  $RW$  $0h$  $$
$$ND$  $26$  $0$  $R04544h$  $RX Data Path Regiser$  $RW$  $0h$  $$
$$LOCAL_DIG_TX2RX_LPBK_EN_LANE$  $31$  $31$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Parallel Transmit To Receive Loopback Enable$
$$DET_BYPASS_LANE$  $30$  $30$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Bypass Frame Detection And Sync Detection For RXDATA$
$$RXD_INV_LANE$  $29$  $29$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Receive Polarity Invert$
$$RXDATA_LATENCY_REDUCE_EN_LANE$  $28$  $28$  $R04548h$  $RX Data Path Regiser$  $RW$  $0h$  $Rx Data Path Latency Reduction Enable$
$$ND$  $20$  $0$  $R04548h$  $RX Reserved Register$  $RW$  $0h$  $$
$$ND$  $26$  $0$  $R04558h$  $DTL related register 4$  $RW$  $0h$  $$
$$ND$  $31$  $13$  $R0455Ch$  $DTL related register 4$  $RW$  $0h$  $$
$$DTL_CLAMPING_RATIO_NEG_LANE[1:0]$  $22$  $21$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $DTL Negitive Side Amplitude Clamping Ratio$
$$SSC_DSPREAD_RX_LANE$  $15$  $15$  $R04560h$  $DTL related register 0$  $RW$  $1h$  $Spread Spectrum Clock Down-spread For RX Frequency Offset Extraction$
$$DTL_FLOOP_EN_LANE$  $14$  $14$  $R04560h$  $DTL related register 0$  $RW$  $1h$  $DTL Frequency Loop Enable.$
$$DTL_SQ_DET_EN_LANE$  $13$  $13$  $R04560h$  $DTL related register 0$  $RW$  $1h$  $Squelch Detector Enable For DTL$
$$ND$  $8$  $8$  $R04560h$  $DTL related register 0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R04564h$  $DTL related register 1$  $RW$  $0h$  $$
$$DTL_STEP_MODE_LANE$  $17$  $17$  $R04568h$  $DTL related register 2$  $RW$  $0h$  $DTL Step Mode$
$$RX_FOFFSET_DISABLE_LANE$  $16$  $16$  $R04568h$  $DTL related register 2$  $RW$  $0h$  $Disable Rx Frequency Offset$
$$ND$  $31$  $31$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0456Ch$  $DTL related register 3$  $RW$  $0h$  $$
$$SQ_LPF_LANE[15:0]$  $31$  $16$  $R04570h$  $squelch glitch filter control$  $RW$  $7h$  $Squelch Glitch Filter Delay For SQ_OUT High Level $
$$PIN_RX_SQ_OUT_RD_LANE$  $15$  $15$  $R04570h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Output Read$
$$PIN_RX_SQ_OUT_LPF_RD_LANE$  $14$  $14$  $R04570h$  $squelch glitch filter control$  $R$  $Vh$  $Pin Rx Sq Low Pass Filter Output Read$
$$SQ_GATE_RXDATA_EN_LANE$  $13$  $13$  $R04570h$  $squelch glitch filter control$  $RW$  $0h$  $Use Filtered SQ Output To Gate PIN_RXDATA_LSB/MSB.$
$$SQ_LPF_EN_LANE$  $12$  $12$  $R04570h$  $squelch glitch filter control$  $RW$  $0h$  $Squelch Glitch Filter Enable $
$$INT_SQ_LPF_EN_LANE$  $11$  $11$  $R04570h$  $squelch glitch filter control$  $RW$  $1h$  $Select Low Pass Filtered Sq Signal For Internal Modules, Not For Interface$
$$SQ_DEGLITCH_EN_LANE$  $8$  $8$  $R04570h$  $squelch glitch filter control$  $RW$  $0h$  $Sq Deglitch Enable$
$$SQ_DEGLITCH_WIDTH_N_LANE[3:0]$  $7$  $4$  $R04570h$  $squelch glitch filter control$  $RW$  $6h$  $Sq Deglitch Filter Width For Negative Pulse$
$$SQ_DEGLITCH_WIDTH_P_LANE[3:0]$  $3$  $0$  $R04570h$  $PHYtest Rx Control Register 0$  $RW$  $6h$  $Sq Deglitch Filter Width For Positive Pulse$
$$PT_RX_EN_MODE_LANE[1:0]$  $31$  $30$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Enable Mode$
$$PT_RX_PATTERN_SEL_LANE[5:0]$  $29$  $24$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $10h$  $PHY Test RX Pattern Select$
$$PT_RX_EN_LANE$  $23$  $23$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Enable$
$$PT_RX_PHYREADY_FORCE_LANE$  $22$  $22$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test PHY Ready Force$
$$PT_RX_CNT_RST_LANE$  $21$  $21$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $PHY Test Pattern Counter Reset$
$$TX_TRAIN_PAT_SEL_RX_LANE[1:0]$  $9$  $8$  $R04580h$  $PHYtest Rx Control Register 0$  $RW$  $0h$  $TX Training Pattern Select For RX PRBS Control$
$$PT_RX_LOCK_CNT_LANE[7:0]$  $7$  $0$  $R04580h$  $PHYtest Rx Control Register 1$  $RW$  $40h$  $PHY Test Pattern Lock Count Threshold$
$$PT_RX_USER_PATTERN_LANE[79:48]$  $31$  $0$  $R04584h$  $PHYtest Rx Control Register 2$  $RW$  $0h$  $User Defined Pattern$
$$PT_RX_USER_PATTERN_LANE[47:16]$  $31$  $0$  $R04588h$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $User Defined Pattern$
$$PT_RX_USER_PATTERN_LANE[15:0]$  $31$  $16$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $User Defined Pattern$
$$ND$  $15$  $9$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $$
$$PT_TRX_EN_LANE$  $8$  $8$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $PHY Test Enable$
$$PT_RX_RST_LANE$  $7$  $7$  $R0458Ch$  $PHYtest Rx Control Register 3$  $RW$  $0h$  $PHY Test RX Reset$
$$PT_RX_CNT_READY_LANE$  $2$  $2$  $R0458Ch$  $PHYtest Rx Control Register 3$  $R$  $Vh$  $PHY TEST Pattern Count Ready$
$$PT_RX_PASS_LANE$  $1$  $1$  $R0458Ch$  $PHYtest Rx Control Register 3$  $R$  $Vh$  $PHY Test Pass Flag$
$$PT_RX_LOCK_LANE$  $0$  $0$  $R0458Ch$  $PHYtest Rx Control Register 4$  $R$  $Vh$  $PHY Test Pattern Lock Flag$
$$PT_RX_CNT_LANE[47:32]$  $31$  $16$  $R04590h$  $PHYtest Rx Control Register 4$  $R$  $Vh$  $PHY Test Pattern Count$
$$ND$  $15$  $0$  $R04590h$  $PHYtest Rx Control Register 5$  $RW$  $0h$  $$
$$PT_RX_CNT_LANE[31:0]$  $31$  $0$  $R04594h$  $PHYtest Rx Control Register 6$  $R$  $Vh$  $PHY Test Pattern Count$
$$PT_RX_ERR_CNT_LANE[47:32]$  $31$  $16$  $R04598h$  $PHYtest Rx Control Register 6$  $R$  $Vh$  $PHY Test Error Count$
$$ND$  $15$  $0$  $R04598h$  $PHYtest Rx Control Register 7$  $RW$  $0h$  $$
$$PT_RX_ERR_CNT_LANE[31:0]$  $31$  $0$  $R0459Ch$  $PHYtest Rx Control Register 8$  $R$  $Vh$  $PHY Test Error Count$
$$PT_RX_CNT_MAX_LANE[47:32]$  $31$  $16$  $R045A0h$  $PHYtest Rx Control Register 8$  $RW$  $ffffh$  $PHY Test Maximum Pattern Count$
$$ND$  $15$  $0$  $R045A0h$  $PHYtest Rx Control Register 9$  $RW$  $0h$  $$
$$PT_RX_CNT_MAX_LANE[31:0]$  $31$  $0$  $R045A4h$  $squelch glitch filter control1$  $RW$  $ffffffffh$  $PHY Test Maximum Pattern Count$
$$ND$  $29$  $0$  $R045A8h$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R045ACh$  $Input Interface Register For Rx Lane4$  $RW$  $0h$  $$
$$ND$  $31$  $17$  $R045B4h$  $Input Interface Register For Rx Lane6$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$RX2PLL_FREQ_TRAN_EN_LANE$  $24$  $24$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $DTX Rx to PLL Frequency Transfer Enable$
$$ND$  $15$  $13$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R045B8h$  $Rx To PLL Registers$  $RW$  $0h$  $$
$$ND$  $31$  $19$  $R045BCh$  $DTL related register 5$  $RW$  $0h$  $$
$$ND$  $26$  $25$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $$
$$ND$  $22$  $9$  $R04600h$  $MCU Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R04604h$  $MCU GPIO Control Register$  $RW$  $0h$  $$
$$ND$  $30$  $29$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R04608h$  $Cache Control Debug Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $21$  $R0460Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0460Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0460Ch$  $Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R04610h$  $Lane System Control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04610h$  $Lane System Control$  $RW$  $0h$  $$
$$INIT_DONE_LANE$  $6$  $6$  $R04610h$  $Lane System Control$  $RW$  $0h$  $MCU Initialization Done$
$$SFT_RST_NO_REG_RX_FM_REG_LANE$  $3$  $3$  $R04610h$  $Lane System Control$  $RW$  $0h$  $PHY LANE Soft Reset Selection RX$
$$SFT_RST_NO_REG_RX_LANE$  $2$  $2$  $R04610h$  $Lane System Control$  $RW$  $0h$  $Soft Reset LANE$
$$SFT_RST_NO_REG_TX_FM_REG_LANE$  $1$  $1$  $R04610h$  $Lane System Control$  $RW$  $0h$  $PHY LANE Soft Reset Selection TX$
$$SFT_RST_NO_REG_TX_LANE$  $0$  $0$  $R04610h$  $MCU overall INT Control$  $RW$  $0h$  $Soft Reset LANE$
$$ND$  $31$  $14$  $R04614h$  $MCU overall INT Control$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R04620h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R04624h$  $Lane MCU Status Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04644h$  $MCU INT0 Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0464Ch$  $MCU INT1 Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04654h$  $MCU INT2 Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0465Ch$  $MCU INT3 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04664h$  $MCU INT4 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0466Ch$  $MCU INT5 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04674h$  $MCU INT6 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0467Ch$  $MCU INT7 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04684h$  $MCU INT8 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0468Ch$  $MCU INT9 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04694h$  $MCU INT10 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0469Ch$  $MCU INT11 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R046A4h$  $MCU INT12 Ctrol Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $5$  $R046A8h$  $MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R046BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R046BCh$  $MCU Ext Timer Control Register 5$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R046C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R046C0h$  $MCU Ext Timer Control Register 6$  $RW$  $0h$  $$
$$ND$  $28$  $20$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $4$  $R046C4h$  $Lane Memory Control Register 0$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_LANE$  $29$  $29$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Reset PHY Xdata Lane Memory Checksum Pass$
$$XDATA_MEM_CHECKSUM_RESET_LANE$  $28$  $28$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Reset PHY Xdata Lane Memory Checksum Calculation Value$
$$IRAM_ECC_2ERR_SET_LANE$  $27$  $27$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_LANE$  $26$  $26$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_LANE$  $25$  $25$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_LANE$  $24$  $24$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_LANE$  $23$  $23$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_LANE$  $22$  $22$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_LANE$  $21$  $21$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_LANE$  $20$  $20$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_LANE$  $19$  $19$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_LANE$  $18$  $18$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_LANE$  $17$  $17$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_LANE$  $16$  $16$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_LANE$  $15$  $15$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_LANE$  $14$  $14$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_LANE$  $13$  $13$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_LANE$  $12$  $12$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_LANE$  $11$  $11$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_LANE$  $10$  $10$  $R046C8h$  $Lane Memory Control Register 1$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_LANE$  $9$  $9$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_LANE$  $8$  $8$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_LANE$  $7$  $7$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_LANE$  $6$  $6$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_LANE$  $5$  $5$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_LANE$  $4$  $4$  $R046C8h$  $Lane Memory Control Register 1$  $R$  $Vh$  $Xdata Mem ECC 1 Bit Error Detected$
$$ND$  $31$  $8$  $R046CCh$  $MCU Ext Timer Control Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R046E0h$  $MCU Ext Timer Control Register 12$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R046E4h$  $MCU Ext Timer Control Register 13$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R04700h$  $Ext INT Control1$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R04704h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04708h$  $Analog PLL TX Interface Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0470Ch$  $Analog PLL RX Interface Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R04710h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04710h$  $MCU Ext Timer ISR Clear Control Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $16$  $R04714h$  $MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R04718h$  $MEMORY LANE ECC ERROR ADDR$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_LANE[7:0]$  $25$  $18$  $R04718h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_LANE[7:0]$  $17$  $10$  $R04718h$  $MEMORY LANE ECC ERROR ADDR$  $R$  $Vh$  $Iram LANE ECC Error Address$
$$XDATA_ECC_ERR_ADDR_LANE[9:0]$  $9$  $0$  $R04718h$  $XDATA MEMORY LANE CHECKSUM Registers 0$  $R$  $Vh$  $Xdata LANE ECC Error Address$
$$XDATA_MEM_CHECKSUM_EXP_LANE[31:0]$  $31$  $0$  $R0471Ch$  $XDATA MEMORY LANE CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_LANE[31:0]$  $31$  $0$  $R04720h$  $LANE MCU Address $  $R$  $Vh$  $Xdata Memory Checksum Readback$
$$ND$  $31$  $18$  $R04724h$  $LANE MCU Address $  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $3$  $0$  $R04800h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04804h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04804h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04804h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $30$  $22$  $R04808h$  $DFE Control$  $RW$  $0h$  $$
$$DFE_UPDATE_EN_LANE[15:0]$  $15$  $0$  $R04808h$  $DFE Control$  $RW$  $0000h$  $DFE Tap Adaptation Enable. $
$$ND$  $31$  $31$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $$
$$DFE_UPDATE_DC_EN_LANE$  $22$  $22$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $DFE Update Enable For DC$
$$ND$  $15$  $9$  $R0480Ch$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04810h$  $DFE Control$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R04814h$  $Dfe_ctrl Output Override$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04818h$  $DFE Timing Control$  $RW$  $0h$  $$
$$ND$  $28$  $19$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $$
$$DFE_PAT_DIS_LANE$  $5$  $5$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Pattern Protection Disable$
$$DFE_EN_LANE$  $4$  $4$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $1h$  $DFE Enable$
$$DFE_UPDATE_DIS_LANE$  $3$  $3$  $R0481Ch$  $Dfe And Eom Clock Reset Control$  $RW$  $0h$  $Disable DFE Update$
$$ND$  $31$  $28$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04820h$  $DFE To Analog Force$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ND$  $16$  $14$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ND$  $10$  $8$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R04824h$  $DFE To Analog Override 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ND$  $17$  $15$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ND$  $14$  $12$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ND$  $8$  $6$  $R04828h$  $DFE To Analog Override 2$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R04828h$  $DFE Step Size$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0483Ch$  $DFE Step Size$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04840h$  $$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R04840h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04844h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $$
$$ND$  $24$  $22$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $$
$$ND$  $9$  $7$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R04848h$  $Polarity Flip Registers$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04848h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R04854h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R04854h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $18$  $5$  $R04858h$  $DFE Peak Threshold$  $RW$  $0h$  $$
$$ND$  $9$  $6$  $R0485Ch$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $3$  $2$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R04860h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $22$  $21$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $17$  $15$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $11$  $9$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $8$  $6$  $R04864h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $31$  $15$  $R04868h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $8$  $7$  $R04868h$  $DFE tap dac settlement counter$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R04870h$  $DFE FIR REG$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R04870h$  $DFE FIR REG$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R04870h$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_HP1_SM_LANE[3:0]$  $11$  $8$  $R04870h$  $DFE FIR REG$  $R$  $Vh$  $FIR HP1 Read Back In Sign-Magnitude Format$
$$DFE_HP1_2C_LANE[7:0]$  $7$  $0$  $R04870h$  $DFE FIR REG$  $R$  $Vh$  $FIR HP1 Read Back In 2's Complement Format$
$$ND$  $31$  $25$  $R04874h$  $DFE FIR REG$  $RW$  $0h$  $$
$$ND$  $23$  $20$  $R04874h$  $DFE FIR REG$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R04874h$  $DFE FIR REG$  $RW$  $0h$  $$
$$DFE_HN1_SM_LANE[3:0]$  $11$  $8$  $R04874h$  $DFE FIR REG$  $R$  $Vh$  $FIR HN1 Read Back In Sign-Magnitude Format$
$$DFE_HN1_2C_LANE[7:0]$  $7$  $0$  $R04874h$  $DFE Step Size$  $R$  $Vh$  $FIR HN1 Read Back In 2's Complement Format$
$$ND$  $29$  $25$  $R04878h$  $DFE Step Size$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04880h$  $DFE FEN REG ODD1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04884h$  $DFE FEN REG EVEN0$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R04888h$  $DFE FEN REG EVEN1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0488Ch$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R04890h$  $DFE FEXT REG ODD0$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R04894h$  $DFE FEXT REG ODD1$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R04898h$  $DFE FEXT REG ODD2$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0489Ch$  $DFE FEXT REG ODD3$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048A0h$  $DFE FEXT REG ODD4$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048A4h$  $DFE FEXT REG ODD5$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048A8h$  $DFE FEXT REG ODD6$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048ACh$  $DFE FEXT REG ODD7$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048B0h$  $DFE FEXT REG ODD8$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048B4h$  $DFE FEXT REG ODD9$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048B8h$  $DFE FEXT REG ODD10$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R048BCh$  $DFE FEXT REG ODD11$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048C0h$  $DFE FEXT REG ODD12$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048C4h$  $DFE FEXT REG ODD13$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048C8h$  $DFE FEXT REG ODD14$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048CCh$  $DFE FEXT REG EVEN0$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048D0h$  $DFE FEXT REG EVEN1$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048D4h$  $DFE FEXT REG EVEN2$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048D8h$  $DFE FEXT REG EVEN3$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048DCh$  $DFE FEXT REG EVEN4$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048E0h$  $DFE FEXT REG EVEN5$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048E4h$  $DFE FEXT REG EVEN6$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R048E8h$  $DFE FEXT REG EVEN7$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048ECh$  $DFE FEXT REG EVEN8$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048F0h$  $DFE FEXT REG EVEN9$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048F4h$  $DFE FEXT REG EVEN10$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$ND$  $23$  $21$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R048F8h$  $DFE FEXT REG EVEN11$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R048FCh$  $DFE FEXT REG EVEN12$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04900h$  $DFE FEXT REG EVEN13$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R04904h$  $DFE FEXT REG EVEN14$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap DC$
$$ND$  $23$  $22$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap DC$
$$ND$  $15$  $14$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap DC$
$$ND$  $7$  $6$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD0$  $RW$  $0h$  $$
$$DFE_DC_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R04908h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap DC$
$$ND$  $31$  $30$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_DC_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap DC$
$$ND$  $23$  $22$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_DC_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap DC$
$$ND$  $15$  $14$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_F0_D_TOP_O_SM_LANE[5:0]$  $13$  $8$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F0$
$$ND$  $7$  $6$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD1$  $RW$  $0h$  $$
$$DFE_F0_S_TOP_O_SM_LANE[5:0]$  $5$  $0$  $R0490Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F0$
$$ND$  $31$  $30$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_D_MID_O_SM_LANE[5:0]$  $29$  $24$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F0$
$$ND$  $23$  $22$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_S_MID_O_SM_LANE[5:0]$  $21$  $16$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F0$
$$ND$  $15$  $14$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_D_BOT_O_SM_LANE[5:0]$  $13$  $8$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F0$
$$ND$  $7$  $6$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD2$  $RW$  $0h$  $$
$$DFE_F0_S_BOT_O_SM_LANE[5:0]$  $5$  $0$  $R04910h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F0$
$$ND$  $31$  $30$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F1$
$$ND$  $23$  $22$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F1$
$$ND$  $15$  $14$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F1$
$$ND$  $7$  $6$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD3$  $RW$  $0h$  $$
$$DFE_F1_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R04914h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F1$
$$ND$  $31$  $30$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $RW$  $0h$  $$
$$DFE_F1_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F1$
$$ND$  $23$  $22$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $RW$  $0h$  $$
$$DFE_F1_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F1$
$$DFE_F1_TUNE_TOP_D_O_LANE[3:0]$  $15$  $12$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler TOP ODD Tap F1_TUNE$
$$DFE_F1_TUNE_TOP_S_O_LANE[3:0]$  $11$  $8$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler TOP ODD Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_D_O_LANE[3:0]$  $7$  $4$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler BOTTOM ODD Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_S_O_LANE[3:0]$  $3$  $0$  $R04918h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler BOTTOM ODD Tap F1_TUNE$
$$ND$  $31$  $30$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_D_TOP_O_SM_LANE[5:0]$  $29$  $24$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP ODD Tap F2$
$$ND$  $23$  $22$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_S_TOP_O_SM_LANE[5:0]$  $21$  $16$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP ODD Tap F2$
$$ND$  $15$  $14$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_D_MID_O_SM_LANE[5:0]$  $13$  $8$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE ODD Tap F2$
$$ND$  $7$  $6$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD5$  $RW$  $0h$  $$
$$DFE_F2_S_MID_O_SM_LANE[5:0]$  $5$  $0$  $R0491Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE ODD Tap F2$
$$ND$  $31$  $30$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F2_D_BOT_O_SM_LANE[5:0]$  $29$  $24$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM ODD Tap F2$
$$ND$  $23$  $22$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F2_S_BOT_O_SM_LANE[5:0]$  $21$  $16$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM ODD Tap F2$
$$ND$  $15$  $15$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F3_TOP_O_SM_LANE[6:0]$  $14$  $8$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F3$
$$ND$  $7$  $7$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD6$  $RW$  $0h$  $$
$$DFE_F3_MID_O_SM_LANE[6:0]$  $6$  $0$  $R04920h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F3$
$$ND$  $31$  $31$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F3_BOT_O_SM_LANE[6:0]$  $30$  $24$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F3$
$$ND$  $23$  $23$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_TOP_O_SM_LANE[6:0]$  $22$  $16$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap F4$
$$ND$  $15$  $15$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_MID_O_SM_LANE[6:0]$  $14$  $8$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap F4$
$$ND$  $7$  $7$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD7$  $RW$  $0h$  $$
$$DFE_F4_BOT_O_SM_LANE[6:0]$  $6$  $0$  $R04924h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap F4$
$$ND$  $31$  $30$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F5_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F5$
$$ND$  $23$  $22$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F5_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F5$
$$ND$  $15$  $14$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F6_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F6$
$$ND$  $7$  $6$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD8$  $RW$  $0h$  $$
$$DFE_F6_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R04928h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F6$
$$ND$  $31$  $30$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F7_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F7$
$$ND$  $23$  $22$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F7_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F7$
$$ND$  $15$  $14$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F8_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F8$
$$ND$  $7$  $6$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD9$  $RW$  $0h$  $$
$$DFE_F8_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R0492Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F8$
$$ND$  $31$  $30$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F9_MSB_O_SM_LANE[5:0]$  $29$  $24$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F9$
$$ND$  $23$  $22$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F9_LSB_O_SM_LANE[5:0]$  $21$  $16$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F9$
$$ND$  $15$  $14$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F10_MSB_O_SM_LANE[5:0]$  $13$  $8$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB ODD Tap F10$
$$ND$  $7$  $6$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD10$  $RW$  $0h$  $$
$$DFE_F10_LSB_O_SM_LANE[5:0]$  $5$  $0$  $R04930h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB ODD Tap F10$
$$ND$  $31$  $29$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F11_O_SM_LANE[4:0]$  $28$  $24$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F11$
$$ND$  $23$  $21$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F12_O_SM_LANE[4:0]$  $20$  $16$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F12$
$$ND$  $15$  $13$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F13_O_SM_LANE[4:0]$  $12$  $8$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F13$
$$ND$  $7$  $5$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD11$  $RW$  $0h$  $$
$$DFE_F14_O_SM_LANE[4:0]$  $4$  $0$  $R04934h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F14$
$$ND$  $31$  $29$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_F15_O_SM_LANE[4:0]$  $28$  $24$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F15$
$$ND$  $23$  $22$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF0_O_SM_LANE[5:0]$  $21$  $16$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF0$
$$ND$  $15$  $14$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF1_O_SM_LANE[5:0]$  $13$  $8$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF1$
$$ND$  $7$  $6$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD12$  $RW$  $0h$  $$
$$DFE_FF2_O_SM_LANE[5:0]$  $5$  $0$  $R04938h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF2$
$$ND$  $31$  $30$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF3_O_SM_LANE[5:0]$  $29$  $24$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF3$
$$ND$  $23$  $22$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF4_O_SM_LANE[5:0]$  $21$  $16$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF4$
$$ND$  $15$  $14$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_FF5_O_SM_LANE[5:0]$  $13$  $8$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap FF5$
$$ND$  $7$  $7$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD13$  $RW$  $0h$  $$
$$DFE_VREF_TOP_O_SM_LANE[6:0]$  $6$  $0$  $R0493Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP ODD Tap VREF$
$$ND$  $31$  $31$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_VREF_MID_O_SM_LANE[6:0]$  $30$  $24$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE ODD Tap VREF$
$$ND$  $23$  $23$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_VREF_BOT_O_SM_LANE[6:0]$  $22$  $16$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM ODD Tap VREF$
$$ND$  $15$  $14$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_F1P5_O_SM_LANE[5:0]$  $13$  $8$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap F1P5$
$$ND$  $7$  $7$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG ODD14$  $RW$  $0h$  $$
$$DFE_DC_E_O_SM_LANE[6:0]$  $6$  $0$  $R04940h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For ODD Tap DC_E$
$$ND$  $31$  $30$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap DC$
$$ND$  $23$  $22$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap DC$
$$ND$  $15$  $14$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap DC$
$$ND$  $7$  $6$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R04944h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap DC$
$$ND$  $31$  $30$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_DC_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap DC$
$$ND$  $23$  $22$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_DC_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap DC$
$$ND$  $15$  $14$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_F0_D_TOP_E_SM_LANE[5:0]$  $13$  $8$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F0$
$$ND$  $7$  $6$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN1$  $RW$  $0h$  $$
$$DFE_F0_S_TOP_E_SM_LANE[5:0]$  $5$  $0$  $R04948h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F0$
$$ND$  $31$  $30$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_D_MID_E_SM_LANE[5:0]$  $29$  $24$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F0$
$$ND$  $23$  $22$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_S_MID_E_SM_LANE[5:0]$  $21$  $16$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F0$
$$ND$  $15$  $14$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_D_BOT_E_SM_LANE[5:0]$  $13$  $8$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F0$
$$ND$  $7$  $6$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN2$  $RW$  $0h$  $$
$$DFE_F0_S_BOT_E_SM_LANE[5:0]$  $5$  $0$  $R0494Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F0$
$$ND$  $31$  $30$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F1$
$$ND$  $23$  $22$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F1$
$$ND$  $15$  $14$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F1$
$$ND$  $7$  $6$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN3$  $RW$  $0h$  $$
$$DFE_F1_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R04950h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F1$
$$ND$  $31$  $30$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $RW$  $0h$  $$
$$DFE_F1_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F1$
$$ND$  $23$  $22$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $RW$  $0h$  $$
$$DFE_F1_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F1$
$$DFE_F1_TUNE_TOP_D_E_LANE[3:0]$  $15$  $12$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler TOP EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_TOP_S_E_LANE[3:0]$  $11$  $8$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler TOP EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_D_E_LANE[3:0]$  $7$  $4$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In Scale For DATA Sampler BOTTOM EVEN Tap F1_TUNE$
$$DFE_F1_TUNE_BOT_S_E_LANE[3:0]$  $3$  $0$  $R04954h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Scale For Slicer Sampler BOTTOM EVEN Tap F1_TUNE$
$$ND$  $31$  $30$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_D_TOP_E_SM_LANE[5:0]$  $29$  $24$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler TOP EVEN Tap F2$
$$ND$  $23$  $22$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_S_TOP_E_SM_LANE[5:0]$  $21$  $16$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler TOP EVEN Tap F2$
$$ND$  $15$  $14$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_D_MID_E_SM_LANE[5:0]$  $13$  $8$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler MIDDLE EVEN Tap F2$
$$ND$  $7$  $6$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN5$  $RW$  $0h$  $$
$$DFE_F2_S_MID_E_SM_LANE[5:0]$  $5$  $0$  $R04958h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler MIDDLE EVEN Tap F2$
$$ND$  $31$  $30$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F2_D_BOT_E_SM_LANE[5:0]$  $29$  $24$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For DATA Sampler BOTTOM EVEN Tap F2$
$$ND$  $23$  $22$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F2_S_BOT_E_SM_LANE[5:0]$  $21$  $16$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For Slicer Sampler BOTTOM EVEN Tap F2$
$$ND$  $15$  $15$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F3_TOP_E_SM_LANE[6:0]$  $14$  $8$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F3$
$$ND$  $7$  $7$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN6$  $RW$  $0h$  $$
$$DFE_F3_MID_E_SM_LANE[6:0]$  $6$  $0$  $R0495Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F3$
$$ND$  $31$  $31$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F3_BOT_E_SM_LANE[6:0]$  $30$  $24$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F3$
$$ND$  $23$  $23$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_TOP_E_SM_LANE[6:0]$  $22$  $16$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap F4$
$$ND$  $15$  $15$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_MID_E_SM_LANE[6:0]$  $14$  $8$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap F4$
$$ND$  $7$  $7$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN7$  $RW$  $0h$  $$
$$DFE_F4_BOT_E_SM_LANE[6:0]$  $6$  $0$  $R04960h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap F4$
$$ND$  $31$  $30$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F5_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F5$
$$ND$  $23$  $22$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F5_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F5$
$$ND$  $15$  $14$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F6_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F6$
$$ND$  $7$  $6$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN8$  $RW$  $0h$  $$
$$DFE_F6_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R04964h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F6$
$$ND$  $31$  $30$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F7_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F7$
$$ND$  $23$  $22$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F7_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F7$
$$ND$  $15$  $14$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F8_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F8$
$$ND$  $7$  $6$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN9$  $RW$  $0h$  $$
$$DFE_F8_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R04968h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F8$
$$ND$  $31$  $30$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F9_MSB_E_SM_LANE[5:0]$  $29$  $24$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F9$
$$ND$  $23$  $22$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F9_LSB_E_SM_LANE[5:0]$  $21$  $16$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F9$
$$ND$  $15$  $14$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F10_MSB_E_SM_LANE[5:0]$  $13$  $8$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MSB EVEN Tap F10$
$$ND$  $7$  $6$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN10$  $RW$  $0h$  $$
$$DFE_F10_LSB_E_SM_LANE[5:0]$  $5$  $0$  $R0496Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For LSB EVEN Tap F10$
$$ND$  $31$  $29$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F11_E_SM_LANE[4:0]$  $28$  $24$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F11$
$$ND$  $23$  $21$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F12_E_SM_LANE[4:0]$  $20$  $16$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F12$
$$ND$  $15$  $13$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F13_E_SM_LANE[4:0]$  $12$  $8$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F13$
$$ND$  $7$  $5$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN11$  $RW$  $0h$  $$
$$DFE_F14_E_SM_LANE[4:0]$  $4$  $0$  $R04970h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F14$
$$ND$  $31$  $29$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_F15_E_SM_LANE[4:0]$  $28$  $24$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F15$
$$ND$  $23$  $22$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF0_E_SM_LANE[5:0]$  $21$  $16$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF0$
$$ND$  $15$  $14$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF1_E_SM_LANE[5:0]$  $13$  $8$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF1$
$$ND$  $7$  $6$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN12$  $RW$  $0h$  $$
$$DFE_FF2_E_SM_LANE[5:0]$  $5$  $0$  $R04974h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF2$
$$ND$  $31$  $30$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF3_E_SM_LANE[5:0]$  $29$  $24$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF3$
$$ND$  $23$  $22$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF4_E_SM_LANE[5:0]$  $21$  $16$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF4$
$$ND$  $15$  $14$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_FF5_E_SM_LANE[5:0]$  $13$  $8$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap FF5$
$$ND$  $7$  $7$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN13$  $RW$  $0h$  $$
$$DFE_VREF_TOP_E_SM_LANE[6:0]$  $6$  $0$  $R04978h$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For TOP EVEN Tap VREF$
$$ND$  $31$  $31$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_VREF_MID_E_SM_LANE[6:0]$  $30$  $24$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For MIDDLE EVEN Tap VREF$
$$ND$  $23$  $23$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_VREF_BOT_E_SM_LANE[6:0]$  $22$  $16$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For BOTTOM EVEN Tap VREF$
$$ND$  $15$  $14$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_F1P5_E_SM_LANE[5:0]$  $13$  $8$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap F1P5$
$$ND$  $7$  $7$  $R0497Ch$  $DFE TAP SIGN_MAGNITUDE READ BACK REG EVEN14$  $RW$  $0h$  $$
$$DFE_DC_E_E_SM_LANE[6:0]$  $6$  $0$  $R0497Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In Sign-magnitude Format For EVEN Tap DC_E$
$$DFE_DC_D_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R04980h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap DC$
$$DFE_DC_S_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R04980h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap DC$
$$DFE_DC_D_MID_O_2C_LANE[7:0]$  $15$  $8$  $R04980h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap DC$
$$DFE_DC_S_MID_O_2C_LANE[7:0]$  $7$  $0$  $R04980h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap DC$
$$DFE_DC_D_BOT_O_2C_LANE[7:0]$  $31$  $24$  $R04984h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap DC$
$$DFE_DC_S_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R04984h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap DC$
$$DFE_F0_D_TOP_O_2C_LANE[7:0]$  $15$  $8$  $R04984h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F0$
$$DFE_F0_S_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R04984h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F0$
$$DFE_F0_D_MID_O_2C_LANE[7:0]$  $31$  $24$  $R04988h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F0$
$$DFE_F0_S_MID_O_2C_LANE[7:0]$  $23$  $16$  $R04988h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F0$
$$DFE_F0_D_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R04988h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F0$
$$DFE_F0_S_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R04988h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F0$
$$DFE_F1_D_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R0498Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F1$
$$DFE_F1_S_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R0498Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F1$
$$DFE_F1_D_MID_O_2C_LANE[7:0]$  $15$  $8$  $R0498Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F1$
$$DFE_F1_S_MID_O_2C_LANE[7:0]$  $7$  $0$  $R0498Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F1$
$$DFE_F1_D_BOT_O_2C_LANE[7:0]$  $31$  $24$  $R04990h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F1$
$$DFE_F1_S_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R04990h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F1$
$$DFE_F2_D_TOP_O_2C_LANE[7:0]$  $15$  $8$  $R04990h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP ODD Tap F2$
$$DFE_F2_S_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R04990h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP ODD Tap F2$
$$DFE_F2_D_MID_O_2C_LANE[7:0]$  $31$  $24$  $R04994h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE ODD Tap F2$
$$DFE_F2_S_MID_O_2C_LANE[7:0]$  $23$  $16$  $R04994h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE ODD Tap F2$
$$DFE_F2_D_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R04994h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM ODD Tap F2$
$$DFE_F2_S_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R04994h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM ODD Tap F2$
$$DFE_F3_TOP_O_2C_LANE[7:0]$  $31$  $24$  $R04998h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F3$
$$DFE_F3_MID_O_2C_LANE[7:0]$  $23$  $16$  $R04998h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F3$
$$DFE_F3_BOT_O_2C_LANE[7:0]$  $15$  $8$  $R04998h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F3$
$$DFE_F4_TOP_O_2C_LANE[7:0]$  $7$  $0$  $R04998h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap F4$
$$DFE_F4_MID_O_2C_LANE[7:0]$  $31$  $24$  $R0499Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap F4$
$$DFE_F4_BOT_O_2C_LANE[7:0]$  $23$  $16$  $R0499Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap F4$
$$DFE_F5_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R0499Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F5$
$$DFE_F5_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R0499Ch$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F5$
$$DFE_F6_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R049A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F6$
$$DFE_F6_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R049A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F6$
$$DFE_F7_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R049A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F7$
$$DFE_F7_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R049A0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F7$
$$DFE_F8_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R049A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F8$
$$DFE_F8_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R049A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F8$
$$DFE_F9_MSB_O_2C_LANE[7:0]$  $15$  $8$  $R049A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F9$
$$DFE_F9_LSB_O_2C_LANE[7:0]$  $7$  $0$  $R049A4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F9$
$$DFE_F10_MSB_O_2C_LANE[7:0]$  $31$  $24$  $R049A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB ODD Tap F10$
$$DFE_F10_LSB_O_2C_LANE[7:0]$  $23$  $16$  $R049A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB ODD Tap F10$
$$DFE_F11_O_2C_LANE[7:0]$  $15$  $8$  $R049A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F11$
$$DFE_F12_O_2C_LANE[7:0]$  $7$  $0$  $R049A8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F12$
$$DFE_F13_O_2C_LANE[7:0]$  $31$  $24$  $R049ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F13$
$$DFE_F14_O_2C_LANE[7:0]$  $23$  $16$  $R049ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F14$
$$DFE_F15_O_2C_LANE[7:0]$  $15$  $8$  $R049ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F15$
$$DFE_FF0_O_2C_LANE[7:0]$  $7$  $0$  $R049ACh$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF0$
$$DFE_FF1_O_2C_LANE[7:0]$  $31$  $24$  $R049B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF1$
$$DFE_FF2_O_2C_LANE[7:0]$  $23$  $16$  $R049B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF2$
$$DFE_FF3_O_2C_LANE[7:0]$  $15$  $8$  $R049B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF3$
$$DFE_FF4_O_2C_LANE[7:0]$  $7$  $0$  $R049B0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF4$
$$DFE_FF5_O_2C_LANE[7:0]$  $31$  $24$  $R049B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap FF5$
$$DFE_VREF_TOP_O_2C_LANE[7:0]$  $23$  $16$  $R049B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP ODD Tap VREF$
$$DFE_VREF_MID_O_2C_LANE[7:0]$  $15$  $8$  $R049B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE ODD Tap VREF$
$$DFE_VREF_BOT_O_2C_LANE[7:0]$  $7$  $0$  $R049B4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM ODD Tap VREF$
$$DFE_F1P5_O_2C_LANE[7:0]$  $31$  $24$  $R049B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap F1P5$
$$DFE_DC_E_O_2C_LANE[7:0]$  $23$  $16$  $R049B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG ODD14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For ODD Tap DC_E$
$$ND$  $15$  $0$  $R049B8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $RW$  $0h$  $$
$$DFE_DC_D_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R049BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap DC$
$$DFE_DC_S_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R049BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap DC$
$$DFE_DC_D_MID_E_2C_LANE[7:0]$  $15$  $8$  $R049BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN0$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap DC$
$$DFE_DC_S_MID_E_2C_LANE[7:0]$  $7$  $0$  $R049BCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap DC$
$$DFE_DC_D_BOT_E_2C_LANE[7:0]$  $31$  $24$  $R049C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap DC$
$$DFE_DC_S_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R049C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap DC$
$$DFE_F0_D_TOP_E_2C_LANE[7:0]$  $15$  $8$  $R049C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN1$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F0$
$$DFE_F0_S_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R049C0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F0$
$$DFE_F0_D_MID_E_2C_LANE[7:0]$  $31$  $24$  $R049C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F0$
$$DFE_F0_S_MID_E_2C_LANE[7:0]$  $23$  $16$  $R049C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F0$
$$DFE_F0_D_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R049C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN2$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F0$
$$DFE_F0_S_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R049C4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F0$
$$DFE_F1_D_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R049C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F1$
$$DFE_F1_S_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R049C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F1$
$$DFE_F1_D_MID_E_2C_LANE[7:0]$  $15$  $8$  $R049C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN3$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F1$
$$DFE_F1_S_MID_E_2C_LANE[7:0]$  $7$  $0$  $R049C8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F1$
$$DFE_F1_D_BOT_E_2C_LANE[7:0]$  $31$  $24$  $R049CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F1$
$$DFE_F1_S_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R049CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F1$
$$DFE_F2_D_TOP_E_2C_LANE[7:0]$  $15$  $8$  $R049CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN4$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler TOP EVEN Tap F2$
$$DFE_F2_S_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R049CCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler TOP EVEN Tap F2$
$$DFE_F2_D_MID_E_2C_LANE[7:0]$  $31$  $24$  $R049D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler MIDDLE EVEN Tap F2$
$$DFE_F2_S_MID_E_2C_LANE[7:0]$  $23$  $16$  $R049D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler MIDDLE EVEN Tap F2$
$$DFE_F2_D_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R049D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN5$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For DATA Sampler BOTTOM EVEN Tap F2$
$$DFE_F2_S_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R049D0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For Slicer Sampler BOTTOM EVEN Tap F2$
$$DFE_F3_TOP_E_2C_LANE[7:0]$  $31$  $24$  $R049D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F3$
$$DFE_F3_MID_E_2C_LANE[7:0]$  $23$  $16$  $R049D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F3$
$$DFE_F3_BOT_E_2C_LANE[7:0]$  $15$  $8$  $R049D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN6$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F3$
$$DFE_F4_TOP_E_2C_LANE[7:0]$  $7$  $0$  $R049D4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap F4$
$$DFE_F4_MID_E_2C_LANE[7:0]$  $31$  $24$  $R049D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap F4$
$$DFE_F4_BOT_E_2C_LANE[7:0]$  $23$  $16$  $R049D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap F4$
$$DFE_F5_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R049D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN7$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F5$
$$DFE_F5_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R049D8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F5$
$$DFE_F6_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R049DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F6$
$$DFE_F6_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R049DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F6$
$$DFE_F7_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R049DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN8$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F7$
$$DFE_F7_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R049DCh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F7$
$$DFE_F8_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R049E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F8$
$$DFE_F8_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R049E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F8$
$$DFE_F9_MSB_E_2C_LANE[7:0]$  $15$  $8$  $R049E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN9$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F9$
$$DFE_F9_LSB_E_2C_LANE[7:0]$  $7$  $0$  $R049E0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F9$
$$DFE_F10_MSB_E_2C_LANE[7:0]$  $31$  $24$  $R049E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MSB EVEN Tap F10$
$$DFE_F10_LSB_E_2C_LANE[7:0]$  $23$  $16$  $R049E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For LSB EVEN Tap F10$
$$DFE_F11_E_2C_LANE[7:0]$  $15$  $8$  $R049E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN10$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F11$
$$DFE_F12_E_2C_LANE[7:0]$  $7$  $0$  $R049E4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F12$
$$DFE_F13_E_2C_LANE[7:0]$  $31$  $24$  $R049E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F13$
$$DFE_F14_E_2C_LANE[7:0]$  $23$  $16$  $R049E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F14$
$$DFE_F15_E_2C_LANE[7:0]$  $15$  $8$  $R049E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN11$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F15$
$$DFE_FF0_E_2C_LANE[7:0]$  $7$  $0$  $R049E8h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF0$
$$DFE_FF1_E_2C_LANE[7:0]$  $31$  $24$  $R049ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF1$
$$DFE_FF2_E_2C_LANE[7:0]$  $23$  $16$  $R049ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF2$
$$DFE_FF3_E_2C_LANE[7:0]$  $15$  $8$  $R049ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN12$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF3$
$$DFE_FF4_E_2C_LANE[7:0]$  $7$  $0$  $R049ECh$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF4$
$$DFE_FF5_E_2C_LANE[7:0]$  $31$  $24$  $R049F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap FF5$
$$DFE_VREF_TOP_E_2C_LANE[7:0]$  $23$  $16$  $R049F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For TOP EVEN Tap VREF$
$$DFE_VREF_MID_E_2C_LANE[7:0]$  $15$  $8$  $R049F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN13$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For MIDDLE EVEN Tap VREF$
$$DFE_VREF_BOT_E_2C_LANE[7:0]$  $7$  $0$  $R049F0h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For BOTTOM EVEN Tap VREF$
$$DFE_F1P5_E_2C_LANE[7:0]$  $31$  $24$  $R049F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap F1P5$
$$DFE_DC_E_E_2C_LANE[7:0]$  $23$  $16$  $R049F4h$  $DFE TAP 2'S COMPLIMENT READ BACK REG EVEN14$  $R$  $Vh$  $DFE Tap Read Back In 2's Complement Format For EVEN Tap DC_E$
$$ND$  $15$  $0$  $R049F4h$  $EOM ERROR COUNT$  $RW$  $0h$  $$
$$EOM_ERR_CNT_TOP_P_LANE[31:0]$  $31$  $0$  $R04A00h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Top Positive Eye$
$$EOM_ERR_CNT_MID_P_LANE[31:0]$  $31$  $0$  $R04A04h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Mid Positive Eye$
$$EOM_ERR_CNT_BOT_P_LANE[31:0]$  $31$  $0$  $R04A08h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Bot Positive Eye$
$$EOM_ERR_CNT_TOP_N_LANE[31:0]$  $31$  $0$  $R04A0Ch$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Top Negative Eye$
$$EOM_ERR_CNT_MID_N_LANE[31:0]$  $31$  $0$  $R04A10h$  $EOM ERROR COUNT$  $R$  $Vh$  $Error Count For Mid Negative Eye$
$$EOM_ERR_CNT_BOT_N_LANE[31:0]$  $31$  $0$  $R04A14h$  $EOM VALID COUNT$  $R$  $Vh$  $Error Count For Bot Negative Eye$
$$EOM_VLD_CNT_TOP_P_LANE[31:0]$  $31$  $0$  $R04A20h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Top Positive Eye$
$$EOM_VLD_CNT_MID_P_LANE[31:0]$  $31$  $0$  $R04A24h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Mid Positive Eye$
$$EOM_VLD_CNT_BOT_P_LANE[31:0]$  $31$  $0$  $R04A28h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Bot Positive Eye$
$$EOM_VLD_CNT_TOP_N_LANE[31:0]$  $31$  $0$  $R04A2Ch$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Top Negative Eye$
$$EOM_VLD_CNT_MID_N_LANE[31:0]$  $31$  $0$  $R04A30h$  $EOM VALID COUNT$  $R$  $Vh$  $Valid Count For Mid Negative Eye$
$$EOM_VLD_CNT_BOT_N_LANE[31:0]$  $31$  $0$  $R04A34h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Bot Negative Eye$
$$ND$  $31$  $24$  $R04A38h$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_P_LANE[39:32]$  $23$  $16$  $R04A38h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Top Positive Eye$
$$EOM_VLD_CNT_MID_P_LANE[39:32]$  $15$  $8$  $R04A38h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Mid Positive Eye$
$$EOM_VLD_CNT_BOT_P_LANE[39:32]$  $7$  $0$  $R04A38h$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Bot Positive Eye$
$$ND$  $31$  $24$  $R04A3Ch$  $EOM VALID COUNT MSB$  $RW$  $0h$  $$
$$EOM_VLD_CNT_TOP_N_LANE[39:32]$  $23$  $16$  $R04A3Ch$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Top Negative Eye$
$$EOM_VLD_CNT_MID_N_LANE[39:32]$  $15$  $8$  $R04A3Ch$  $EOM VALID COUNT MSB$  $R$  $Vh$  $Valid Count For Mid Negative Eye$
$$EOM_VLD_CNT_BOT_N_LANE[39:32]$  $7$  $0$  $R04A3Ch$  $EOM CONTROL REG$  $R$  $Vh$  $Valid Count For Bot Negative Eye$
$$ND$  $31$  $11$  $R04A40h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R04A40h$  $EOM CONTROL REG$  $RW$  $0h$  $$
$$ND$  $31$  $13$  $R04A44h$  $Lane Margin Reigster$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$LOCAL_FIELD_FORCE_LANE$  $26$  $26$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All 32 Local PHY Control And Status Bits To Use Register Value.$
$$LOCAL_TX_INIT_FORCE_LANE$  $25$  $25$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Tx_init Status Bit To Use Register Value.$
$$LOCAL_TRAIN_COMP_FORCE_LANE$  $24$  $24$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force Train_comp Status Bit To Use Register Value.$
$$LOCAL_ERROR_FIELD_FORCE_LANE$  $23$  $23$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force All Error Response Field To Use Register Value.$
$$LOCAL_STATUS_FIELD_FORCE_LANE$  $22$  $22$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Status Field To Use Register Value.$
$$LOCAL_CTRL_FIELD_FORCE_LANE$  $21$  $21$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Force 6 Bits Local Control Field And 2 Bit Local Control Field Reset To Use Register Value.$
$$DME_ENC_EN_LANE$  $17$  $17$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Enable.$
$$ND$  $16$  $14$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $$
$$LOCAL_RD_REQ_LANE$  $8$  $8$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Update Local_ctrl_bits_rd And Local_status_bits_rd$
$$LOCAL_BALANCE_CAL_EN_LANE$  $7$  $7$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $DME Encoder Balance Bit Hardware Calculation Enable.$
$$LOCAL_ERROR_EN_LANE$  $6$  $6$  $R05000h$  $DME Encoder Register 0$  $RW$  $1h$  $Enable Error Response TTIU.$
$$LOCAL_FIELD_VALID_LANE$  $5$  $5$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Field Valid$
$$LOCAL_TX_INIT_VALID_LANE$  $4$  $4$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local TX Init Valid$
$$LOCAL_TRAIN_COMP_VALID_LANE$  $3$  $3$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Train Complete Valid$
$$LOCAL_ERROR_FIELD_VALID_LANE$  $2$  $2$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Error Field Valid$
$$LOCAL_STATUS_FIELD_VALID_LANE$  $1$  $1$  $R05000h$  $DME Encoder Register 0$  $RW$  $0h$  $Local Status Field Valid$
$$LOCAL_CTRL_FIELD_VALID_LANE$  $0$  $0$  $R05000h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Field Valid$
$$LOCAL_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R05004h$  $DME Encoder Register 1$  $RW$  $0h$  $Local Control Bits To Be Sent To Remote PHY. $
$$LOCAL_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R05004h$  $DME Encoder Register 2$  $RW$  $0h$  $Local Status Bits To Be Sent To Remote PHY.$
$$ND$  $31$  $31$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$REMOTE_RD_REQ_LANE$  $23$  $23$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $Update Remote_ctrl_bits And Remote_status Bits$
$$ND$  $15$  $15$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0500Ch$  $DME Decoder Register 0$  $RW$  $0h$  $$
$$REMOTE_CTRL_BITS_LANE[15:0]$  $31$  $16$  $R05010h$  $DME Decoder Register 1$  $R$  $Vh$  $Remote Control Bits Value$
$$REMOTE_STATUS_BITS_LANE[15:0]$  $15$  $0$  $R05010h$  $TX Training Interface Register 0$  $R$  $Vh$  $Remote Status Bits Value$
$$PIN_TRAIN_COMPLETE_TYPE_LANE$  $28$  $28$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $PIN_TX_TRAIN_COMPELTE And PIN_RX_TRAIN_COMPLETE Type$
$$REMOTE_STATUS_RECHK_EN_LANE$  $27$  $27$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $Re-check Remote PHY Status$
$$TX_TRAIN_CHK_INIT_LANE$  $25$  $25$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $Tx Train INIT Bit Check Enable$
$$PATTERN_LOCK_LOST_TIMEOUT_EN_LANE$  $24$  $24$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $Pattern Lock Lost Timeout Enable$
$$FRAME_DET_MAX_TIME_LANE[3:0]$  $23$  $20$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $Maximum Wait Time For Frame Detection$
$$ND$  $18$  $18$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$LINK_TRAIN_MODE_LANE$  $16$  $16$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $Special TX Training Mode$
$$ND$  $15$  $13$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$TX_TRAIN_START_WAIT_TIME_LANE[1:0]$  $12$  $11$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $TX Training Start Wait Time$
$$TRX_TRAIN_TIMEOUT_EN_LANE$  $10$  $10$  $R05014h$  $TX Training Interface Register 0$  $RW$  $1h$  $TX/RX Training Timeout Enable$
$$ND$  $9$  $9$  $R05014h$  $TX Training Interface Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$TRX_TRAIN_TIMER_LANE[12:0]$  $28$  $16$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0bb7h$  $TX Training Maximum Time$
$$ND$  $15$  $15$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05018h$  $TX Training Interface Register 1$  $RW$  $0h$  $$
$$RX_TRAIN_TIMER_LANE[12:0]$  $12$  $0$  $R05018h$  $TX Training Interface Register 2$  $RW$  $0013h$  $RX Train Maximum Timer$
$$LOCAL_CTRL_FM_REG_EN_LANE$  $31$  $31$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $Local Control From Register Enable.$
$$ND$  $30$  $30$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $$
$$PIN_TX_TRAIN_ERROR_LANE[1:0]$  $14$  $13$  $R0501Ch$  $TX Training Interface Register 2$  $RW$  $0h$  $PIN_TX_TRAIN_ERROR$
$$ND$  $30$  $30$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R05020h$  $TX Training Interface Register 3$  $RW$  $0h$  $$
$$REMOTE_TRAIN_COMP_RD_LANE$  $8$  $8$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $Remote PHY Train Complete Status$
$$LOCAL_TRAIN_COMP_RD_LANE$  $7$  $7$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $Local PHY Train Complete Status$
$$TX_TRAIN_COMPLETE_LANE$  $6$  $6$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Training Complete Status$
$$TX_TRAIN_FAILED_LANE$  $5$  $5$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Training Failed Status$
$$RX_TRAIN_COMPLETE_LANE$  $4$  $4$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $RX Training Complete Status$
$$RX_TRAIN_FAILED_LANE$  $3$  $3$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $RX Training Falied Status$
$$TX_TRAIN_ERROR_LANE[1:0]$  $2$  $1$  $R05020h$  $TX Training Interface Register 3$  $R$  $Vh$  $TX Train Error Information$
$$TRX_TRAIN_TIMEOUT_LANE$  $0$  $0$  $R05020h$  $TX Training Pattern Register 0$  $R$  $Vh$  $TX/RX Training Timeout Flag$
$$TX_TRAIN_PAT_EN_LANE$  $26$  $26$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Tx Train Pattern Enable.$
$$ND$  $25$  $19$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_TWO_ZERO_LANE$  $18$  $18$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $1h$  $Enable To Set Last Two Bits Of TX Training Pattern To 0$
$$TX_TRAIN_PAT_TOGGLE_LANE$  $16$  $16$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Toggle TX Training Pattern In Each Training Frame$
$$ND$  $15$  $12$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $$
$$ETHERNET_MODE_LANE[1:0]$  $11$  $10$  $R05024h$  $TX Training Pattern Register 0$  $RW$  $0h$  $Ethernet Mode Enable$
$$TRAIN_PAT_NUM_LANE[9:0]$  $9$  $0$  $R05024h$  $TX Training Driver Register 0$  $RW$  $42h$  $Training Patten Number Including Frame Marker.$
$$TX_POWER_PROTECT_EN_LANE$  $31$  $31$  $R05028h$  $TX Training Driver Register 0$  $RW$  $1h$  $Tx Power Protection Enable$
$$TX_POWER_MAX_LANE[6:0]$  $30$  $24$  $R05028h$  $TX Training Driver Register 0$  $RW$  $3fh$  $Tx Maximum Power$
$$TX_AMP_MIN_LANE[6:0]$  $14$  $8$  $R05028h$  $TX Training Driver Register 0$  $RW$  $25h$  $TX Amplitude Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R05028h$  $TX Training Driver Register 0$  $RW$  $0h$  $$
$$TX_AMP_MAX_LANE[6:0]$  $6$  $0$  $R05028h$  $TX Training Driver Register 1$  $RW$  $3fh$  $TX Amplitude Maximum Index Used For TX Training$
$$ND$  $31$  $31$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MIN_LANE[4:0]$  $28$  $24$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 1 Minimum Index Used For TX Training$
$$ND$  $23$  $23$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH1_MAX_LANE[4:0]$  $20$  $16$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0fh$  $TX Emphasis 1 Maximum Index Used For TX Training$
$$ND$  $15$  $15$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MIN_LANE[4:0]$  $12$  $8$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $TX Emphasis 0 Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0502Ch$  $TX Training Driver Register 1$  $RW$  $0h$  $$
$$TX_EMPH0_MAX_LANE[4:0]$  $4$  $0$  $R0502Ch$  $TX Training Driver Register 2$  $RW$  $0fh$  $TX Emphasis 0 Maximum Index Used For TX Training$
$$ND$  $31$  $23$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_VMA_PROTECT_EN_LANE$  $21$  $21$  $R05030h$  $TX Training Driver Register 2$  $RW$  $1h$  $TX Voltage Modulation Amplitude Protection Enable$
$$TX_VMA_MIN_LANE[4:0]$  $20$  $16$  $R05030h$  $TX Training Driver Register 2$  $RW$  $6h$  $TX Minimum Voltage Modulation Amplitude$
$$ND$  $15$  $15$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MIN_LANE[4:0]$  $12$  $8$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $TX Emphasis 2 Minimum Index Used For TX Training$
$$ND$  $7$  $7$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05030h$  $TX Training Driver Register 2$  $RW$  $0h$  $$
$$TX_EMPH2_MAX_LANE[4:0]$  $4$  $0$  $R05030h$  $TX Training Driver Register 3$  $RW$  $06h$  $TX Emphasis 2 Maximum Index Used For TX Training$
$$ND$  $31$  $24$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05034h$  $TX Training Driver Register 3$  $RW$  $0h$  $$
$$LOCAL_TX_PRESET_INDEX_LANE[3:0]$  $7$  $4$  $R05034h$  $TX Training Driver Register 3$  $RW$  $2h$  $Local TX Coefficient Preset Index $
$$TX_COE_FM_PIN_PCIE3_EN_LANE$  $2$  $2$  $R05034h$  $TX Training Driver Register 3$  $RW$  $1h$  $Tx Coefficient From Pin Enable For PCIE3 Mode.$
$$ND$  $31$  $31$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH2_LANE[4:0]$  $28$  $24$  $R05038h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Pre 2 Emphasis During TX Training$
$$ND$  $23$  $23$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH1_LANE[4:0]$  $20$  $16$  $R05038h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Post Emphasis During TX Training$
$$ND$  $15$  $15$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_EMPH0_LANE[4:0]$  $12$  $8$  $R05038h$  $TX Training Driver Register 4$  $R$  $Vh$  $TX Pre Emphasis During TX Training$
$$ND$  $7$  $7$  $R05038h$  $TX Training Driver Register 4$  $RW$  $0h$  $$
$$FM_TRAIN_TX_AMP_LANE[6:0]$  $6$  $0$  $R05038h$  $TX Training Default 1$  $R$  $Vh$  $TX Amplitude During TX Training$
$$ND$  $31$  $23$  $R0503Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT3_LANE[6:0]$  $22$  $16$  $R0503Ch$  $TX Training Default 1$  $RW$  $2fh$  $TX Main Cursor$
$$ND$  $15$  $15$  $R0503Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT2_LANE[6:0]$  $14$  $8$  $R0503Ch$  $TX Training Default 1$  $RW$  $2fh$  $TX Main Cursor$
$$ND$  $7$  $7$  $R0503Ch$  $TX Training Default 1$  $RW$  $0h$  $$
$$TX_AMP_DEFAULT1_LANE[6:0]$  $6$  $0$  $R0503Ch$  $TX Training Default 2$  $RW$  $3fh$  $TX Main Cursor$
$$ND$  $31$  $21$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT3_LANE[4:0]$  $20$  $16$  $R05040h$  $TX Training Default 2$  $RW$  $0Fh$  $TX Pre Cursor$
$$ND$  $15$  $15$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT2_LANE[4:0]$  $12$  $8$  $R05040h$  $TX Training Default 2$  $RW$  $09h$  $TX Pre Cursor$
$$ND$  $7$  $7$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05040h$  $TX Training Default 2$  $RW$  $0h$  $$
$$TX_EMPH0_DEFAULT1_LANE[4:0]$  $4$  $0$  $R05040h$  $TX Training Default 3$  $RW$  $0h$  $TX Pre Cursor$
$$ND$  $31$  $21$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT3_LANE[4:0]$  $20$  $16$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $TX Post Cursor$
$$ND$  $15$  $15$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT2_LANE[4:0]$  $12$  $8$  $R05044h$  $TX Training Default 3$  $RW$  $06h$  $TX Post Cursor$
$$ND$  $7$  $7$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05044h$  $TX Training Default 3$  $RW$  $0h$  $$
$$TX_EMPH1_DEFAULT1_LANE[4:0]$  $4$  $0$  $R05044h$  $TX Training Default 4$  $RW$  $0h$  $TX Post Cursor$
$$ND$  $31$  $21$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT3_LANE[4:0]$  $20$  $16$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $15$  $15$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT2_LANE[4:0]$  $12$  $8$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $7$  $7$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05048h$  $TX Training Default 4$  $RW$  $0h$  $$
$$TX_EMPH2_DEFAULT1_LANE[4:0]$  $4$  $0$  $R05048h$  $PRBS Train Control$  $RW$  $0h$  $TX Pre 2 Cursor$
$$ND$  $31$  $16$  $R0504Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0504Ch$  $PRBS Train Control$  $RW$  $0h$  $$
$$TRAIN_PRBS_CHECK_EN_LANE$  $3$  $3$  $R0504Ch$  $PRBS Train Control$  $RW$  $0h$  $PRBS Train Check Data Enable$
$$ND$  $2$  $0$  $R0504Ch$  $TRX Training Result0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R05054h$  $TRX Training Result0$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R05058h$  $TRX Training Result1$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0505Ch$  $Clock Enable And Reset$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $$
$$RX_TRAIN_COMPLETE_ISR_LANE$  $17$  $17$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt. $
$$TX_TRAIN_COMPLETE_ISR_LANE$  $16$  $16$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt.$
$$LOCAL_FIELD_DONE_ISR_LANE$  $15$  $15$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt$
$$LOCAL_CTRL_VALID_ISR_LANE$  $14$  $14$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt.$
$$LOCAL_STATUS_VALID_ISR_LANE$  $13$  $13$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt.$
$$LOCAL_ERROR_VALID_ISR_LANE$  $12$  $12$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt.$
$$LOCAL_TRAIN_COMP_ISR_LANE$  $11$  $11$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt.$
$$LOCAL_TX_INIT_ISR_LANE$  $10$  $10$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt.$
$$REMOTE_TRAIN_COMP_ISR_LANE$  $9$  $9$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt. $
$$REMOTE_TX_INIT_ISR_LANE$  $8$  $8$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt.$
$$REMOTE_ERROR_VALID_ISR_LANE$  $7$  $7$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt. $
$$REMOTE_STATUS_VALID_ISR_LANE$  $6$  $6$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt.$
$$REMOTE_CTRL_VALID_ISR_LANE$  $5$  $5$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt. $
$$REMOTE_BALANCE_ERR_ISR_LANE$  $4$  $4$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt. $
$$DME_DEC_ERROR_ISR_LANE$  $3$  $3$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt. $
$$FRAME_DET_TIMEOUT_ISR_LANE$  $2$  $2$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt.$
$$TRX_TRAIN_TIMEOUT_ISR_LANE$  $1$  $1$  $R05060h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt.$
$$STATUS_DET_TIMEOUT_ISR_LANE$  $0$  $0$  $R05060h$  $Interrupt 1$  $RW$  $0h$  $Status Detection Timeout Interrupt.$
$$ND$  $31$  $31$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $$
$$RX_TRAIN_COMPLETE_MASK_LANE$  $17$  $17$  $R05064h$  $Interrupt 1$  $RW$  $1h$  $Rx Train Complete Interrupt Mask$
$$TX_TRAIN_COMPLETE_MASK_LANE$  $16$  $16$  $R05064h$  $Interrupt 1$  $RW$  $1h$  $Tx Train Complete Interrupt Mask$
$$LOCAL_FIELD_DONE_MASK_LANE$  $15$  $15$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Field Done Interrupt Mask.$
$$LOCAL_CTRL_VALID_MASK_LANE$  $14$  $14$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Control Field Valid Interrupt Mask.$
$$LOCAL_STATUS_VALID_MASK_LANE$  $13$  $13$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Status Field Valid Interrupt Mask$
$$LOCAL_ERROR_VALID_MASK_LANE$  $12$  $12$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Mask.$
$$LOCAL_TRAIN_COMP_MASK_LANE$  $11$  $11$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Mask$
$$LOCAL_TX_INIT_MASK_LANE$  $10$  $10$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Local Phy Tx Train Initializating Done Interrupt Mask$
$$REMOTE_TRAIN_COMP_MASK_LANE$  $9$  $9$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Mask$
$$REMOTE_TX_INIT_MASK_LANE$  $8$  $8$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Mask$
$$REMOTE_ERROR_VALID_MASK_LANE$  $7$  $7$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Mask.$
$$REMOTE_STATUS_VALID_MASK_LANE$  $6$  $6$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Status Field Valid Interrupt Mask.$
$$REMOTE_CTRL_VALID_MASK_LANE$  $5$  $5$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote Control Field Valid Interrupt Mask.$
$$REMOTE_BALANCE_ERR_MASK_LANE$  $4$  $4$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Remote TTIU Balance Bit Error Interrupt Mask.$
$$DME_DEC_ERROR_MASK_LANE$  $3$  $3$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Dme Decoder Error Interrupt Mask.$
$$FRAME_DET_TIMEOUT_MASK_LANE$  $2$  $2$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Frame Detection Timeout Interrupt Mask.$
$$TRX_TRAIN_TIMEOUT_MASK_LANE$  $1$  $1$  $R05064h$  $Interrupt 1$  $RW$  $0h$  $Trx Training Timeout Interrupt Mask.$
$$STATUS_DET_TIMEOUT_MASK_LANE$  $0$  $0$  $R05064h$  $Interrupt 0$  $RW$  $0h$  $Status Detection Timeout Interrupt Mask. $
$$ND$  $31$  $31$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $$
$$RX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $17$  $17$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Rx Train Complete Interrupt Clear$
$$TX_TRAIN_COMPLETE_ISR_CLEAR_LANE$  $16$  $16$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Tx Train Complete Interrupt Clear$
$$LOCAL_FIELD_DONE_ISR_CLEAR_LANE$  $15$  $15$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Field Done Interrupt Clear$
$$LOCAL_CTRL_VALID_ISR_CLEAR_LANE$  $14$  $14$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Control Field Valid Interrupt Clear$
$$LOCAL_STATUS_VALID_ISR_CLEAR_LANE$  $13$  $13$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Status Field Valid Interrupt Clear$
$$LOCAL_ERROR_VALID_ISR_CLEAR_LANE$  $12$  $12$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Error Response Field Valid Interrupt Clear$
$$LOCAL_TRAIN_COMP_ISR_CLEAR_LANE$  $11$  $11$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Complete Interrupt Clear$
$$LOCAL_TX_INIT_ISR_CLEAR_LANE$  $10$  $10$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Local Phy Tx Train Initialization Done Interrupt Clear$
$$REMOTE_TRAIN_COMP_ISR_CLEAR_LANE$  $9$  $9$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Complete Interrupt Clear$
$$REMOTE_TX_INIT_ISR_CLEAR_LANE$  $8$  $8$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Phy Tx Train Initializating Done Interrupt Clear$
$$REMOTE_ERROR_VALID_ISR_CLEAR_LANE$  $7$  $7$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Error Response Field Valide Interrupt Clear$
$$REMOTE_STATUS_VALID_ISR_CLEAR_LANE$  $6$  $6$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Status Field Valid Interrupt Clear$
$$REMOTE_CTRL_VALID_ISR_CLEAR_LANE$  $5$  $5$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Control Field Valid Interrupt Clear$
$$REMOTE_BALANCE_ERR_ISR_CLEAR_LANE$  $4$  $4$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Remote Ttiu Balance Bit Error Interrupt Clear$
$$DME_DEC_ERROR_ISR_CLEAR_LANE$  $3$  $3$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Dme Decoder Error Interrupt Clear$
$$FRAME_DET_TIMEOUT_ISR_CLEAR_LANE$  $2$  $2$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Frame Detection Timeout Interrupt Clear$
$$TRX_TRAIN_TIMEOUT_ISR_CLEAR_LANE$  $1$  $1$  $R05068h$  $Interrupt 0$  $RW$  $0h$  $Tx/Rx Training Timeout Interrupt Clear$
$$STATUS_DET_TIMEOUT_ISR_CLEAR_LANE$  $0$  $0$  $R05068h$  $Tx Emphasis Control0$  $RW$  $0h$  $Status Detection Timeout Interrupt Clear$
$$ND$  $31$  $31$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0506Ch$  $Tx Emphasis Control0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R05070h$  $Tx Emphasis Control1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05074h$  $Tx Emphasis Control2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05078h$  $Tx Emphasis Control3$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0507Ch$  $Tx _training_pattern_reg1$  $RW$  $0h$  $$
$$TRAIN_PAT_NUM_RX_LANE[9:0]$  $25$  $16$  $R0507Ch$  $Tx _training_pattern_reg1$  $RW$  $42h$  $Training Patten Number Including Frame Marker In RX$
$$ND$  $15$  $10$  $R0507Ch$  $Tx _training_pattern_reg1$  $RW$  $0h$  $$
$$TX_TRAIN_PAT_NUM_LANE[9:0]$  $9$  $0$  $R0507Ch$  $TX Training Control Register 0$  $RW$  $42h$  $Training Patten Number on TX side  Including Frame Marker.$
$$ND$  $31$  $18$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $$
$$PCIE_MODE_LANE$  $10$  $10$  $R05080h$  $TX Training Control Register 0$  $RW$  $0h$  $Pice mode is enable during tx training $
$$ND$  $31$  $11$  $R05084h$  $TX Training Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $15$  $R05088h$  $TX Training Control Register 2$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R05088h$  $TX Training Control Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$PCIE_GEN12_SEL_LANE$  $13$  $13$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $1h$  $PCIe/USB3 Gen1/2 Mode Select$
$$ND$  $7$  $7$  $R0508Ch$  $Tx Emphasis Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $13$  $R05090h$  $Tx Emphasis Control Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05090h$  $Tx Emphasis Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R05098h$  $Tx Amplitude Control Register 1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R05104h$  $Rx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$PLL_RS_INIT_FOFFS_LANE[15:0]$  $15$  $0$  $R05104h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $Initial RX Frequency Offset$
$$ND$  $25$  $20$  $R05108h$  $Rx Side PLL Lane Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $0$  $R05110h$  $Rx Side PLL Lane Register 5$  $RW$  $0h$  $$
$$ND$  $12$  $0$  $R05114h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$PLL_RS_DTX_FOFFSET_SEL_LANE$  $28$  $28$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Frequency Offset Selection For Rx Side PLL$
$$ND$  $25$  $25$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$PLL_RS_DTX_CLAMPING_TRIGGER_LANE$  $22$  $22$  $R05118h$  $Rx Side PLL Lane Register 6$  $R$  $Vh$  $DTX Clamping Trigger$
$$PLL_RS_DTX_CLAMPING_EN_LANE$  $21$  $21$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Enable$
$$PLL_RS_DTX_CLAMPING_TRIGGER_CLEAR_LANE$  $20$  $20$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$PLL_RS_DTX_CLAMPING_SEL_LANE[1:0]$  $19$  $18$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Select$
$$ND$  $17$  $17$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R05118h$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R05118h$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0511Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $26$  $16$  $R0511Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $22$  $16$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ANA_PLL_RS_LOCK_RD_LANE$  $9$  $9$  $R05120h$  $Rx Side PLL Lane Register 8$  $R$  $Vh$  $Rx Side PLL Lock Indicator$
$$ANA_PLL_RS_FBCK_SEL_LANE$  $8$  $8$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$ND$  $5$  $5$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R05120h$  $Rx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $13$  $R05124h$  $Rx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$ND$  $19$  $18$  $R0512Ch$  $Rx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $13$  $8$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R05130h$  $Rx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$PLL_RS_INIT_TXFOFFS_EN_LANE$  $22$  $22$  $R05138h$  $PLL_RS Dtx_phy_align Register 0$  $RW$  $1h$  $Enable Tx Initial Frequency Offset For PLL_RS$
$$ND$  $21$  $0$  $R05138h$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0513Ch$  $Rx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $21$  $R05140h$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R05140h$  $Rx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R05204h$  $Tx Side PLL Lane Register 1$  $RW$  $0h$  $$
$$PLL_TS_INIT_FOFFS_LANE[15:0]$  $15$  $0$  $R05204h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $Initial TX Frequency Offset$
$$ND$  $25$  $20$  $R05208h$  $Tx Side PLL Lane Register 2$  $RW$  $0h$  $$
$$ND$  $13$  $0$  $R05210h$  $Tx Side PLL Lane Register 5$  $RW$  $0h$  $$
$$ND$  $12$  $0$  $R05214h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$PLL_TS_DTX_FOFFSET_SEL_LANE$  $28$  $28$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Frequency Offset Selection For Tx Side PLL$
$$ND$  $25$  $25$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$PLL_TS_DTX_CLAMPING_TRIGGER_LANE$  $22$  $22$  $R05218h$  $Tx Side PLL Lane Register 6$  $R$  $Vh$  $DTX Clamping Trigger$
$$PLL_TS_DTX_CLAMPING_EN_LANE$  $21$  $21$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Enable$
$$PLL_TS_DTX_CLAMPING_TRIGGER_CLEAR_LANE$  $20$  $20$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $DTX Clamping Trigger Clear$
$$PLL_TS_DTX_CLAMPING_SEL_LANE[1:0]$  $19$  $18$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $1h$  $DTX Clamping Select$
$$ND$  $17$  $17$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R05218h$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R05218h$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $28$  $R0521Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $26$  $16$  $R0521Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $22$  $16$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ANA_PLL_TS_LOCK_RD_LANE$  $9$  $9$  $R05220h$  $Tx Side PLL Lane Register 8$  $R$  $Vh$  $Tx Side PLL Lock Indicator$
$$ANA_PLL_TS_FBCK_SEL_LANE$  $8$  $8$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $1h$  $PLL Feedback Clock Selection$
$$ND$  $5$  $5$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R05220h$  $Tx Side PLL Lane Register 8$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$ND$  $25$  $13$  $R05224h$  $Tx Side PLL Lane DTX Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R0522Ch$  $Tx Side PLL Lane Register 6$  $RW$  $0h$  $$
$$ND$  $31$  $30$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $29$  $24$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $13$  $8$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R05230h$  $Tx Side PLL Lane Register 10$  $RW$  $0h$  $$
$$PLL_TS_INIT_TXFOFFS_EN_LANE$  $22$  $22$  $R05238h$  $PLL_TS Dtx_phy_align Register 0$  $RW$  $1h$  $Enable Tx Initial Frequency Offset For PLL_TS$
$$ND$  $21$  $0$  $R05238h$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0523Ch$  $Tx Side PLL Lane Register 7$  $RW$  $0h$  $$
$$ND$  $31$  $21$  $R05240h$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R05240h$  $Tx Side PLL Lane Register 12$  $RW$  $0h$  $$
$$CFG_USE_GEN3_PLL_CAL_LANE$  $27$  $27$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen3 Speed For PLL Calibration$
$$CFG_USE_GEN2_PLL_CAL_LANE$  $26$  $26$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Use Gen2 Speed For PLL Calibration$
$$CFG_USE_MAX_PLL_RATE_LANE$  $25$  $25$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Use Max PLL Rate Mode At Common PHY.$
$$CFG_SPD_CHANGE_WAIT_LANE$  $24$  $24$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Speed Change Wait Period When Max PLL Rate Mode.$
$$CFG_DISABLE_TXDETVAL_LANE$  $23$  $23$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Disable Txdetrx Valid Signal During TX Detect RX$
$$CFG_TXDETRX_MODE_LANE$  $22$  $22$  $R05300h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Detect Rx Mode$
$$CFG_ALIGN_IDLE_HIZ_LANE$  $21$  $21$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Align The Phase Of Internal Idle High-z Control Signal With Idle Low-z Control Signal$
$$CFG_GEN2_TXDATA_DLY_LANE[1:0]$  $20$  $19$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen2 Mode$
$$CFG_GEN1_TXDATA_DLY_LANE[1:0]$  $18$  $17$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen1 Mode$
$$CFG_TXELECIDLE_MODE_LANE$  $16$  $16$  $R05300h$  $Lane Configuration 0$  $RW$  $1h$  $Tx Electrical Idle Mode Enable$
$$CFG_FORCE_RXPRESENT_LANE[1:0]$  $15$  $14$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Receiver Detection Override$
$$CFG_FAST_SYNCH_LANE$  $13$  $13$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Fast Synchronization At 125 MHz Pclk Frequency$
$$CFG_TX_ALIGN_POS_LANE[5:0]$  $11$  $6$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $TX Alignment Shift Position (for Dphy_ana_txdata)$
$$PRD_TXSWING_LANE$  $5$  $5$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txswing When Mode_margin_override=1$
$$PRD_TXMARGIN_LANE[2:0]$  $4$  $2$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txmargin When Mode_margin_override=1$
$$PRD_TXDEEMPH1_LANE$  $1$  $1$  $R05300h$  $Lane Configuration 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[1] When Mode_margin_override=1$
$$PRD_TXDEEMPH0_LANE$  $0$  $0$  $R05300h$  $Lane Status 0$  $RW$  $0h$  $Replaces Mac_phy_txdeemph[0] When Mode_margin_override=1$
$$PM_STATE_LANE[5:0]$  $31$  $26$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PM State[5:0]$
$$PM_CLK_REQ_N_LANE$  $25$  $25$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $CLKREQ Control Status$
$$PM_PIPE_64B_LANE$  $24$  $24$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PIPE Is Operating In 64bit Mode$
$$PM_ASYNC_RST_N_LANE$  $23$  $23$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal Power Management Reset$
$$PM_DP_RST_N_LANE$  $22$  $22$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PIPE Internal PCS Data-path Reset$
$$PM_OSCCLK_AUX_CLK_EN_LANE$  $21$  $21$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $AUX_CLK Switchinh Between Txdclk And Oscclk Status$
$$PM_OSCCLK_PCLK_EN_LANE$  $20$  $20$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PCLK Switching Between Txdclk And Oscclk Status$
$$PM_PCLK_DPCLK_EN_LANE$  $19$  $19$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Pipe Internal PCS Data-path Clock Status$
$$PM_TXDCLK_PCLK_EN_LANE$  $18$  $18$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $PCLK Output Enable Status:$
$$PM_TX_VCMHOLD_EN_LANE$  $17$  $17$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Common Mode$
$$PM_BEACON_RX_EN_LANE$  $16$  $16$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Low- Frequency Beacon Detection Enable$
$$PM_BEACON_TX_EN_LANE$  $15$  $15$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Beacon Transmission Enable$
$$PM_PU_IVREF_LANE$  $14$  $14$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Current And Voltage Reference$
$$PM_TXDETECTRX_EN_LANE$  $13$  $13$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy To Perform Tx Receiver Detection$
$$PM_TX_IDLE_HIZ_LANE$  $12$  $12$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver Idle In High Impedance Mode$
$$PM_TX_IDLE_LOZ_LANE$  $11$  $11$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Tx Driver$
$$PM_RX_INIT_LANE$  $10$  $10$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy Receiver Initialization$
$$PM_RX_RATE_SEL_LANE[2:0]$  $9$  $7$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy RX Signaling Rate$
$$PM_TX_RATE_SEL_LANE[2:0]$  $6$  $4$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Control Comphy TX Signaling Rate$
$$PM_PU_RX_LANE$  $3$  $3$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Receiver$
$$PM_PU_TX_LANE$  $2$  $2$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy Transmitter$
$$PM_PU_PLL_LANE$  $1$  $1$  $R05304h$  $Lane Status 0$  $R$  $Vh$  $Power Up Comphy PLL$
$$PM_RESET_LANE$  $0$  $0$  $R05304h$  $Lane configuration and Status 2$  $R$  $Vh$  $Common PHY Reset$
$$BEACON_DETECTED_LANE$  $31$  $31$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Low-frequency Beacon Is Detected$
$$CFG_POWER_SETTLE_WAIT_LANE$  $30$  $30$  $R05308h$  $Lane configuration and Status 2$  $RW$  $1h$  $Wait For Power Settle Before Sending LFPS When Transition Into P2 Or P3 State  USB3 Mode.$
$$CFG_RXEIDETECT_DLY_LANE[5:0]$  $29$  $24$  $R05308h$  $Lane configuration and Status 2$  $RW$  $ah$  $PIPE Signal RxElecIdle Turn On (after Squelch Detector Was Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$CFG_IVREF_MODE_LANE$  $23$  $23$  $R05308h$  $Lane configuration and Status 2$  $RW$  $1h$  $Serdes Analog IVREF Control Mode During Low Power (PCIE: P1.CLKREQ And P2; USB3: P3) States$
$$CFG_BEACON_MODE_LANE$  $22$  $22$  $R05308h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon/LFPS Protocol Control Mode$
$$CFG_BEACON_TXLOZ_WAIT_LANE[3:0]$  $21$  $18$  $R05308h$  $Lane configuration and Status 2$  $RW$  $0h$  $Beacon Transmit Low-z Wait Period. In Units Of 20us$
$$CFG_BEACON_RX_EN_LANE$  $17$  $17$  $R05308h$  $Lane configuration and Status 2$  $RW$  $0h$  $Rx Beacon Mode Enable$
$$CFG_BEACON_TX_EN_LANE$  $16$  $16$  $R05308h$  $Lane configuration and Status 2$  $RW$  $1h$  $Tx Beacon Mode Enable$
$$MAC_PHY_TXDETECTRX_LOOPBACK_LANE$  $15$  $15$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control TX Receiver Detection Or Loopback From MAC$
$$MAC_PHY_TXELECIDLE_LANE$  $14$  $14$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Contrl Tx Electrical Idle From MAC$
$$MAC_PHY_POWERDOWN_LANE[1:0]$  $13$  $12$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Power State From MAC$
$$MAC_PHY_RATE_LANE[2:0]$  $11$  $9$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Control Signaling Rate From MAC$
$$PHY_MAC_RXVALID_LANE$  $8$  $8$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Data Valid Status At PIPE Interface$
$$PHY_MAC_RXELECIDLE_LANE$  $7$  $7$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $RX Electrical IDLE Status At PIPE Interface$
$$ANA_DPHY_PLL_READY_TX_LANE$  $6$  $6$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For TX$
$$MAC_PHY_RX_TERMINATION_LANE$  $5$  $5$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Receiver Termination Control From MAC For USB3 Mode$
$$ANA_DPHY_PLL_READY_RX_LANE$  $4$  $4$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy PLL Ready For RX$
$$ANA_DPHY_TXDETRX_VALID_LANE$  $3$  $3$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy TX Detect RX Ouput Valid$
$$ANA_DPHY_RX_INIT_DONE_LANE$  $2$  $2$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Receiver Initialization Done Status$
$$ANA_DPHY_SQ_DETECTED_LANE$  $1$  $1$  $R05308h$  $Lane configuration and Status 2$  $R$  $Vh$  $Comphy Squelch Detector Ouput Status$
$$ANA_DPHY_RXPRESENT_LANE$  $0$  $0$  $R05308h$  $Lane Configuration 2$  $R$  $Vh$  $Tx Receiver Detection Status:$
$$CFG_ELB_THRESHOLD_LANE[4:0]$  $20$  $16$  $R0530Ch$  $Lane Configuration 2$  $RW$  $8h$  $Elastic Buffer Quiescent Threshold In PCIe Gen1/Gen2/Gen3 Mode, Or USB3 5G/10G Mode.$
$$CFG_BLK_ALIGN_CTRL_LANE[2]$  $13$  $13$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Block Alignment Control$
$$CFG_BLK_ALIGN_CTRL_LANE[1:0]$  $12$  $11$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Enable Pin MAC_PHY_BLOCKALIGNCTRL On Controlling Block Alignment Logic$
$$CFG_GEN3_TXDATA_DLY_LANE[1:0]$  $8$  $7$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $Tx Datapath Delayed Latency (to Accommodate High-z Off Latency Of Internal Analog Circuit  Gen3 Mode.$
$$CFG_GEN3_TXELECIDLE_DLY_LANE[1:0]$  $6$  $5$  $R0530Ch$  $Lane Configuration 2$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen3$
$$CFG_RXEI_DG_WEIGHT_LANE$  $20$  $20$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $RxEelcIdle De-glitching Tap Weight$
$$CFG_RXEIDET_DG_EN_LANE$  $19$  $19$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Enable Rx Electrical Idle Deglitch$
$$CFG_RX_EQ_CTRL_LANE$  $18$  $18$  $R05310h$  $Lane Configuration 4$  $RW$  $1h$  $PHY Rx Training Enable While In USB3 LTSSM Polling.RxEQ State, Or PCIE LTSSM Recovery.Equalization State.$
$$CFG_SQ_DET_SEL_LANE$  $17$  $17$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Squelch Detect Signal Select For Rx_init Control$
$$CFG_RX_INIT_SEL_LANE$  $16$  $16$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Rx_init Control Select$
$$ND$  $15$  $15$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $$
$$CFG_SRIS_CTRL_LANE$  $13$  $13$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $SRIS Configuration Control From MAC_PHY_SRIS_ENABLE Pin$
$$CFG_REF_FREF_SEL_LANE[4:0]$  $12$  $8$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Reference Frequency Select (MHz) For Usb3 Mode$
$$CFG_SSC_CTRL_LANE$  $7$  $7$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Spread Spectrum Clock Enable$
$$CFG_DFE_OVERRIDE_LANE$  $6$  $6$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $Override PHY DFE Control Pins$
$$CFG_DFE_UPDATE_SEL_LANE$  $5$  $5$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DFE_UPDATE_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_PAT_SEL_LANE$  $4$  $4$  $R05310h$  $Lane Configuration 4$  $RW$  $1h$  $PHY PIN_DFE_PAT_DIS Pin Control Select When Cfg_dfe_override = 0.$
$$CFG_DFE_EN_SEL_LANE$  $3$  $3$  $R05310h$  $Lane Configuration 4$  $RW$  $0h$  $PHY PIN_DEF_EN Pin Control Selest When Cfg_dfe_override = 0.$
$$CFG_DFE_CTRL_LANE[2:0]$  $2$  $0$  $R05310h$  $Lane Configuration and Status 3$  $RW$  $3h$  $Controls PHY DFE Signals When Cfg_dfe_override = 1.$
$$ND$  $31$  $31$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $0h$  $$
$$CFG_P1_WAKEUP_LANE$  $30$  $30$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Protocol To Wake Up COMPHY To P1 State From P1 Sub-states Or P2.$
$$CFG_P0S_IDLE_HIZ_DIS_LANE$  $29$  $29$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $1h$  $Disable Tx_idle_hiz Signal During P0S State And Speed Change.$
$$CFG_HIZ_CAL_TIMER_EN_LANE$  $28$  $28$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Hiz Calibration Timer Enable.$
$$CFG_HIZ_CAL_WAIT_LANE[3:0]$  $27$  $24$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $8h$  $Hiz Calibration Wait Timer$
$$CFG_DELAY_P12_PHYST_LANE$  $23$  $23$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay P1 And P2 Entry PhyStatus To Accommodate Hiz Calibration Time At ComPHY.$
$$CFG_DELAY_TDR_PHYST_LANE$  $22$  $22$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $0h$  $Delay TxDetectRx PhyStatus To The MAC After Receiving TxDetecrRx Valid (ackledgement) From ComPHY$
$$CFG_TXCMN_DIS_DLY_LANE[5:0]$  $21$  $16$  $R05314h$  $Lane Configuration and Status 3$  $RW$  $14h$  $Tx Common Mode Turn On (after Previously Disabled) Delay Timer Value. Counts At Oscclk Domain.$
$$MAC_PHY_TXCOMPLIANCE_LANE$  $15$  $15$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $TX Compliance Control Form MAC$
$$PM_RX_HIZ_LANE$  $14$  $14$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Rx Termination Control Status$
$$PM_REFCLK_VALID_LANE$  $13$  $13$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $External REFCLK Detection  Status$
$$ANA_REFCLK_DIS_ACK_LANE$  $12$  $12$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Comphy REFCLK Disable Ackledgement$
$$PM_REFCLK_DIS_LANE$  $11$  $11$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Control Disabling REFCLK At Comphy$
$$PM_PU_SQ_LANE$  $10$  $10$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $Power Up COMPHY Squelch Detector$
$$PM_RX_TRAIN_ENABLE_LANE$  $9$  $9$  $R05314h$  $Lane Configuration and Status 3$  $R$  $Vh$  $RX Training Status$
$$PM_STATUS_PCLK_LANE[8:0]$  $8$  $0$  $R05314h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PM Status At PCLK Domain$
$$ND$  $31$  $31$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$MODE_PIE8_EQ_LANE$  $26$  $26$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $Enable Pie8 Eq Function$
$$ND$  $24$  $24$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $$
$$MODE_PIE8_IF_LANE$  $16$  $16$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $RW$  $0h$  $PIPE PIE8 Mode Enable $
$$PHY_MAC_PHYSTATUS_LANE$  $8$  $8$  $R05318h$  $Lane PIE8 Datapath configuration 0$  $R$  $Vh$  $PHY Status At PIPE Interface$
$$ND$  $15$  $0$  $R0531Ch$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05320h$  $Lane USB Datapath Configuration 2$  $RW$  $0h$  $$
$$CFG_USE_CTRL_FLD_RST_LANE$  $31$  $31$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $1h$  $Select Phy Ctrl_field_reset Command While Performing Remote Tx Training.$
$$CFG_SEL_EQ_STATUS_LANE[1:0]$  $30$  $29$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $Select Internal Equalization Status Signals To Be Read Out At LANE_EQ_STATUS Register.$
$$CFG_PHY_RC_EP_LANE$  $28$  $28$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $PHY Operation Mode Select.$
$$CFG_EQ_LF_LANE[5:0]$  $27$  $22$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $15h$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_FS_LANE[5:0]$  $21$  $16$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $3fh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $15$  $12$  $R05324h$  $Lane Equalization Configuration 0$  $RW$  $0h$  $$
$$CFG_EQ_BUNDLE_DIS_LANE$  $30$  $30$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $0h$  $Disable Bundling On Lane Equalization$
$$CFG_UPDATE_POLARITY_LANE$  $12$  $12$  $R05328h$  $Lane Equalization Configuration 1$  $RW$  $1h$  $Select Polarity Of Coefficient Updates At C-1 And C+1$
$$ND$  $31$  $31$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0532Ch$  $Lane Equalization Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05330h$  $Lane Equalization Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05334h$  $Lane Equalization Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05338h$  $Lane Equalization Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0533Ch$  $Lane Equalization Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05340h$  $Lane Equalization Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05344h$  $Lane Equalization Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05348h$  $Lane Equalization Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0534Ch$  $Lane Equalization Preset Configuration 16$  $RW$  $0h$  $$
$$CFG_LINK_TRAIN_CTRL_LANE$  $31$  $31$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Link EQ Training Control From MAC$
$$CFG_TX_SWING_EN_LANE$  $13$  $13$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Reduced Swing Enable$
$$CFG_TX_MARGIN_EN_LANE$  $12$  $12$  $R05350h$  $Lane Equalization Coefficient Max Setting 0$  $RW$  $0h$  $Gen3 (8 GT/s) TX Trsnsmitter Margining Enable$
$$CFG_INVALID_REQ_SEL_LANE$  $8$  $8$  $R05354h$  $Lane Equalization Remote Setting$  $RW$  $1h$  $PIPE4 Mode: Link EQ Invalid Request Signaling Select On Signal MAC_PHY_EQ_INVALID_REQ When Detect Out-of-range Coefficients By The MAC$
$$ND$  $31$  $13$  $R05358h$  $Lane Equalization 16G Configuration 0$  $RW$  $0h$  $$
$$CFG_PRESET_INDEX_SEL_LANE$  $12$  $12$  $R05358h$  $Lane Equalization 16G Configuration 0$  $RW$  $1h$  $Select 16G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen4 Speed$
$$CFG_EQ_16G_LF_LANE[5:0]$  $11$  $6$  $R05358h$  $Lane Equalization 16G Configuration 0$  $RW$  $15h$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_16G_FS_LANE[5:0]$  $5$  $0$  $R05358h$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $3fh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $31$  $31$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0535Ch$  $Lane Equalization 16 G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05360h$  $Lane Equalization 16G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05364h$  $Lane Equalization 16G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05368h$  $Lane Equalization 16G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0536Ch$  $Lane Equalization 16G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05370h$  $Lane Equalization 16G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05374h$  $Lane Equalization 16G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05378h$  $Lane Equalization 16G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $21$  $16$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0537Ch$  $Lane Equalization 16G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $31$  $13$  $R05380h$  $Lane Equalization 32G Configuration 0$  $RW$  $0h$  $$
$$CFG_32G_PRESET_INDEX_SEL_LANE$  $12$  $12$  $R05380h$  $Lane Equalization 32G Configuration 0$  $RW$  $0h$  $Select 32G Preset Index Offset On MAC_PHY_EQ_PRESET_INDEX Bus For Gen5 Speed$
$$CFG_EQ_32G_LF_LANE[5:0]$  $11$  $6$  $R05380h$  $Lane Equalization 32G Configuration 0$  $RW$  $15h$  $Local Transmitter Low Frequency Parameter (LF)$
$$CFG_EQ_32G_FS_LANE[5:0]$  $5$  $0$  $R05380h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $3fh$  $Local Transmitter Full Swing Parameter (FS)$
$$ND$  $31$  $31$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05384h$  $Lane Equalization 32G Preset Configuration 0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05388h$  $Lane Equalization 32G Preset Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0538Ch$  $Lane Equalization 32G Preset Configuration 4$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05390h$  $Lane Equalization 32G Preset Configuration 6$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05394h$  $Lane Equalization 32G Preset Configuration 8$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05398h$  $Lane Equalization 32G Preset Configuration 10$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0539Ch$  $Lane Equalization 32G Preset Configuration 12$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R053A0h$  $Lane Equalization 32G Preset Configuration 14$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $27$  $22$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $21$  $16$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R053A4h$  $Lane Equalization 32G Preset Configuration 16$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R053A8h$  $Lane Margin Control And Status Register$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $$
$$MODE_P3_OSC_PCLK_EN_LANE$  $26$  $26$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $PCLK Enable During P3 State USB Mode Only$
$$MODE_CORE_CLK_FREQ_SEL_LANE$  $25$  $25$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Frequency Select In PCIE Mode$
$$PHY_RESET_LANE$  $24$  $24$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $Common PHY Reset$
$$MODE_MULTICAST_LANE$  $23$  $23$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $Select Multicast Register Mode$
$$MODE_CORE_CLK_CTRL_LANE$  $22$  $22$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $CORE_CLK Output Control When Power Up Or P2 State$
$$MODE_REFDIV_LANE[1:0]$  $21$  $20$  $R05400h$  $Reset and Clock Control$  $RW$  $2h$  $Reference Clock Divisor$
$$MODE_PIPE_WIDTH_32_LANE$  $19$  $19$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $PIPE Data Bus Width$
$$MODE_MIXED_DW_DF_LANE$  $18$  $18$  $R05400h$  $Reset and Clock Control$  $RW$  $1h$  $PHY Datapath Width Mode -- PCIE$
$$REG_RESET_LANE$  $17$  $17$  $R05400h$  $Reset and Clock Control$  $RW$  $0h$  $PIPE Register Reset$
$$PIPE_SFT_RESET_LANE$  $16$  $16$  $R05400h$  $Reset and Clock Control$  $RW$  $1h$  $PIPE Soft Reset$
$$MAIN_REVISION_LANE[7:0]$  $15$  $8$  $R05400h$  $Reset and Clock Control$  $R$  $Vh$  $Main-revision (PCIE PIPE PHY Top Revision ID)$
$$SUB_REVISION_LANE[7:0]$  $7$  $0$  $R05400h$  $Clock Source Low$  $R$  $Vh$  $Sub-revision (PIPE Revision ID)$
$$CFG_USE_ASYNC_CLKREQN_LANE$  $31$  $31$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Use Asynchronous Mac_phy_clk_req_n Signaling From MAC$
$$CFG_CLK_SRC_MASK_LANE$  $30$  $30$  $R05404h$  $Clock Source Low$  $RW$  $1h$  $Clock Source Mask Bit For Master Lane To Handle Lane Turn Off Signaling$
$$CFG_USE_LANE_ALIGN_RDY_LANE$  $29$  $29$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Use Pin_lane_align_ready Signal From ComPhy As Lane Alignment Status Instead Of PLL_READY_DLY Timer$
$$CFG_SLOW_LANE_ALIGN_LANE$  $28$  $28$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Select Slow Lane Alignment Mode To Double Delay Time Of PLL_READY_DLY Timer At Bit[23:21]$
$$CFG_FORCE_OCLK_EN_LANE$  $27$  $27$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Force Oclk Gating Enable$
$$MODE_P2_OFF_LANE$  $26$  $26$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $P2 Off Mode Enable. This Bit Control Whether Power Management State Macine Goes Into P2.off State When The Mac Drives The Pipephy Into P2 State And Deassert Mac_phy_clk_req_n Signal, To Exit P2.off. In P2.off State, Reference Clock Can Be Removed; Rxelectricalidle Detector And Tx Common Mode Circuit Are Disabled. To Exit P2.off State, PCIe System Must Asser Perst And Mac Layer Must Assert The Core_rst_n Reset Pin Of The PIPE_PHY$
$$CFG_USE_ALIGN_CLK_LANE$  $25$  $25$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Use Lane_txclk_ref Signal As Align Clock To Reset Txclk Divider (source Of Pclk In 32-bit Mode)$
$$BUNDLE_PLL_RDY_LANE$  $24$  $24$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Bundles Pin_pll_ready_tx Signals From All Comphys Within The Pcie Link In Multi-lane Cases$
$$PLL_READY_DLY_LANE[2:0]$  $23$  $21$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Delay ComPHY Signal Pin_pll_ready_tx Before Use It.$
$$BUNDLE_SAMPLE_CTRL_LANE$  $20$  $20$  $R05404h$  $Clock Source Low$  $RW$  $1h$  $Bundle Signal Sampling Control.$
$$MODE_CLK_SRC_LANE[3:0]$  $19$  $16$  $R05404h$  $Clock Source Low$  $RW$  $1h$  $Each Bit Indicates That PCLK Is Generated From That Lane. This Register Also Controls How The PHY Lanes Are Partitioned Into Links.$
$$ND$  $15$  $15$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $$
$$MODE_STATE_OVERRIDE_LANE$  $14$  $14$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Override PM State Machine$
$$MODE_RST_OVERRIDE_LANE$  $13$  $13$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Override Common PHY Reset$
$$MODE_LB_SERDES_LANE$  $12$  $12$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Enable Serdes Loopback$
$$MODE_LB_DEEP_LANE$  $11$  $11$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Enable Deep Loopback$
$$MODE_LB_SHALLOW_LANE$  $10$  $10$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Enable Shallow Loopback$
$$DBG_TESTBUS_SEL_LANE[6]$  $9$  $9$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Test Bus Select Reserved 6$
$$DBG_TESTBUS_SEL_LANE[5]$  $8$  $8$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Test Bus Select Reserved 5$
$$DBG_TESTBUS_SEL_LANE[4]$  $7$  $7$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Test Bus Select Reserved 4$
$$DBG_TESTBUS_SEL_LANE[3:0]$  $6$  $3$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Select Test Bus Lane$
$$MODE_MARGIN_OVERRIDE_LANE$  $2$  $2$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Override Margining Controls From The MAC$
$$MODE_PM_OVERRIDE_LANE$  $1$  $1$  $R05404h$  $Clock Source Low$  $RW$  $0h$  $Override PM Control Outputs$
$$MODE_BIST_LANE$  $0$  $0$  $R05404h$  $Clock Source High$  $RW$  $0h$  $BIST Mode Enable$
$$PULSE_DONE_LANE$  $31$  $31$  $R05408h$  $Clock Source High$  $R$  $Vh$  $Trigger Pulse Status (for Cfg_update, Bist_start, Counter_sample, Or Counter_sample_clear).$
$$ND$  $30$  $30$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$PMO_POWER_VALID_LANE$  $28$  $28$  $R05408h$  $Clock Source High$  $RW$  $0h$  $When Bit 1 Of Reg. 0xC2 Is 1, Replace Power State Valid Signal (the PHY Uses It To Sample Pu_pll, Pu_tx And Pu_rx Signals).$
$$ND$  $27$  $27$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $26$  $26$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $25$  $25$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$CFG_UPDATE_LANE$  $24$  $24$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Update PM Registers (in Sclk Domain)$
$$ND$  $23$  $23$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$PULSE_LENGTH_LANE[4:0]$  $20$  $16$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Length Of The Trigger Pulse In APB3 Cycles (1-32)$
$$CFG_RXTERM_ENABLE_LANE$  $14$  $14$  $R05408h$  $Clock Source High$  $RW$  $0h$  $USB3 Mode, Receiver Termination Control Select$
$$ND$  $13$  $13$  $R05408h$  $Clock Source High$  $RW$  $0h$  $$
$$BUNDLE_PERIOD_SEL_LANE$  $12$  $12$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Select Unit Of Lane-to-lane Bundle Clock Sampling Period. This Is Used For Multi-lanes Case Only. $
$$CFG_REFCLK_VALID_POL_LANE$  $11$  $11$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Refclk_valid Output Signaling Polarity Control At PHY_RCB_OFFSET_EN Pin$
$$CFG_OSC_WIN_LENGTH_LANE[1:0]$  $10$  $9$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Select The Number Of OSCCLK Cycles As The Measure Window For REFCLK Detection$
$$CFG_LANE_TURN_OFF_DIS_LANE$  $8$  $8$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Disable Lane Turned Off Signaling From MAC$
$$MODE_PIPE4_IF_LANE$  $7$  $7$  $R05408h$  $Clock Source High$  $RW$  $1h$  $PIPE Version 4 Mode Enable$
$$BUNDLE_PERIOD_SCALE_LANE[1:0]$  $6$  $5$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Lane-to-lane Bundle Sampling Period Scale.$
$$BIFURCATION_SEL_LANE[1:0]$  $4$  $3$  $R05408h$  $Clock Source High$  $RW$  $0h$  $Birfurcation Mux Selection For Internal Version (1-bit) Of SCLK_IN, LANE_TXCLK_REF_IN, And LANE_BUNDLE_CLK_REF_IN.$
$$LANE_MASTER_LANE$  $2$  $2$  $R05408h$  $Clock Source High$  $RW$  $1h$  $The PCLK For The MAC Must Come From The Master Lane.$
$$LANE_BREAK_LANE$  $1$  $1$  $R05408h$  $Clock Source High$  $RW$  $1h$  $Indicates The Highest Order Lane Of A Link$
$$LANE_START_LANE$  $0$  $0$  $R05408h$  $Miscellaneous Control$  $RW$  $1h$  $Indicates The Lowest Order Lane Of A Link$
$$REFCLK_DISABLE_DLY_LANE[5:4]$  $31$  $30$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Disable Delay Of Reference Clock Buffer After SerDes Has Complete Power Down Sequence And Internal Reference Clock Is Stopped. $
$$REFCLK_DISABLE_DLY_LANE[3:0]$  $29$  $26$  $R0540Ch$  $Miscellaneous Control$  $RW$  $5h$  $Internal Reference Clock Disable Delay After MAC Signal Mac_phy_pclk_req_n Is Asserted. $
$$REFCLK_SHUTOFF_DLY_LANE[1:0]$  $25$  $24$  $R0540Ch$  $Miscellaneous Control$  $RW$  $2h$  $External REFCLK Shut Off (or Output Enable Of CLKREQ# Pad Disabling) Delay After Disabling Receiver Of Reference Clock Buffer. $
$$REFCLK_RESTORE_DLY_LANE[5:0]$  $23$  $18$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0ah$  $External REFCLK Restore Delay Before Re-enabling Receiver Of Reference Clock Buffer. $
$$CLKREQ_N_OVERRIDE_LANE$  $17$  $17$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override CLKREQ# Signal$
$$CLKREQ_N_SRC_LANE$  $16$  $16$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $CLKREQ# Signal Source$
$$CFG_CLK_ACK_TIMER_EN_LANE$  $15$  $15$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Clock Request Acknowledgement Timer Enable$
$$CFG_REFCLK_DET_TYPE_LANE$  $14$  $14$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $REFCLK Activity Detection Type.$
$$MODE_REFCLK_DIS_LANE$  $13$  $13$  $R0540Ch$  $Miscellaneous Control$  $RW$  $1h$  $PHY REFCLK Disable Sequence Enable.$
$$CFG_FREE_OSC_SEL_LANE$  $12$  $12$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Select Free Running Osc Clock As The Source Of PCLK During P1.CLKREQ State.$
$$RCB_RXEN_SRC_LANE$  $11$  $11$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Receiver Enable Source Of Reference Clock Buffer$
$$OSC_COUNT_SCALE_LANE[2:0]$  $10$  $8$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $For Counter Scale At OSCCLK Domain For Refclk_restore_dly Timer And Rxeidetect_dly Timer.$
$$MODE_P1_OFF_LANE$  $7$  $7$  $R0540Ch$  $Miscellaneous Control$  $RW$  $1h$  $PCIE MODE: P1 Off Mode Enable$
$$MODE_P1_SNOOZ_LANE$  $6$  $6$  $R0540Ch$  $Miscellaneous Control$  $RW$  $1h$  $P1 Snooz Mode Enable$
$$CFG_RX_HIZ_SRC_LANE$  $5$  $5$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Control Presence Of Receiver Termination By Register$
$$SQ_DETECT_OVERRIDE_LANE$  $4$  $4$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $Override SQ_DETECTED Input From SerDes$
$$SQ_DETECT_SRC_LANE$  $3$  $3$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $SQ_DETECTED Signal Source$
$$MODE_PCLK_CTRL_LANE$  $2$  $2$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $PCLK Output Control.$
$$MODE_P2_PHYSTATUS_LANE$  $1$  $1$  $R0540Ch$  $Miscellaneous Control$  $RW$  $0h$  $PhyStatus Behavior During P2 (PCIE Mode) Or P3 (USB3 Mode)$
$$MODE_P1_CLK_REQ_N_LANE$  $0$  $0$  $R0540Ch$  $Datapath and Symbol Alignment Configuration$  $RW$  $1h$  $P1 Clkreq Mode Enable (PCIE Mode)$
$$ND$  $31$  $31$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $$
$$CFG_SAL_LANE[24:20]$  $28$  $24$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $01h$  $Weight For Each Good Symbol In SYNC_OK State$
$$CFG_SAL_LANE[4:0]$  $20$  $16$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $00h$  $Weight For Each Good Symbol In SYNC_FAIL State$
$$CFG_SAL_IGNORE_SQ_LANE$  $13$  $13$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Squelch Detected Signal Handling On Symbol Alignment$
$$CFG_TXELECIDLE_ASSERT_LANE$  $12$  $12$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Assert Timing$
$$CFG_GEN2_TXELECIDLE_DLY_LANE[1:0]$  $11$  $10$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen2$
$$CFG_SAL_FREEZE_LANE$  $9$  $9$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment State Machine Freeze$
$$CFG_ALWAYS_ALIGN_LANE$  $8$  $8$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Symbol Alignment Mode$
$$CFG_DISABLE_SKP_LANE$  $7$  $7$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $SKP Ordered Set Handling Mode$
$$CFG_MASK_ERRORS_LANE$  $6$  $6$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $8b/10b Decoder Error Masking$
$$CFG_DISABLE_EDB_LANE$  $5$  $5$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $EDB Replacement Of Error Symbols$
$$CFG_NO_DISPERROR_LANE$  $4$  $4$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Disparity Error Handling Mode$
$$CFG_PASS_RXINFO_LANE$  $3$  $3$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $Rx Data Mode$
$$CFG_GEN1_TXELECIDLE_DLY_LANE[1:0]$  $2$  $1$  $R05410h$  $Datapath and Symbol Alignment Configuration$  $RW$  $0h$  $ComPHY Tx_idle_hiz Timing  Gen1$
$$CFG_IGNORE_PHY_RDY_LANE$  $0$  $0$  $R05410h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $ComPHY Phy_rdy Handling$
$$ND$  $31$  $31$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[34:30]$  $28$  $24$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $10h$  $Weight For Each Bad Symbol In SYNC_OK State$
$$CFG_SAL_LANE[14:10]$  $20$  $16$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $1fh$  $Weight For Each Bad Symbol In SYNC_FAIL State$
$$ND$  $15$  $15$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[29:25]$  $12$  $8$  $R05414h$  $Symbol Alignment Aligned COM Weight$  $RW$  $08h$  $Weight For Each Aligned COM In SYNC_OK State$
$$CFG_SAL_LANE[9:5]$  $4$  $0$  $R05414h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $18h$  $Weight For Each Aligned COM In SYNC_FAIL State$
$$ND$  $31$  $31$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[45:43]$  $26$  $24$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=0 Values Required To Enable The Symbol Alignment State Machine$
$$CFG_SAL_LANE[42:40]$  $18$  $16$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $2h$  $Number Of Consecutive Sds_sq_detected=1 Values Required To Reset The Symbol Alignment State Machine$
$$ND$  $15$  $15$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $0h$  $$
$$CFG_SAL_LANE[39:35]$  $12$  $8$  $R05418h$  $Symbol Alignment Misaligned COM Weight$  $RW$  $1fh$  $Weight For Each Misaligned COM In SYNC_OK State$
$$CFG_SAL_LANE[19:15]$  $4$  $0$  $R05418h$  $Protocol Configuration 0$  $RW$  $1fh$  $Weight For Each Misaligned COM In SYNC_FAIL State$
$$ND$  $29$  $26$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$ND$  $23$  $18$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$CFG_PIPE_MSG_BUS_PROTOCOL_SEL_LANE$  $17$  $17$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $1h$  $PIPE Message Bus Protocol Selection$
$$ND$  $16$  $16$  $R0541Ch$  $Protocol Configuration 0$  $RW$  $0h$  $$
$$CFG_PM_OSCCLK_WAIT_LANE[3:0]$  $15$  $12$  $R05420h$  $Power Management Timing Parameter 1$  $RW$  $0h$  $Amount Of Time Spent In PLLON Power State Waiting For The Completion Of The Last Oscclk Pulse On Pclk/aux_clk$
$$CFG_PM_RXDEN_WAIT_LANE[3:0]$  $11$  $8$  $R05420h$  $Power Management Timing Parameter 1$  $RW$  $1h$  $Amount Of Time Spent In The Decision State (to Determine If Rx Present Or Not) After Seeing Internal Signal TXDETRX_VALID Asserted.$
$$CFG_PM_RXDLOZ_WAIT_LANE[7:0]$  $7$  $0$  $R05420h$  $Counter Lane and Type$  $RW$  $1eh$  $Amount Of Time Spent In The LoZ State Before Receiver Detection Is Initiated.$
$$COUNTER_SAMPLED_LANE[15:0]$  $31$  $16$  $R05424h$  $Counter Lane and Type$  $R$  $Vh$  $Low 16 Bits Of The Sampled  Counter Value$
$$PMO_REFCLK_DIS_LANE$  $15$  $15$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Replace Dphy_ana_refclk_dis When Reg 0x1c2[1]=1, Control Disabling Refclk At Comphy$
$$PMO_PU_SQ_LANE$  $14$  $14$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Replace Dphy_ana_pu_sq When Reg 0x1c2[1] =1. Power Up Comphy Squelch Detector$
$$COUNTER_TYPE_LANE[5:0]$  $13$  $8$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Counter Type$
$$COUNTER_SAMPLE_CLEAR_LANE$  $7$  $7$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Sample And Clear The Counter$
$$COUNTER_SAMPLE_LANE$  $6$  $6$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $Sample Counter, Continue Counting$
$$ND$  $5$  $1$  $R05424h$  $Counter Lane and Type$  $RW$  $0h$  $$
$$COUNTER_SAMPLED_LANE[31:16]$  $15$  $0$  $R05428h$  $PM and Datapath Clock Control Override$  $R$  $Vh$  $High 16 Bits Of The Sampled  Counter Value$
$$LOW_FREQ_CNT_SCALE_LANE[1:0]$  $31$  $30$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $0h$  $Counter Scale At REFCLK Domain For Target Low Frequency Clock Period Counting During REFCLK Activity Detection.$
$$LOW_FREQ_PERIOD_MAX_LANE[6:0]$  $29$  $23$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $32h$  $Maximum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$LOW_FREQ_PERIOD_MIN_LANE[6:0]$  $22$  $16$  $R0542Ch$  $PM and Datapath Clock Control Override$  $RW$  $30h$  $Minimum Target Low Frequency Clock (OSCCLK) Period Cycles Counted By REFCLK.$
$$ND$  $31$  $31$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[35:30]$  $29$  $24$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $08h$  $Weight For Each Aligned EIEOS In SYNC_OK State$
$$CFG_BAL_WEIGHT_LANE[11:6]$  $21$  $16$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $18h$  $Weight For Each Aligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[29:24]$  $13$  $8$  $R05430h$  $Block Alignment Good Block Weight$  $RW$  $01h$  $Weight For Each Good Block In SYNC_OK State$
$$CFG_BAL_WEIGHT_LANE[5:0]$  $5$  $0$  $R05430h$  $Block Alignment Bad Block Weight$  $RW$  $00h$  $Weight For Each Good Block In SYNC_FAIL State$
$$ND$  $31$  $31$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[47:42]$  $29$  $24$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $30h$  $Weight For Each Misaligned EIEOS In SYNC_OK State$
$$CFG_BAL_WEIGHT_LANE[23:18]$  $21$  $16$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $1fh$  $Weight For Each Misaligned EIEOS In SYNC_FAIL State$
$$ND$  $15$  $15$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[41:36]$  $13$  $8$  $R05434h$  $Block Alignment Bad Block Weight$  $RW$  $10h$  $Weight For Each Bad Block In SYNC_OK State$
$$CFG_BAL_WEIGHT_LANE[17:12]$  $5$  $0$  $R05434h$  $Block Alignment Squelch Detect$  $RW$  $1fh$  $Weight For Each Bad Block In SYNC_FAIL State$
$$ND$  $31$  $16$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $0h$  $$
$$CFG_BAL_WEIGHT_LANE[53:51]$  $10$  $8$  $R05438h$  $Block Alignment Squelch Detect$  $RW$  $2h$  $Number Of Consecutive Sq_detected=0 Values Required To Enable The Block Alignment State Machine$
$$CFG_BAL_WEIGHT_LANE[50:48]$  $2$  $0$  $R05438h$  $BIST Control Input$  $RW$  $5h$  $Number Of Consecutive Sq_detected=1 Values Required To Reset The Block Alignment State Machine$
$$BIST_START_LANE$  $31$  $31$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Trigger Start Of BIST Sequence$
$$BIST_UPDATE_LANE$  $30$  $30$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Update BIST Registers$
$$ND$  $29$  $29$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$ND$  $27$  $27$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $$
$$BIST_RXEQTRAINING_LANE$  $26$  $26$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $USB3 Mode: Enable Receiver Equalization Training When Reg 0x1C2[0] = 1$
$$BIST_ELB_THRESHOLD_LANE[3:0]$  $25$  $22$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Initial Elastic Buffer Quiescent Threshold In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TX_ALIGN_POS_LANE[5:0]$  $21$  $16$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Initial TX Alignment Shift Position In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_TXDATAK_LANE[3:0]$  $15$  $12$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Pre-defined TX DATAK Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_CLK_REQ_N_LANE$  $11$  $11$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $CLKREQ Control When Reg 0x1C2[0] = 1$
$$BIST_TXCMN_MODE_DIS_LANE$  $10$  $10$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Disable TX Common Mode Circuitry When Reg 0x1C2[0] = 1$
$$BIST_RXEIDETECT_DIS_LANE$  $9$  $9$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Disable RX Electrical Idle Detector When Reg 0x1C2[0] = 1$
$$BIST_RXPOLARITY_LANE$  $8$  $8$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Select RX Polarity Inversion When Reg 0x1C2[0] = 1$
$$BIST_TXCOMPLIANCE_LANE$  $7$  $7$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Compliance Signaling When Reg 0x1C2[0] = 1$
$$BIST_TXELECIDLE_LANE$  $6$  $6$  $R0543Ch$  $BIST Control Input$  $RW$  $1h$  $Control TX Electrical Idle When Reg 0x1C2[0] = 1$
$$BIST_TXDETECTRX_LOOPBACK_LANE$  $5$  $5$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Control TX Receiver Detection Or Loopback When Reg 0x1C2[0] = 1$
$$BIST_RATE_LANE[2:0]$  $4$  $2$  $R0543Ch$  $BIST Control Input$  $RW$  $0h$  $Control Signal Rate When Reg 0x1C2[0] = 1$
$$BIST_POWERDOWN_LANE[1:0]$  $1$  $0$  $R0543Ch$  $BIST Lane and Type$  $RW$  $2h$  $Control Power State When Reg 0x1C2[0] = 1$
$$BIST_DONE_LANE$  $31$  $31$  $R05440h$  $BIST Lane and Type$  $R$  $Vh$  $Test Status$
$$BIST_PASS_LANE$  $30$  $30$  $R05440h$  $BIST Lane and Type$  $R$  $Vh$  $Test Pass Status$
$$BIST_SKPOS_NUM_LANE[4:3]$  $29$  $28$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Pre-define The Number Of Skip Ordered Sets Back To Back Per Skip Transmission$
$$BIST_SKPOS_NUM_LANE[2:0]$  $27$  $25$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Pre-define The Number Of Skip Symbols Per Skip Ordered Set$
$$BIST_SKPOS_SEL_LANE$  $24$  $24$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Select The Method Of Skip Ordered Set Transmission$
$$BIST_PATTERN_SEL_LANE$  $23$  $23$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $Select Test Patterns For Test Type 0$
$$ND$  $21$  $21$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $$
$$BIST_TYPE_LANE[1:0]$  $18$  $17$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Test Type$
$$BIST_SELF_CHECK_LANE$  $16$  $16$  $R05440h$  $BIST Lane and Type$  $RW$  $0h$  $BIST Self-check Enable For CRC32 Result$
$$BIST_TXDATA_LANE[15:0]$  $15$  $0$  $R05440h$  $BIST Login Window Start Cycle$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$BIST_WIN_LENGTH_LANE[15:0]$  $31$  $16$  $R05444h$  $BIST Login Window Start Cycle$  $RW$  $0001h$  $Deterministic Test Mode:Number Of Cycles Of The Login Window.$
$$BIST_WIN_DELAY_LANE[15:0]$  $15$  $0$  $R05444h$  $BIST Result Mask$  $RW$  $0000h$  $Number Of Cycles After The Start Of The BIST Sequence When The Login Window Starts. $
$$BIST_MASK_LANE[31:16]$  $31$  $16$  $R05448h$  $BIST Result Mask$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_MASK_LANE[15:0]$  $15$  $0$  $R05448h$  $BIST CRC Result$  $RW$  $ffffh$  $When Bist_self_check = 0,$
$$BIST_CRC32_RESULT_LANE[31:16]$  $31$  $16$  $R0544Ch$  $BIST CRC Result$  $R$  $Vh$  $Upper 16bits Of The 32bit CRC Result$
$$BIST_CRC32_RESULT_LANE[15:0]$  $15$  $0$  $R0544Ch$  $BIST Sequencer Configuration$  $R$  $Vh$  $Lower 16bits Of The 32bit CRC Result$
$$BIST_LFSR_SEED_LANE[15:0]$  $31$  $16$  $R05450h$  $BIST Sequencer Configuration$  $RW$  $0h$  $Random Number Generator Seed$
$$BIST_SEQ_N_FTS_LANE[7:0]$  $15$  $8$  $R05450h$  $BIST Sequencer Configuration$  $RW$  $0h$  $FTS Sequence Length$
$$BIST_SEQ_N_DATA_LANE[7:0]$  $7$  $0$  $R05450h$  $BIST Data High Input$  $RW$  $0h$  $Data Sequence Length$
$$ND$  $31$  $16$  $R05454h$  $BIST Data High Input$  $RW$  $0h$  $$
$$BIST_TXDATA_LANE[31:16]$  $15$  $0$  $R05454h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $Pre-defined TX DATA Patterns In BIST Mode, Which Can Also Be Modified By The BIST Generator.$
$$ND$  $31$  $22$  $R05458h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R05458h$  $BIST Link EQ Control And Status$  $RW$  $0h$  $$
$$ND$  $31$  $27$  $R0545Ch$  $BIST Lane Margin Control And Status$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0545Ch$  $BIST Lane Margin Control And Status$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R05460h$  $PIPE Revision ID$  $RW$  $0h$  $$
$$PIPE_REVISION_LANE[7:0]$  $7$  $0$  $R05460h$  $L1 Substates Configuration$  $R$  $Vh$  $PIPE Revision ID$
$$ND$  $31$  $15$  $R05464h$  $L1 Substates Configuration$  $RW$  $0h$  $$
$$CFG_PIPE43_ASYNC_HS_BYPASS_LANE$  $14$  $14$  $R05464h$  $L1 Substates Configuration$  $RW$  $0h$  $PIPE 4.3 Async Handshake Signal Bypass Handling$
$$CFG_USE_SIDE_BAND_LANE$  $13$  $13$  $R05464h$  $L1 Substates Configuration$  $RW$  $0h$  $Select Use Side-Band Signals To Define The L1 Substates$
$$MODE_PIPE4X_L1SUB_LANE$  $12$  $12$  $R05464h$  $L1 Substates Configuration$  $RW$  $1h$  $PIPE 4.4.1 L1 Substates Interface Mode Selection$
$$CFG_PIPE43_P1_2_ENC_LANE[3:0]$  $11$  $8$  $R05464h$  $L1 Substates Configuration$  $RW$  $6h$  $PIPE 4.3 Or Later P1.2 Encoding$
$$CFG_PIPE43_P1_1_ENC_LANE[3:0]$  $7$  $4$  $R05464h$  $L1 Substates Configuration$  $RW$  $5h$  $PIPE 4.3 Or Later P1.1 Encoding$
$$CFG_PIPE43_P1CPM_ENC_LANE[3:0]$  $3$  $0$  $R05464h$  $Calibration Control Lane 1$  $RW$  $4h$  $PIPE 4.3 Or Later P1.CPM Encoding$
$$ND$  $24$  $24$  $R06000h$  $Calibration Control Lane 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R06004h$  $Calibration Control Lane 2$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$ND$  $15$  $12$  $R06008h$  $Calibration Control Lane 3$  $RW$  $0h$  $$
$$CAL_SQ_THRESH_LANE[7:0]$  $31$  $24$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Threshold Result.$
$$CAL_SQ_OFFSET_LANE[7:0]$  $23$  $16$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $Squelch Calibration Offset Result.$
$$CAL_EOM_ALIGN_COMP_OFSTDAC_LANE[7:0]$  $15$  $8$  $R06014h$  $Calibration Result 1$  $RW$  $0h$  $EOM Alignment Comparator Offset Calibration Result.$
$$CAL_DLL_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R06014h$  $Calibration Result 4$  $RW$  $0h$  $Rx DLL Comparator Calibration Result.$
$$CAL_RX_IMP_LANE[7:0]$  $15$  $8$  $R06018h$  $Calibration Result 4$  $RW$  $ch$  $Rx Impedance Calibration Result.$
$$CAL_ALIGN90_CMP_OFFSET_LANE[7:0]$  $7$  $0$  $R06018h$  $Calibration Result 5$  $RW$  $0h$  $ALIGN90 Calibration Compartor Offset Result.$
$$ND$  $31$  $24$  $R0602Ch$  $Calibration Result 9$  $RW$  $0h$  $$
$$RX_TRAIN_TIMER_ENABLE_LANE$  $30$  $30$  $R06034h$  $$  $RW$  $1h$  $Rx Train Timeout Enable.$
$$TX_TRAIN_TIMER_ENABLE_LANE$  $29$  $29$  $R06034h$  $$  $RW$  $1h$  $Tx Train Timeout Enable.$
$$TX_TRAIN_FRAME_DET_TIMER_ENABLE_LANE$  $28$  $28$  $R06034h$  $$  $RW$  $1h$  $Tx Train Frame Detection Timeout Enable.$
$$ND$  $25$  $24$  $R06034h$  $$  $RW$  $0h$  $$
$$ND$  $17$  $16$  $R0603Ch$  $$  $RW$  $0h$  $$
$$ESM_VOLTAGE_LANE[7:0]$  $15$  $8$  $R0603Ch$  $$  $RW$  $0h$  $Eye Shape Monitor Voltage Value$
$$ND$  $5$  $5$  $R0603Ch$  $$  $RW$  $0h$  $$
$$EOM_DFE_CALL_LANE$  $4$  $4$  $R0603Ch$  $$  $RW$  $0h$  $DFE Call Enable For Eye Shape Monitor$
$$EOM_READY_LANE$  $3$  $3$  $R0603Ch$  $$  $RW$  $0h$  $Eye Monitor Drawing Ready $
$$ND$  $2$  $2$  $R0603Ch$  $$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R0603Ch$  $$  $RW$  $0h$  $$
$$TX_TRAIN_P2P_HOLD_LANE$  $3$  $3$  $R06044h$  $$  $RW$  $1h$  $TX Train Peak To Peak Hold Enable$
$$ND$  $2$  $1$  $R06044h$  $$  $RW$  $0h$  $$
$$FAST_DFE_TIMER_EN_LANE$  $31$  $31$  $R0604Ch$  $$  $RW$  $0h$  $Fast DFE Timer Enable.$
$$EYE_CHECK_BYPASS_LANE$  $30$  $30$  $R0604Ch$  $$  $RW$  $1h$  $Eye Check Bypass Enable.$
$$ND$  $20$  $20$  $R0604Ch$  $$  $RW$  $0h$  $$
$$CDRPHASE_OPT_EN_LANE$  $15$  $15$  $R0604Ch$  $$  $RW$  $1h$  $CDR Phase OPT Enable.$
$$THRE_GOOD_LANE[4:0]$  $12$  $8$  $R0604Ch$  $$  $RW$  $2h$  $DFE Level Check Threshold For Good.$
$$TX_NO_INIT_LANE$  $2$  $2$  $R0604Ch$  $$  $RW$  $0h$  $No TX Init During Tx Train$
$$RX_NO_INIT_LANE$  $1$  $1$  $R0604Ch$  $$  $RW$  $0h$  $No RX Init During Rx Train$
$$TX_ADAPT_G0_EN_LANE$  $23$  $23$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G0$
$$TX_ADAPT_GN1_EN_LANE$  $22$  $22$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN1$
$$TX_ADAPT_G1_EN_LANE$  $21$  $21$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt G1$
$$TX_ADAPT_GN2_EN_LANE$  $20$  $20$  $R06058h$  $$  $RW$  $0h$  $1-Enable TX FFE Adapt GN2$
$$ESM_EN_LANE$  $18$  $18$  $R06058h$  $$  $RW$  $0h$  $1-Enable EOM_EN$
$$ESM_PATH_SEL_LANE$  $16$  $16$  $R06058h$  $$  $RW$  $0h$  $1-Select EOM Slice Path, 0-Select EOM Data Path$
$$ESM_DFE_ADAPT_SPLR_EN_LANE[3:0]$  $13$  $10$  $R06058h$  $$  $RW$  $0h$  $DFE Adapt Sampler Enable During EOM Draw$
$$ND$  $9$  $0$  $R06058h$  $$  $RW$  $0h$  $$
$$ND$  $27$  $12$  $R06064h$  $DLL Calibration$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R06068h$  $CLI Argument$  $RW$  $0h$  $$
$$ESM_PHASE_LANE[10:0]$  $26$  $16$  $R06078h$  $ESM Register 0$  $RW$  $0h$  $Eye Shape Monitor Phase Value (-1024 ~ +1023)$
$$ND$  $15$  $11$  $R0607Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $2$  $R0607Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R06080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0608Ch$  $$  $RW$  $0h$  $$
$$ND$  $13$  $0$  $R06094h$  $Align90 EE Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0609Ch$  $$  $RW$  $0h$  $$
$$TX_TRAIN_CODING_MODE_LANE$  $17$  $17$  $R0609Ch$  $$  $RW$  $1h$  $TX train pre code and grey code setting mode$
$$ND$  $16$  $16$  $R0609Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R060FCh$  $$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R06338h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path odd$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R06338h$  $DFE TAP 2'S COMPLIMENT READ BACK REG0 path even$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R06374h$  $DFE TAP 2'S COMPLIMENT READ BACK REG14 path even$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R06374h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R063CCh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R063D0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $23$  $R063D4h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R063D4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R063D4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $16$  $R063DCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R063E4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R063E4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R063E8h$  $$  $RW$  $0h$  $$
$$ND$  $23$  $22$  $R063E8h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R063E8h$  $$  $RW$  $0h$  $$
$$ND$  $15$  $0$  $R06414h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08000h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R08000h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08004h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08008h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0800Ch$  $$  $RW$  $0h$  $$
$$ND$  $4$  $3$  $R0800Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08010h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08010h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08014h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08018h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08018h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0801Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0801Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08020h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08020h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08024h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08024h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08028h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08028h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0802Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0802Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08030h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08030h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08034h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08034h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08038h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08038h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0803Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0803Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08040h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08040h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08044h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08044h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08048h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08048h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0804Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0804Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08050h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08050h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08054h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08054h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08058h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08058h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0805Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0805Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08060h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08060h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08064h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08064h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08068h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08068h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0806Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0806Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08070h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08070h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08074h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08074h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08078h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08078h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0807Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0807Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08080h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08080h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08084h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08084h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08088h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08088h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0808Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0808Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08090h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08090h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08094h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08094h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08098h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08098h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0809Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0809Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080A0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080A0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080A4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R080A4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080A8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080ACh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080ACh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080B0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080B4h$  $$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R080B4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080B8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080BCh$  $$  $RW$  $0h$  $$
$$ND$  $5$  $4$  $R080BCh$  $$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R080BCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080C0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080C4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R080C4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080C8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080CCh$  $$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R080CCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080D0h$  $$  $RW$  $0h$  $$
$$ND$  $5$  $4$  $R080D0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080D4h$  $$  $RW$  $0h$  $$
$$ND$  $4$  $2$  $R080D4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080D8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080DCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R080E0h$  $Digital Common Calibration Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080E4h$  $Digital Common Calibration Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080E8h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080E8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080ECh$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080ECh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080F0h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080F0h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080F4h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R080F4h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080F8h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R080FCh$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08100h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08104h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08108h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0810Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08110h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08114h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08118h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08118h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0811Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0811Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08120h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08120h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08124h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08124h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08128h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08128h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0812Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0812Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08130h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08130h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08134h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08134h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08138h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08138h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0813Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0813Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08140h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08140h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08144h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08144h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08148h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08148h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0814Ch$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0814Ch$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08150h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08150h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08154h$  $$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R08154h$  $$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08158h$  $Digital Common Calibration Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08400h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $6$  $0$  $R08404h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08408h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0840Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08410h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08414h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08418h$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R0841Ch$  $TBD$  $RW$  $0h$  $$
$$ND$  $31$  $8$  $R08420h$  $TBD$  $RW$  $0h$  $$
$$ND$  $2$  $0$  $R08420h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $19$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $10$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$INIT_XDATA_FROM_PMEM$  $9$  $9$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Initialize Xdata from Program Memory By MCU$
$$INIT_DONE_CMN$  $8$  $8$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $CMN MCU Initialization Done$
$$MCU_INIT_DONE$  $7$  $7$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $MCU Initialization Done.$
$$ND$  $6$  $5$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $$
$$MCU_EN_CMN$  $4$  $4$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable CMN MCU$
$$MCU_EN_LANE3$  $3$  $3$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 3$
$$MCU_EN_LANE2$  $2$  $2$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 2$
$$MCU_EN_LANE1$  $1$  $1$  $R0A200h$  $MCU CMN Control Register 0$  $RW$  $0h$  $Enable MCU Lane 1$
$$MCU_EN_LANE0$  $0$  $0$  $R0A200h$  $MCU CMN Control Register 1$  $RW$  $0h$  $Enable MCU Lane 0$
$$ND$  $30$  $17$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A204h$  $MCU CMN Control Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R0A204h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A208h$  $MCU CMN Control Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R0A208h$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A20Ch$  $MCU CMN Control Register 3$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R0A20Ch$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A210h$  $MCU CMN Control Register 4$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R0A210h$  $MCU CMN Debug Register 0$  $RW$  $0h$  $$
$$ND$  $30$  $12$  $R0A21Ch$  $Memory Control Register 1$  $RW$  $0h$  $$
$$IRAM_ECC_2ERR_SET_CMN$  $28$  $28$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 2 Bit Error$
$$CACHE_ECC_2ERR_SET_CMN$  $27$  $27$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 2 Bit Error$
$$XDATA_ECC_2ERR_SET_CMN$  $26$  $26$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 2 Bit Error$
$$IRAM_ECC_1ERR_SET_CMN$  $25$  $25$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set IRAM MEM ECC For 1 Bit Error$
$$CACHE_ECC_1ERR_SET_CMN$  $24$  $24$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Cache Mem ECC For 1 Bit Error$
$$XDATA_ECC_1ERR_SET_CMN$  $23$  $23$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Set Xdata Mem ECC For 1 Bit Error$
$$IRAM_ECC_2ERR_CLEAR_CMN$  $22$  $22$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 2 Bit Error Clear$
$$CACHE_ECC_2ERR_CLEAR_CMN$  $21$  $21$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 2 Bit Error Clear$
$$XDATA_ECC_2ERR_CLEAR_CMN$  $20$  $20$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 2 Bit Error Clear$
$$IRAM_ECC_1ERR_CLEAR_CMN$  $19$  $19$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC For 1 Bit Error Clear$
$$CACHE_ECC_1ERR_CLEAR_CMN$  $18$  $18$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC For 1 Bit Error Clear$
$$XDATA_ECC_1ERR_CLEAR_CMN$  $17$  $17$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC For 1 Bit Error Clear$
$$IRAM_ECC_2ERR_ENABLE_CMN$  $16$  $16$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 2 Bit Error$
$$CACHE_ECC_2ERR_ENABLE_CMN$  $15$  $15$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 2 Bit Error$
$$XDATA_ECC_2ERR_ENABLE_CMN$  $14$  $14$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 2 Bit Error$
$$IRAM_ECC_1ERR_ENABLE_CMN$  $13$  $13$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $IRAM MEM ECC Enable For 1 Bit Error$
$$CACHE_ECC_1ERR_ENABLE_CMN$  $12$  $12$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Cache Mem ECC Enable For 1 Bit Error$
$$XDATA_ECC_1ERR_ENABLE_CMN$  $11$  $11$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $Xdata Mem ECC Enable For 1 Bit Error$
$$IRAM_ECC_2ERR_CMN$  $10$  $10$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 2 Bits Error Detected$
$$CACHE_ECC_2ERR_CMN$  $9$  $9$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 2 Bits Error Detected$
$$XDATA_ECC_2ERR_CMN$  $8$  $8$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 2 Bits Error Detected$
$$IRAM_ECC_1ERR_CMN$  $7$  $7$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $IRAM MEM ECC 1 Bit Error Detected$
$$CACHE_ECC_1ERR_CMN$  $6$  $6$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Cache Mem ECC 1 Bit Error Detected$
$$XDATA_ECC_1ERR_CMN$  $5$  $5$  $R0A220h$  $Memory Control Register 4$  $R$  $Vh$  $Xdata Mem ECC 1 Bit Error Detected$
$$ND$  $4$  $3$  $R0A220h$  $Memory Control Register 4$  $RW$  $0h$  $$
$$ND$  $1$  $0$  $R0A220h$  $MCU Information Register 0$  $RW$  $0h$  $$
$$CACHE_ECC_ERR_ADDR_CMN[7:0]$  $31$  $24$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Cache LANE ECC Error Address$
$$IRAM_ECC_ERR_ADDR_CMN[7:0]$  $23$  $16$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $R$  $Vh$  $Iram LANE ECC Error Address$
$$ND$  $15$  $9$  $R0A234h$  $MEMORY CMN ECC ERROR ADDR$  $RW$  $0h$  $$
$$XDATA_ECC_ERR_ADDR_CMN[8:0]$  $8$  $0$  $R0A234h$  $Analog Interface Register 0$  $R$  $Vh$  $Xdata LANE ECC Error Address$
$$ND$  $31$  $24$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0A238h$  $Analog Interface Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $17$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $6$  $R0A23Ch$  $Analog Interface Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0A240h$  $Analog Interface Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0A244h$  $Analog Interface Register 3$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A248h$  $MCU Sync 1$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A24Ch$  $MCU Sync 2$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A24Ch$  $MCU Sync 2$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A250h$  $MCU Sync 3$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R0A254h$  $cmn irq$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R0A258h$  $cmn irq mask$  $RW$  $0h$  $$
$$ND$  $31$  $6$  $R0A25Ch$  $cmn irq clear$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A260h$  $CMN MCU Address $  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A264h$  $CMN MCU INT0 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A268h$  $CMN MCU INT1 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A26Ch$  $CMN MCU INT2 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A270h$  $CMN MCU INT3 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A274h$  $CMN MCU INT4 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A278h$  $CMN MCU INT5 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A27Ch$  $CMN MCU INT6 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A280h$  $CMN MCU INT7 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A284h$  $CMN MCU INT8 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A288h$  $CMN MCU INT9 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A28Ch$  $CMN MCU INT10 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A290h$  $CMN MCU INT11 Register$  $RW$  $0h$  $$
$$ND$  $31$  $18$  $R0A294h$  $CMN MCU INT12 Register$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_SEL_LO0_CMN[5:0]$  $29$  $24$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $Second Level Test Bus Selection For Testbus Result$
$$ND$  $23$  $22$  $R0A308h$  $Common Test Registers 2$  $RW$  $0h$  $$
$$TESTBUS_LANE_SEL0[2:0]$  $31$  $29$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Lane Selection For Testbus Result$
$$ND$  $28$  $23$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$ND$  $19$  $14$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$TESTBUS_HI8BSEL_8BMODE$  $13$  $13$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $Byte Selection For 8 Bit Mode Test Bus. It Shall Be 0 For 16 Bit Test Bus Output.$
$$ND$  $12$  $8$  $R0A30Ch$  $Common Test Registers 3$  $RW$  $0h$  $$
$$DIG_TEST_BUS[15:0]$  $15$  $0$  $R0A310h$  $Common Test Registers 5$  $R$  $Vh$  $Digital Test Bus Register Read Out.$
$$ND$  $31$  $14$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $$
$$TESTBUS_SEL_HI0_CMN[5:0]$  $13$  $8$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $First Level Test Bus Selection For Testbus Result$
$$ND$  $7$  $6$  $R0A314h$  $Common Test Registers 5$  $RW$  $0h$  $$
$$LANE_SEL[2:0]$  $31$  $29$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $Register Lane Selection.$
$$ND$  $28$  $28$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$BROADCAST$  $27$  $27$  $R0A318h$  $Common System Registers$  $RW$  $1h$  $Register Broadcast Mode.$
$$PHY_MODE[2:0]$  $26$  $24$  $R0A318h$  $Common System Registers$  $RW$  $4h$  $PHY Mode$
$$PHY_ISOLATE_MODE$  $23$  $23$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Isolate Mode$
$$ND$  $22$  $22$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$SFT_RST_NO_REG_CMN$  $21$  $21$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $Software Reset For Internal Logic.$
$$SFT_RST_ONLY_REG$  $20$  $20$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Register Soft Reset With Auto Clear.$
$$PHY_MODE_FM_REG$  $19$  $19$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $PHY Mode Select From Registers$
$$ND$  $15$  $13$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0A318h$  $Common System Registers$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$BEACON_DIVIDER[1:0]$  $27$  $26$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $2h$  $Clock Beacon Divider.$
$$ND$  $25$  $25$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$CNT_INI[7:0]$  $15$  $8$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $95h$  $Clock 1M Divider For Power Control$
$$ND$  $5$  $5$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A31Ch$  $Power Control Common Register 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0A31Ch$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $29$  $23$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $3$  $2$  $R0A320h$  $Input Interface Register0$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0A324h$  $Input Interface Register1$  $RW$  $0h$  $$
$$REF_FREF_SEL[4:0]$  $4$  $0$  $R0A324h$  $Input Interface Register2$  $RW$  $2h$  $Reference Clock Frequency Select.$
$$ND$  $31$  $10$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $7$  $4$  $R0A328h$  $Input Interface Register2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A32Ch$  $Input Interface Register3$  $RW$  $0h$  $$
$$ND$  $31$  $9$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ANA_PROCESS_VALUE[3:0]$  $7$  $4$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $8h$  $Process Calibration Value To Analog$
$$ND$  $3$  $3$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0A334h$  $Process Calibration Related Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $29$  $29$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $28$  $28$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $22$  $16$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A338h$  $Clock gen cmn reg1$  $RW$  $0h$  $$
$$EN_CMN$  $0$  $0$  $R0A338h$  $common register 1$  $RW$  $1h$  $Enable Common Module$
$$ND$  $31$  $2$  $R0A33Ch$  $common register 1$  $RW$  $0h$  $$
$$PHY_MCU_REMOTE_ACK$  $1$  $1$  $R0A33Ch$  $common register 1$  $RW$  $0h$  $PHY MCU Remote Acknowledge$
$$PHY_MCU_REMOTE_REQ$  $0$  $0$  $R0A33Ch$  $_field description_$  $RW$  $0h$  $PHY MCU Remote Reqest$
$$ND$  $15$  $12$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0A340h$  $_field description_$  $RW$  $0h$  $$
$$ND$  $4$  $0$  $R0A340h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ND$  $31$  $17$  $R0A348h$  $Input Interface Register4$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $15$  $11$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0A34Ch$  $Power control common register 2$  $RW$  $0h$  $$
$$ND$  $9$  $0$  $R0A34Ch$  $CMN Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0A350h$  $CMN Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $0$  $R0A354h$  $Common Reserved Register 1$  $RW$  $0h$  $$
$$ND$  $18$  $16$  $R0A35Ch$  $Common Reserved Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0A360h$  $CMN MCU Ext Timer Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A384h$  $MCU ISR Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A388h$  $MCU ISR Mask Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A38Ch$  $MCU ISR Clear Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A390h$  $MCU  INT Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $26$  $R0A394h$  $CMN MCU GPIO Control Register$  $RW$  $0h$  $$
$$ND$  $31$  $21$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $14$  $R0A398h$  $CMN Cache Control Debug Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $29$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $13$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $5$  $R0A39Ch$  $CMN Cache Control Debug Register 1$  $RW$  $0h$  $$
$$ND$  $30$  $16$  $R0A3A0h$  $CMN MCU Watch Dong Timer Control Register 1$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_EXP_CMN[31:0]$  $31$  $0$  $R0A3A4h$  $XDATA MEMORY CMN CHECKSUM Registers 1$  $RW$  $ffffffffh$  $Xdata Memory CMN Checksum Expected Value$
$$XDATA_MEM_CHECKSUM_CMN[31:0]$  $31$  $0$  $R0A3A8h$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $Xdata Memory CMN Checksum Readback$
$$ND$  $31$  $2$  $R0A3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $RW$  $0h$  $$
$$XDATA_MEM_CHECKSUM_PASS_CMN$  $1$  $1$  $R0A3ACh$  $XDATA MEMORY CMN CHECKSUM Registers 2$  $R$  $Vh$  $PHY Xdata CMN Memory Checksum PASS$
$$XDATA_MEM_CHECKSUM_RESET_CMN$  $0$  $0$  $R0A3ACh$  $MCU ISR Register 2$  $RW$  $0h$  $Reset PHY Xdata CMN Memory Checksum Calculation Value$
$$ND$  $31$  $25$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3B0h$  $MCU ISR Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3B4h$  $MCU ISR Mask Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3B8h$  $MCU ISR Clear Register 2$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3BCh$  $Pll Control Register 0$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3C0h$  $Pll Control Register 1$  $RW$  $0h$  $$
$$ND$  $31$  $25$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$ND$  $23$  $17$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$ND$  $15$  $9$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$ND$  $7$  $1$  $R0A3C4h$  $Pll Control Register 2$  $RW$  $0h$  $$
$$CID0[7:4]$  $31$  $28$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Technology. $
$$CID0[3:0]$  $27$  $24$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $PHY Type. $
$$CID1[7:4]$  $23$  $20$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Major Revision.$
$$CID1[3:0]$  $19$  $16$  $R0A3F8h$  $Chip ID$  $R$  $Vh$  $Minor Revision.$
$$PHY_LANE_NUM[2:0]$  $31$  $29$  $R0A3FCh$  $_field description_$  $R$  $Vh$  $Physical Number Of Lanes$
$$ND$  $28$  $24$  $R0A3FCh$  $_field description_$  $RW$  $0h$  $$
$$FW_MAJOR_VER[7:0]$  $31$  $24$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Major Version.$
$$FW_MINOR_VER[7:0]$  $23$  $16$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Minor Version.$
$$FW_PATCH_VER[7:0]$  $15$  $8$  $R0E600h$  $Firmware Revision$  $RW$  $0h$  $Firmware Patch Version.$
$$FW_BUILD_VER[7:0]$  $7$  $0$  $R0E600h$  $Calibration enable control$  $RW$  $0h$  $Firmware Build Version.$
$$ND$  $31$  $30$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$APTA_TRAIN_SIM_EN$  $29$  $29$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Enable APTA Train Dummy Local Control For Train Protocol Simulation Only$
$$ND$  $28$  $28$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$TRAIN_SIM_EN$  $13$  $13$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Train For Simulation Enable. For Simulation Only.$
$$FAST_POWER_ON_EN$  $10$  $10$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $Fast Power On Enable. For Simulation Only.$
$$ND$  $9$  $9$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$CAL_DONE$  $8$  $8$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $Calibration Done.$
$$RX_CAL_DONE$  $7$  $7$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $RX Calibration Done.$
$$TX_CAL_DONE$  $6$  $6$  $R0E604h$  $Calibration enable control$  $R$  $Vh$  $TX Calibration Done.$
$$ANA_CLK100M_125M_SEL$  $4$  $4$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $PIN_CLK100M_125M Clock Frequency Selection$
$$ANA_CLK100M_125M_EN$  $3$  $3$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $PIN_CLK100M_125M Enable$
$$ND$  $2$  $2$  $R0E604h$  $Calibration enable control$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $24$  $24$  $R0E608h$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E60Ch$  $Calibration Configuration 1$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E60Ch$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $31$  $31$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $30$  $30$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $25$  $24$  $R0E610h$  $Calibration Configuration 2$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E618h$  $Calibration Configuration 4$  $RW$  $0h$  $$
$$CAL_SQ_THRESH_IN[7:0]$  $31$  $24$  $R0E620h$  $Calibration Threshold 1$  $RW$  $6h$  $SQ Threshold.$
$$ND$  $23$  $16$  $R0E620h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E620h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $7$  $0$  $R0E620h$  $Calibration Result 0$  $RW$  $0h$  $$
$$CAL_TEMPC_MUX_HOLD_SEL_R0[7:0]$  $31$  $24$  $R0E624h$  $Calibration Result 0$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For R0.$
$$CAL_TEMPC_MUX_SEL_R0[7:0]$  $23$  $16$  $R0E624h$  $Calibration Result 0$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For R0.$
$$CAL_TEMPC_DAC_SEL[7:0]$  $15$  $8$  $R0E624h$  $Calibration Result 0$  $RW$  $0h$  $PLL Temp Calibration DAC Sel Result.$
$$ND$  $7$  $0$  $R0E624h$  $Train Interface Config$  $RW$  $0h$  $$
$$ND$  $31$  $1$  $R0E628h$  $Train Interface Config$  $RW$  $0h$  $$
$$PIPE4_EN$  $0$  $0$  $R0E628h$  $Config control$  $RW$  $1h$  $PCIE3 PIPE4 Interface Enable. $
$$ND$  $31$  $24$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$AUTO_RX_INIT_EN$  $16$  $16$  $R0E62Ch$  $Config control$  $RW$  $0h$  $Automatic Rx_Init Enable.$
$$ND$  $15$  $15$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $8$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $0$  $R0E62Ch$  $Config control$  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $12$  $12$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $11$  $11$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $10$  $10$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $9$  $9$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $8$  $8$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $7$  $7$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $6$  $6$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $5$  $5$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $4$  $4$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $3$  $3$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $2$  $2$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $1$  $1$  $R0E630h$  $Config control$  $RW$  $0h$  $$
$$ND$  $0$  $0$  $R0E630h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $23$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $22$  $22$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $21$  $21$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $20$  $20$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $19$  $19$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $18$  $18$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $17$  $17$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $16$  $16$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $15$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $14$  $14$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $13$  $13$  $R0E648h$  $Calibration Configuration $  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$ND$  $15$  $8$  $R0E64Ch$  $MCU Configuration $  $RW$  $0h$  $$
$$CAL_TEMPC_MUX_HOLD_SEL_R1[7:0]$  $31$  $24$  $R0E650h$  $Calibration Result 1$  $RW$  $6h$  $PLLTemp Calibration Mux Hold Sel Result For Rate 1.$
$$CAL_TEMPC_MUX_SEL_R1[7:0]$  $23$  $16$  $R0E650h$  $Calibration Result 1$  $RW$  $5h$  $PLL Temp Calibration Mux Sel Result For Rate 1.$
$$CAL_PROCESS_VALUE_LVT[7:0]$  $15$  $8$  $R0E650h$  $Calibration Result 1$  $RW$  $0h$  $Process Calibration Result LVT.$
$$CAL_PROCESS_VALUE_ULVT[7:0]$  $7$  $0$  $R0E650h$  $Loop Count Control$  $RW$  $0h$  $Process Calibration Result ULVT.$
$$ND$  $31$  $8$  $R0E658h$  $Loop Count Control$  $RW$  $0h$  $$
$$ND$  $31$  $24$  $R0E65Ch$  $MCU Configuration$  $RW$  $0h$  $$
$$MCU_FREQ[15:0]$  $15$  $0$  $R0E65Ch$  $Calibration Threshold 1$  $RW$  $190h$  $MCUCLK Frequency For Firmware Delay Timer $
$$CAL_PROC_TT2FF_RING2[7:0]$  $31$  $24$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring2.$
$$CAL_PROC_SUBSS_RING1[7:0]$  $23$  $16$  $R0E668h$  $Calibration Threshold 1$  $RW$  $dh$  $Process Threshold  SUBSS[4:0] For Ring1.$
$$CAL_PROC_SS2TT_RING1[7:0]$  $15$  $8$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring1.$
$$CAL_PROC_TT2FF_RING1[7:0]$  $7$  $0$  $R0E668h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring1.$
$$CAL_PROC_SS2TT_RING3[7:0]$  $31$  $24$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $3h$  $Process Threshold  SS2TT[4:0] For Ring3.$
$$CAL_PROC_TT2FF_RING3[7:0]$  $23$  $16$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $3h$  $Process Threshold  TT2FF[4:0] For Ring3.$
$$CAL_PROC_SUBSS_RING2[7:0]$  $15$  $8$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring2.$
$$CAL_PROC_SS2TT_RING2[7:0]$  $7$  $0$  $R0E66Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring2.$
$$CAL_PROC_SUBSS_RING4[7:0]$  $31$  $24$  $R0E670h$  $Calibration Threshold 1$  $RW$  $9h$  $Process Threshold  SUBSS[4:0] For Ring4.$
$$CAL_PROC_SS2TT_RING4[7:0]$  $23$  $16$  $R0E670h$  $Calibration Threshold 1$  $RW$  $2h$  $Process Threshold  SS2TT[4:0] For Ring4.$
$$CAL_PROC_TT2FF_RING4[7:0]$  $15$  $8$  $R0E670h$  $Calibration Threshold 1$  $RW$  $2h$  $Process Threshold  TT2FF[4:0] For Ring4.$
$$CAL_PROC_SUBSS_RING3[7:0]$  $7$  $0$  $R0E670h$  $Calibration Threshold 1$  $RW$  $bh$  $Process Threshold  SUBSS[4:0] For Ring3.$
$$CAL_PROC_TT2FF_RING6[7:0]$  $31$  $24$  $R0E674h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  TT2FF[4:0] For Ring6.$
$$CAL_PROC_SUBSS_RING5[7:0]$  $23$  $16$  $R0E674h$  $Calibration Threshold 1$  $RW$  $bh$  $Process Threshold  SUBSS[4:0] For Ring5.$
$$CAL_PROC_SS2TT_RING5[7:0]$  $15$  $8$  $R0E674h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring5.$
$$CAL_PROC_TT2FF_RING5[7:0]$  $7$  $0$  $R0E674h$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring5.$
$$CAL_PROC_SS2TT_RING7[7:0]$  $31$  $24$  $R0E678h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  SS2TT[4:0] For Ring7.$
$$CAL_PROC_TT2FF_RING7[7:0]$  $23$  $16$  $R0E678h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  TT2FF[4:0] For Ring7.$
$$CAL_PROC_SUBSS_RING6[7:0]$  $15$  $8$  $R0E678h$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring6.$
$$CAL_PROC_SS2TT_RING6[7:0]$  $7$  $0$  $R0E678h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  SS2TT[4:0] For Ring6.$
$$CAL_PROC_SUBSS_RING8[7:0]$  $31$  $24$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $ah$  $Process Threshold  SUBSS[4:0] For Ring8.$
$$CAL_PROC_SS2TT_RING8[7:0]$  $23$  $16$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  SS2TT[4:0] For Ring8.$
$$CAL_PROC_TT2FF_RING8[7:0]$  $15$  $8$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $4h$  $Process Threshold  TT2FF[4:0] For Ring8.$
$$CAL_PROC_SUBSS_RING7[7:0]$  $7$  $0$  $R0E67Ch$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring7.$
$$CAL_PROC_TT2FF_RING10[7:0]$  $31$  $24$  $R0E680h$  $Calibration Threshold 1$  $RW$  $6h$  $Process Threshold  TT2FF[4:0] For Ring10.$
$$CAL_PROC_SUBSS_RING9[7:0]$  $23$  $16$  $R0E680h$  $Calibration Threshold 1$  $RW$  $eh$  $Process Threshold  SUBSS[4:0] For Ring9.$
$$CAL_PROC_SS2TT_RING9[7:0]$  $15$  $8$  $R0E680h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  SS2TT[4:0] For Ring9.$
$$CAL_PROC_TT2FF_RING9[7:0]$  $7$  $0$  $R0E680h$  $Calibration Threshold 1$  $RW$  $5h$  $Process Threshold  TT2FF[4:0] For Ring9.$
$$ND$  $31$  $24$  $R0E684h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$ND$  $23$  $16$  $R0E684h$  $Calibration Threshold 1$  $RW$  $0h$  $$
$$CAL_PROC_SUBSS_RING10[7:0]$  $15$  $8$  $R0E684h$  $Calibration Threshold 1$  $RW$  $ch$  $Process Threshold  SUBSS[4:0] For Ring10.$
$$CAL_PROC_SS2TT_RING10[7:0]$  $7$  $0$  $R0E684h$  $$  $RW$  $6h$  $Process Threshold  SS2TT[4:0] For Ring10.$
$$ND$  $31$  $8$  $R0E688h$  $$  $RW$  $0h$  $$
