
Module3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007854  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080079ec  080079ec  000179ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a14  08007a14  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  08007a14  08007a14  00017a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a1c  08007a1c  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a1c  08007a1c  00017a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a20  08007a20  00017a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08007a24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000384  20000098  08007abc  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  08007abc  0002041c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001136e  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002005  00000000  00000000  00031436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  00033440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f20  00000000  00000000  000343f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f50  00000000  00000000  00035310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000124c8  00000000  00000000  0004c260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091857  00000000  00000000  0005e728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eff7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048a8  00000000  00000000  000effd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000098 	.word	0x20000098
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080079d4 	.word	0x080079d4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000009c 	.word	0x2000009c
 80001d4:	080079d4 	.word	0x080079d4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_frsub>:
 8000b50:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	e002      	b.n	8000b5c <__addsf3>
 8000b56:	bf00      	nop

08000b58 <__aeabi_fsub>:
 8000b58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b5c <__addsf3>:
 8000b5c:	0042      	lsls	r2, r0, #1
 8000b5e:	bf1f      	itttt	ne
 8000b60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b64:	ea92 0f03 	teqne	r2, r3
 8000b68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b70:	d06a      	beq.n	8000c48 <__addsf3+0xec>
 8000b72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b7a:	bfc1      	itttt	gt
 8000b7c:	18d2      	addgt	r2, r2, r3
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	4048      	eorgt	r0, r1
 8000b82:	4041      	eorgt	r1, r0
 8000b84:	bfb8      	it	lt
 8000b86:	425b      	neglt	r3, r3
 8000b88:	2b19      	cmp	r3, #25
 8000b8a:	bf88      	it	hi
 8000b8c:	4770      	bxhi	lr
 8000b8e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4249      	negne	r1, r1
 8000bae:	ea92 0f03 	teq	r2, r3
 8000bb2:	d03f      	beq.n	8000c34 <__addsf3+0xd8>
 8000bb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bbc:	eb10 000c 	adds.w	r0, r0, ip
 8000bc0:	f1c3 0320 	rsb	r3, r3, #32
 8000bc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__addsf3+0x78>
 8000bce:	4249      	negs	r1, r1
 8000bd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd8:	d313      	bcc.n	8000c02 <__addsf3+0xa6>
 8000bda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bde:	d306      	bcc.n	8000bee <__addsf3+0x92>
 8000be0:	0840      	lsrs	r0, r0, #1
 8000be2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be6:	f102 0201 	add.w	r2, r2, #1
 8000bea:	2afe      	cmp	r2, #254	; 0xfe
 8000bec:	d251      	bcs.n	8000c92 <__addsf3+0x136>
 8000bee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	ea40 0003 	orr.w	r0, r0, r3
 8000c00:	4770      	bx	lr
 8000c02:	0049      	lsls	r1, r1, #1
 8000c04:	eb40 0000 	adc.w	r0, r0, r0
 8000c08:	3a01      	subs	r2, #1
 8000c0a:	bf28      	it	cs
 8000c0c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c10:	d2ed      	bcs.n	8000bee <__addsf3+0x92>
 8000c12:	fab0 fc80 	clz	ip, r0
 8000c16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c22:	bfaa      	itet	ge
 8000c24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c28:	4252      	neglt	r2, r2
 8000c2a:	4318      	orrge	r0, r3
 8000c2c:	bfbc      	itt	lt
 8000c2e:	40d0      	lsrlt	r0, r2
 8000c30:	4318      	orrlt	r0, r3
 8000c32:	4770      	bx	lr
 8000c34:	f092 0f00 	teq	r2, #0
 8000c38:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c3c:	bf06      	itte	eq
 8000c3e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c42:	3201      	addeq	r2, #1
 8000c44:	3b01      	subne	r3, #1
 8000c46:	e7b5      	b.n	8000bb4 <__addsf3+0x58>
 8000c48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c50:	bf18      	it	ne
 8000c52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c56:	d021      	beq.n	8000c9c <__addsf3+0x140>
 8000c58:	ea92 0f03 	teq	r2, r3
 8000c5c:	d004      	beq.n	8000c68 <__addsf3+0x10c>
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	bf08      	it	eq
 8000c64:	4608      	moveq	r0, r1
 8000c66:	4770      	bx	lr
 8000c68:	ea90 0f01 	teq	r0, r1
 8000c6c:	bf1c      	itt	ne
 8000c6e:	2000      	movne	r0, #0
 8000c70:	4770      	bxne	lr
 8000c72:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c76:	d104      	bne.n	8000c82 <__addsf3+0x126>
 8000c78:	0040      	lsls	r0, r0, #1
 8000c7a:	bf28      	it	cs
 8000c7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c86:	bf3c      	itt	cc
 8000c88:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bxcc	lr
 8000c8e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c92:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	4770      	bx	lr
 8000c9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca0:	bf16      	itet	ne
 8000ca2:	4608      	movne	r0, r1
 8000ca4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca8:	4601      	movne	r1, r0
 8000caa:	0242      	lsls	r2, r0, #9
 8000cac:	bf06      	itte	eq
 8000cae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cb2:	ea90 0f01 	teqeq	r0, r1
 8000cb6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cba:	4770      	bx	lr

08000cbc <__aeabi_ui2f>:
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e004      	b.n	8000ccc <__aeabi_i2f+0x8>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_i2f>:
 8000cc4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc8:	bf48      	it	mi
 8000cca:	4240      	negmi	r0, r0
 8000ccc:	ea5f 0c00 	movs.w	ip, r0
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd8:	4601      	mov	r1, r0
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	e01c      	b.n	8000d1a <__aeabi_l2f+0x2a>

08000ce0 <__aeabi_ul2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e00a      	b.n	8000d04 <__aeabi_l2f+0x14>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_l2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__aeabi_l2f+0x14>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	ea5f 0c01 	movs.w	ip, r1
 8000d08:	bf02      	ittt	eq
 8000d0a:	4684      	moveq	ip, r0
 8000d0c:	4601      	moveq	r1, r0
 8000d0e:	2000      	moveq	r0, #0
 8000d10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d14:	bf08      	it	eq
 8000d16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1e:	fabc f28c 	clz	r2, ip
 8000d22:	3a08      	subs	r2, #8
 8000d24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d28:	db10      	blt.n	8000d4c <__aeabi_l2f+0x5c>
 8000d2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2e:	4463      	add	r3, ip
 8000d30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f102 0220 	add.w	r2, r2, #32
 8000d50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d54:	f1c2 0220 	rsb	r2, r2, #32
 8000d58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d60:	eb43 0002 	adc.w	r0, r3, r2
 8000d64:	bf08      	it	eq
 8000d66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_uldivmod>:
 8000d6c:	b953      	cbnz	r3, 8000d84 <__aeabi_uldivmod+0x18>
 8000d6e:	b94a      	cbnz	r2, 8000d84 <__aeabi_uldivmod+0x18>
 8000d70:	2900      	cmp	r1, #0
 8000d72:	bf08      	it	eq
 8000d74:	2800      	cmpeq	r0, #0
 8000d76:	bf1c      	itt	ne
 8000d78:	f04f 31ff 	movne.w	r1, #4294967295
 8000d7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000d80:	f000 b974 	b.w	800106c <__aeabi_idiv0>
 8000d84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d8c:	f000 f806 	bl	8000d9c <__udivmoddi4>
 8000d90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d98:	b004      	add	sp, #16
 8000d9a:	4770      	bx	lr

08000d9c <__udivmoddi4>:
 8000d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000da0:	9d08      	ldr	r5, [sp, #32]
 8000da2:	4604      	mov	r4, r0
 8000da4:	468e      	mov	lr, r1
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d14d      	bne.n	8000e46 <__udivmoddi4+0xaa>
 8000daa:	428a      	cmp	r2, r1
 8000dac:	4694      	mov	ip, r2
 8000dae:	d969      	bls.n	8000e84 <__udivmoddi4+0xe8>
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	b152      	cbz	r2, 8000dcc <__udivmoddi4+0x30>
 8000db6:	fa01 f302 	lsl.w	r3, r1, r2
 8000dba:	f1c2 0120 	rsb	r1, r2, #32
 8000dbe:	fa20 f101 	lsr.w	r1, r0, r1
 8000dc2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dc6:	ea41 0e03 	orr.w	lr, r1, r3
 8000dca:	4094      	lsls	r4, r2
 8000dcc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd0:	0c21      	lsrs	r1, r4, #16
 8000dd2:	fbbe f6f8 	udiv	r6, lr, r8
 8000dd6:	fa1f f78c 	uxth.w	r7, ip
 8000dda:	fb08 e316 	mls	r3, r8, r6, lr
 8000dde:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000de2:	fb06 f107 	mul.w	r1, r6, r7
 8000de6:	4299      	cmp	r1, r3
 8000de8:	d90a      	bls.n	8000e00 <__udivmoddi4+0x64>
 8000dea:	eb1c 0303 	adds.w	r3, ip, r3
 8000dee:	f106 30ff 	add.w	r0, r6, #4294967295
 8000df2:	f080 811f 	bcs.w	8001034 <__udivmoddi4+0x298>
 8000df6:	4299      	cmp	r1, r3
 8000df8:	f240 811c 	bls.w	8001034 <__udivmoddi4+0x298>
 8000dfc:	3e02      	subs	r6, #2
 8000dfe:	4463      	add	r3, ip
 8000e00:	1a5b      	subs	r3, r3, r1
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e08:	fb08 3310 	mls	r3, r8, r0, r3
 8000e0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e10:	fb00 f707 	mul.w	r7, r0, r7
 8000e14:	42a7      	cmp	r7, r4
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x92>
 8000e18:	eb1c 0404 	adds.w	r4, ip, r4
 8000e1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e20:	f080 810a 	bcs.w	8001038 <__udivmoddi4+0x29c>
 8000e24:	42a7      	cmp	r7, r4
 8000e26:	f240 8107 	bls.w	8001038 <__udivmoddi4+0x29c>
 8000e2a:	4464      	add	r4, ip
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e32:	1be4      	subs	r4, r4, r7
 8000e34:	2600      	movs	r6, #0
 8000e36:	b11d      	cbz	r5, 8000e40 <__udivmoddi4+0xa4>
 8000e38:	40d4      	lsrs	r4, r2
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	e9c5 4300 	strd	r4, r3, [r5]
 8000e40:	4631      	mov	r1, r6
 8000e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d909      	bls.n	8000e5e <__udivmoddi4+0xc2>
 8000e4a:	2d00      	cmp	r5, #0
 8000e4c:	f000 80ef 	beq.w	800102e <__udivmoddi4+0x292>
 8000e50:	2600      	movs	r6, #0
 8000e52:	e9c5 0100 	strd	r0, r1, [r5]
 8000e56:	4630      	mov	r0, r6
 8000e58:	4631      	mov	r1, r6
 8000e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5e:	fab3 f683 	clz	r6, r3
 8000e62:	2e00      	cmp	r6, #0
 8000e64:	d14a      	bne.n	8000efc <__udivmoddi4+0x160>
 8000e66:	428b      	cmp	r3, r1
 8000e68:	d302      	bcc.n	8000e70 <__udivmoddi4+0xd4>
 8000e6a:	4282      	cmp	r2, r0
 8000e6c:	f200 80f9 	bhi.w	8001062 <__udivmoddi4+0x2c6>
 8000e70:	1a84      	subs	r4, r0, r2
 8000e72:	eb61 0303 	sbc.w	r3, r1, r3
 8000e76:	2001      	movs	r0, #1
 8000e78:	469e      	mov	lr, r3
 8000e7a:	2d00      	cmp	r5, #0
 8000e7c:	d0e0      	beq.n	8000e40 <__udivmoddi4+0xa4>
 8000e7e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e82:	e7dd      	b.n	8000e40 <__udivmoddi4+0xa4>
 8000e84:	b902      	cbnz	r2, 8000e88 <__udivmoddi4+0xec>
 8000e86:	deff      	udf	#255	; 0xff
 8000e88:	fab2 f282 	clz	r2, r2
 8000e8c:	2a00      	cmp	r2, #0
 8000e8e:	f040 8092 	bne.w	8000fb6 <__udivmoddi4+0x21a>
 8000e92:	eba1 010c 	sub.w	r1, r1, ip
 8000e96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e9a:	fa1f fe8c 	uxth.w	lr, ip
 8000e9e:	2601      	movs	r6, #1
 8000ea0:	0c20      	lsrs	r0, r4, #16
 8000ea2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ea6:	fb07 1113 	mls	r1, r7, r3, r1
 8000eaa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eae:	fb0e f003 	mul.w	r0, lr, r3
 8000eb2:	4288      	cmp	r0, r1
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x12c>
 8000eb6:	eb1c 0101 	adds.w	r1, ip, r1
 8000eba:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ebe:	d202      	bcs.n	8000ec6 <__udivmoddi4+0x12a>
 8000ec0:	4288      	cmp	r0, r1
 8000ec2:	f200 80cb 	bhi.w	800105c <__udivmoddi4+0x2c0>
 8000ec6:	4643      	mov	r3, r8
 8000ec8:	1a09      	subs	r1, r1, r0
 8000eca:	b2a4      	uxth	r4, r4
 8000ecc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ed0:	fb07 1110 	mls	r1, r7, r0, r1
 8000ed4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ed8:	fb0e fe00 	mul.w	lr, lr, r0
 8000edc:	45a6      	cmp	lr, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x156>
 8000ee0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee8:	d202      	bcs.n	8000ef0 <__udivmoddi4+0x154>
 8000eea:	45a6      	cmp	lr, r4
 8000eec:	f200 80bb 	bhi.w	8001066 <__udivmoddi4+0x2ca>
 8000ef0:	4608      	mov	r0, r1
 8000ef2:	eba4 040e 	sub.w	r4, r4, lr
 8000ef6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000efa:	e79c      	b.n	8000e36 <__udivmoddi4+0x9a>
 8000efc:	f1c6 0720 	rsb	r7, r6, #32
 8000f00:	40b3      	lsls	r3, r6
 8000f02:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f06:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f0a:	fa20 f407 	lsr.w	r4, r0, r7
 8000f0e:	fa01 f306 	lsl.w	r3, r1, r6
 8000f12:	431c      	orrs	r4, r3
 8000f14:	40f9      	lsrs	r1, r7
 8000f16:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f1a:	fa00 f306 	lsl.w	r3, r0, r6
 8000f1e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f22:	0c20      	lsrs	r0, r4, #16
 8000f24:	fa1f fe8c 	uxth.w	lr, ip
 8000f28:	fb09 1118 	mls	r1, r9, r8, r1
 8000f2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f30:	fb08 f00e 	mul.w	r0, r8, lr
 8000f34:	4288      	cmp	r0, r1
 8000f36:	fa02 f206 	lsl.w	r2, r2, r6
 8000f3a:	d90b      	bls.n	8000f54 <__udivmoddi4+0x1b8>
 8000f3c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f40:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f44:	f080 8088 	bcs.w	8001058 <__udivmoddi4+0x2bc>
 8000f48:	4288      	cmp	r0, r1
 8000f4a:	f240 8085 	bls.w	8001058 <__udivmoddi4+0x2bc>
 8000f4e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f52:	4461      	add	r1, ip
 8000f54:	1a09      	subs	r1, r1, r0
 8000f56:	b2a4      	uxth	r4, r4
 8000f58:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f5c:	fb09 1110 	mls	r1, r9, r0, r1
 8000f60:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f64:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f68:	458e      	cmp	lr, r1
 8000f6a:	d908      	bls.n	8000f7e <__udivmoddi4+0x1e2>
 8000f6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f70:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f74:	d26c      	bcs.n	8001050 <__udivmoddi4+0x2b4>
 8000f76:	458e      	cmp	lr, r1
 8000f78:	d96a      	bls.n	8001050 <__udivmoddi4+0x2b4>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	4461      	add	r1, ip
 8000f7e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f82:	fba0 9402 	umull	r9, r4, r0, r2
 8000f86:	eba1 010e 	sub.w	r1, r1, lr
 8000f8a:	42a1      	cmp	r1, r4
 8000f8c:	46c8      	mov	r8, r9
 8000f8e:	46a6      	mov	lr, r4
 8000f90:	d356      	bcc.n	8001040 <__udivmoddi4+0x2a4>
 8000f92:	d053      	beq.n	800103c <__udivmoddi4+0x2a0>
 8000f94:	b15d      	cbz	r5, 8000fae <__udivmoddi4+0x212>
 8000f96:	ebb3 0208 	subs.w	r2, r3, r8
 8000f9a:	eb61 010e 	sbc.w	r1, r1, lr
 8000f9e:	fa01 f707 	lsl.w	r7, r1, r7
 8000fa2:	fa22 f306 	lsr.w	r3, r2, r6
 8000fa6:	40f1      	lsrs	r1, r6
 8000fa8:	431f      	orrs	r7, r3
 8000faa:	e9c5 7100 	strd	r7, r1, [r5]
 8000fae:	2600      	movs	r6, #0
 8000fb0:	4631      	mov	r1, r6
 8000fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb6:	f1c2 0320 	rsb	r3, r2, #32
 8000fba:	40d8      	lsrs	r0, r3
 8000fbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fc0:	fa21 f303 	lsr.w	r3, r1, r3
 8000fc4:	4091      	lsls	r1, r2
 8000fc6:	4301      	orrs	r1, r0
 8000fc8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fcc:	fa1f fe8c 	uxth.w	lr, ip
 8000fd0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fd4:	fb07 3610 	mls	r6, r7, r0, r3
 8000fd8:	0c0b      	lsrs	r3, r1, #16
 8000fda:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fde:	fb00 f60e 	mul.w	r6, r0, lr
 8000fe2:	429e      	cmp	r6, r3
 8000fe4:	fa04 f402 	lsl.w	r4, r4, r2
 8000fe8:	d908      	bls.n	8000ffc <__udivmoddi4+0x260>
 8000fea:	eb1c 0303 	adds.w	r3, ip, r3
 8000fee:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ff2:	d22f      	bcs.n	8001054 <__udivmoddi4+0x2b8>
 8000ff4:	429e      	cmp	r6, r3
 8000ff6:	d92d      	bls.n	8001054 <__udivmoddi4+0x2b8>
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	4463      	add	r3, ip
 8000ffc:	1b9b      	subs	r3, r3, r6
 8000ffe:	b289      	uxth	r1, r1
 8001000:	fbb3 f6f7 	udiv	r6, r3, r7
 8001004:	fb07 3316 	mls	r3, r7, r6, r3
 8001008:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800100c:	fb06 f30e 	mul.w	r3, r6, lr
 8001010:	428b      	cmp	r3, r1
 8001012:	d908      	bls.n	8001026 <__udivmoddi4+0x28a>
 8001014:	eb1c 0101 	adds.w	r1, ip, r1
 8001018:	f106 38ff 	add.w	r8, r6, #4294967295
 800101c:	d216      	bcs.n	800104c <__udivmoddi4+0x2b0>
 800101e:	428b      	cmp	r3, r1
 8001020:	d914      	bls.n	800104c <__udivmoddi4+0x2b0>
 8001022:	3e02      	subs	r6, #2
 8001024:	4461      	add	r1, ip
 8001026:	1ac9      	subs	r1, r1, r3
 8001028:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800102c:	e738      	b.n	8000ea0 <__udivmoddi4+0x104>
 800102e:	462e      	mov	r6, r5
 8001030:	4628      	mov	r0, r5
 8001032:	e705      	b.n	8000e40 <__udivmoddi4+0xa4>
 8001034:	4606      	mov	r6, r0
 8001036:	e6e3      	b.n	8000e00 <__udivmoddi4+0x64>
 8001038:	4618      	mov	r0, r3
 800103a:	e6f8      	b.n	8000e2e <__udivmoddi4+0x92>
 800103c:	454b      	cmp	r3, r9
 800103e:	d2a9      	bcs.n	8000f94 <__udivmoddi4+0x1f8>
 8001040:	ebb9 0802 	subs.w	r8, r9, r2
 8001044:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001048:	3801      	subs	r0, #1
 800104a:	e7a3      	b.n	8000f94 <__udivmoddi4+0x1f8>
 800104c:	4646      	mov	r6, r8
 800104e:	e7ea      	b.n	8001026 <__udivmoddi4+0x28a>
 8001050:	4620      	mov	r0, r4
 8001052:	e794      	b.n	8000f7e <__udivmoddi4+0x1e2>
 8001054:	4640      	mov	r0, r8
 8001056:	e7d1      	b.n	8000ffc <__udivmoddi4+0x260>
 8001058:	46d0      	mov	r8, sl
 800105a:	e77b      	b.n	8000f54 <__udivmoddi4+0x1b8>
 800105c:	3b02      	subs	r3, #2
 800105e:	4461      	add	r1, ip
 8001060:	e732      	b.n	8000ec8 <__udivmoddi4+0x12c>
 8001062:	4630      	mov	r0, r6
 8001064:	e709      	b.n	8000e7a <__udivmoddi4+0xde>
 8001066:	4464      	add	r4, ip
 8001068:	3802      	subs	r0, #2
 800106a:	e742      	b.n	8000ef2 <__udivmoddi4+0x156>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001070:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001074:	b084      	sub	sp, #16
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001078:	f002 f83c 	bl	80030f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 facc 	bl	8001618 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001080:	f000 fd00 	bl	8001a84 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001084:	f000 fb5e 	bl	8001744 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001088:	f000 fc08 	bl	800189c <MX_TIM2_Init>
  MX_DMA_Init();
 800108c:	f000 fcd2 	bl	8001a34 <MX_DMA_Init>
  MX_I2C1_Init();
 8001090:	f000 fb2a 	bl	80016e8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001094:	f000 fc4e 	bl	8001934 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001098:	f000 fca0 	bl	80019dc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

UART2.huart = &huart2;
 800109c:	4ba6      	ldr	r3, [pc, #664]	; (8001338 <main+0x2c8>)
 800109e:	4aa7      	ldr	r2, [pc, #668]	; (800133c <main+0x2cc>)
 80010a0:	601a      	str	r2, [r3, #0]
UART2.RxLen = 255;
 80010a2:	4ba5      	ldr	r3, [pc, #660]	; (8001338 <main+0x2c8>)
 80010a4:	22ff      	movs	r2, #255	; 0xff
 80010a6:	80da      	strh	r2, [r3, #6]
UART2.TxLen = 255;
 80010a8:	4ba3      	ldr	r3, [pc, #652]	; (8001338 <main+0x2c8>)
 80010aa:	22ff      	movs	r2, #255	; 0xff
 80010ac:	809a      	strh	r2, [r3, #4]
UARTInit(&UART2);
 80010ae:	48a2      	ldr	r0, [pc, #648]	; (8001338 <main+0x2c8>)
 80010b0:	f000 fd94 	bl	8001bdc <UARTInit>
UARTResetStart(&UART2);
 80010b4:	48a0      	ldr	r0, [pc, #640]	; (8001338 <main+0x2c8>)
 80010b6:	f000 fdb9 	bl	8001c2c <UARTResetStart>


	PIDinit() ;
 80010ba:	f001 fab5 	bl	8002628 <PIDinit>

  // start PWM
  HAL_TIM_Base_Start(&htim1);
 80010be:	48a0      	ldr	r0, [pc, #640]	; (8001340 <main+0x2d0>)
 80010c0:	f004 f8ac 	bl	800521c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80010c4:	2100      	movs	r1, #0
 80010c6:	489e      	ldr	r0, [pc, #632]	; (8001340 <main+0x2d0>)
 80010c8:	f004 f9be 	bl	8005448 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80010cc:	2104      	movs	r1, #4
 80010ce:	489c      	ldr	r0, [pc, #624]	; (8001340 <main+0x2d0>)
 80010d0:	f004 f9ba 	bl	8005448 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80010d4:	2108      	movs	r1, #8
 80010d6:	489a      	ldr	r0, [pc, #616]	; (8001340 <main+0x2d0>)
 80010d8:	f004 f9b6 	bl	8005448 <HAL_TIM_PWM_Start>

  // start micros
  HAL_TIM_Base_Start_IT(&htim2);
 80010dc:	4899      	ldr	r0, [pc, #612]	; (8001344 <main+0x2d4>)
 80010de:	f004 f8f7 	bl	80052d0 <HAL_TIM_Base_Start_IT>

  // start Encoder
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80010e2:	213c      	movs	r1, #60	; 0x3c
 80010e4:	4898      	ldr	r0, [pc, #608]	; (8001348 <main+0x2d8>)
 80010e6:	f004 fb05 	bl	80056f4 <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Station[0] = 45;
 80010ea:	4b98      	ldr	r3, [pc, #608]	; (800134c <main+0x2dc>)
 80010ec:	222d      	movs	r2, #45	; 0x2d
 80010ee:	801a      	strh	r2, [r3, #0]
	  Station[1] = 360;
 80010f0:	4b96      	ldr	r3, [pc, #600]	; (800134c <main+0x2dc>)
 80010f2:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80010f6:	805a      	strh	r2, [r3, #2]
	  Station[2] = 25;
 80010f8:	4b94      	ldr	r3, [pc, #592]	; (800134c <main+0x2dc>)
 80010fa:	2219      	movs	r2, #25
 80010fc:	809a      	strh	r2, [r3, #4]
	  Station[3] = 30;
 80010fe:	4b93      	ldr	r3, [pc, #588]	; (800134c <main+0x2dc>)
 8001100:	221e      	movs	r2, #30
 8001102:	80da      	strh	r2, [r3, #6]
	  Station[4] = 45;
 8001104:	4b91      	ldr	r3, [pc, #580]	; (800134c <main+0x2dc>)
 8001106:	222d      	movs	r2, #45	; 0x2d
 8001108:	811a      	strh	r2, [r3, #8]
	  Station[5] = 270;
 800110a:	4b90      	ldr	r3, [pc, #576]	; (800134c <main+0x2dc>)
 800110c:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8001110:	815a      	strh	r2, [r3, #10]
	  Station[6] = 45;
 8001112:	4b8e      	ldr	r3, [pc, #568]	; (800134c <main+0x2dc>)
 8001114:	222d      	movs	r2, #45	; 0x2d
 8001116:	819a      	strh	r2, [r3, #12]
	  Station[7] = 90;
 8001118:	4b8c      	ldr	r3, [pc, #560]	; (800134c <main+0x2dc>)
 800111a:	225a      	movs	r2, #90	; 0x5a
 800111c:	81da      	strh	r2, [r3, #14]
	  Station[8] = 270;
 800111e:	4b8b      	ldr	r3, [pc, #556]	; (800134c <main+0x2dc>)
 8001120:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8001124:	821a      	strh	r2, [r3, #16]
	  Station[9] = 0;
 8001126:	4b89      	ldr	r3, [pc, #548]	; (800134c <main+0x2dc>)
 8001128:	2200      	movs	r2, #0
 800112a:	825a      	strh	r2, [r3, #18]
	  uint8_t GoToStation[] = {7,1,4,5,9};
 800112c:	4a88      	ldr	r2, [pc, #544]	; (8001350 <main+0x2e0>)
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001134:	6018      	str	r0, [r3, #0]
 8001136:	3304      	adds	r3, #4
 8001138:	7019      	strb	r1, [r3, #0]
	  if (FinishedStation)
 800113a:	4b86      	ldr	r3, [pc, #536]	; (8001354 <main+0x2e4>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d008      	beq.n	8001154 <main+0xe4>
	  {
		  NextStation++;
 8001142:	4b85      	ldr	r3, [pc, #532]	; (8001358 <main+0x2e8>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	3301      	adds	r3, #1
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4b83      	ldr	r3, [pc, #524]	; (8001358 <main+0x2e8>)
 800114c:	701a      	strb	r2, [r3, #0]
		  FinishedStation = 0;
 800114e:	4b81      	ldr	r3, [pc, #516]	; (8001354 <main+0x2e4>)
 8001150:	2200      	movs	r2, #0
 8001152:	701a      	strb	r2, [r3, #0]
	  }
	  FinalPos = Station[GoToStation[NextStation]];
 8001154:	4b80      	ldr	r3, [pc, #512]	; (8001358 <main+0x2e8>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	3310      	adds	r3, #16
 800115a:	443b      	add	r3, r7
 800115c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001160:	461a      	mov	r2, r3
 8001162:	4b7a      	ldr	r3, [pc, #488]	; (800134c <main+0x2dc>)
 8001164:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001168:	ee07 3a90 	vmov	s15, r3
 800116c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001170:	4b7a      	ldr	r3, [pc, #488]	; (800135c <main+0x2ec>)
 8001172:	edc3 7a00 	vstr	s15, [r3]
	  MovingState = *(&GoToStation + 1) - GoToStation;
 8001176:	4b7a      	ldr	r3, [pc, #488]	; (8001360 <main+0x2f0>)
 8001178:	2205      	movs	r2, #5
 800117a:	701a      	strb	r2, [r3, #0]
	  if (NextStation >= MovingState)
 800117c:	4b76      	ldr	r3, [pc, #472]	; (8001358 <main+0x2e8>)
 800117e:	781a      	ldrb	r2, [r3, #0]
 8001180:	4b77      	ldr	r3, [pc, #476]	; (8001360 <main+0x2f0>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	429a      	cmp	r2, r3
 8001186:	d305      	bcc.n	8001194 <main+0x124>
	  {
		  FinishedTask = 1;
 8001188:	4b76      	ldr	r3, [pc, #472]	; (8001364 <main+0x2f4>)
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]
		  NextStation = 0;
 800118e:	4b72      	ldr	r3, [pc, #456]	; (8001358 <main+0x2e8>)
 8001190:	2200      	movs	r2, #0
 8001192:	701a      	strb	r2, [r3, #0]
	  }

//***********General********************************
	  ButtonBuffer[0] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001194:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001198:	4873      	ldr	r0, [pc, #460]	; (8001368 <main+0x2f8>)
 800119a:	f002 fed9 	bl	8003f50 <HAL_GPIO_ReadPin>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b72      	ldr	r3, [pc, #456]	; (800136c <main+0x2fc>)
 80011a4:	701a      	strb	r2, [r3, #0]
	  if (ButtonBuffer[1] == 1 && ButtonBuffer[0]== 0)
 80011a6:	4b71      	ldr	r3, [pc, #452]	; (800136c <main+0x2fc>)
 80011a8:	785b      	ldrb	r3, [r3, #1]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d10b      	bne.n	80011c6 <main+0x156>
 80011ae:	4b6f      	ldr	r3, [pc, #444]	; (800136c <main+0x2fc>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d107      	bne.n	80011c6 <main+0x156>
	  {
		  test ++;
 80011b6:	4b6e      	ldr	r3, [pc, #440]	; (8001370 <main+0x300>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	3301      	adds	r3, #1
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4b6c      	ldr	r3, [pc, #432]	; (8001370 <main+0x300>)
 80011c0:	701a      	strb	r2, [r3, #0]
		  EndEffWrite();
 80011c2:	f000 fcd9 	bl	8001b78 <EndEffWrite>
	  }
	  ButtonBuffer[1] = ButtonBuffer[0];
 80011c6:	4b69      	ldr	r3, [pc, #420]	; (800136c <main+0x2fc>)
 80011c8:	781a      	ldrb	r2, [r3, #0]
 80011ca:	4b68      	ldr	r3, [pc, #416]	; (800136c <main+0x2fc>)
 80011cc:	705a      	strb	r2, [r3, #1]
	  Degree = htim3.Instance->CNT * 360.0 / 2048.0 ; //Degree unit
 80011ce:	4b5e      	ldr	r3, [pc, #376]	; (8001348 <main+0x2d8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f941 	bl	800045c <__aeabi_ui2d>
 80011da:	f04f 0200 	mov.w	r2, #0
 80011de:	4b65      	ldr	r3, [pc, #404]	; (8001374 <main+0x304>)
 80011e0:	f7ff f9b6 	bl	8000550 <__aeabi_dmul>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4610      	mov	r0, r2
 80011ea:	4619      	mov	r1, r3
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b61      	ldr	r3, [pc, #388]	; (8001378 <main+0x308>)
 80011f2:	f7ff fad7 	bl	80007a4 <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fc57 	bl	8000ab0 <__aeabi_d2f>
 8001202:	4603      	mov	r3, r0
 8001204:	4a5d      	ldr	r2, [pc, #372]	; (800137c <main+0x30c>)
 8001206:	6013      	str	r3, [r2, #0]
	  PWMgeneration() ; //Gen PWM
 8001208:	f001 fc3e 	bl	8002a88 <PWMgeneration>
//***************************************************
//**********Get Real Vmax****************************
	  float V;
	  VelocityRPM = Velocity() ; //rpm unit
 800120c:	f001 fbd8 	bl	80029c0 <Velocity>
 8001210:	eef0 7a40 	vmov.f32	s15, s0
 8001214:	4b5a      	ldr	r3, [pc, #360]	; (8001380 <main+0x310>)
 8001216:	edc3 7a00 	vstr	s15, [r3]
	  if (VelocityRPM < 0)
 800121a:	4b59      	ldr	r3, [pc, #356]	; (8001380 <main+0x310>)
 800121c:	edd3 7a00 	vldr	s15, [r3]
 8001220:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001228:	d515      	bpl.n	8001256 <main+0x1e6>
	  {
		  V = (-1) * VelocityRPM;
 800122a:	4b55      	ldr	r3, [pc, #340]	; (8001380 <main+0x310>)
 800122c:	edd3 7a00 	vldr	s15, [r3]
 8001230:	eef1 7a67 	vneg.f32	s15, s15
 8001234:	edc7 7a03 	vstr	s15, [r7, #12]
		  if (V > VmaxReal)
 8001238:	4b52      	ldr	r3, [pc, #328]	; (8001384 <main+0x314>)
 800123a:	edd3 7a00 	vldr	s15, [r3]
 800123e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001242:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124a:	dd15      	ble.n	8001278 <main+0x208>
		  {
			  VmaxReal = VelocityRPM;
 800124c:	4b4c      	ldr	r3, [pc, #304]	; (8001380 <main+0x310>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a4c      	ldr	r2, [pc, #304]	; (8001384 <main+0x314>)
 8001252:	6013      	str	r3, [r2, #0]
 8001254:	e010      	b.n	8001278 <main+0x208>
		  }
	  }
	  else
	  {
		  V = VelocityRPM;
 8001256:	4b4a      	ldr	r3, [pc, #296]	; (8001380 <main+0x310>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	60fb      	str	r3, [r7, #12]
		  if (V > VmaxReal)
 800125c:	4b49      	ldr	r3, [pc, #292]	; (8001384 <main+0x314>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	ed97 7a03 	vldr	s14, [r7, #12]
 8001266:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800126a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126e:	dd03      	ble.n	8001278 <main+0x208>
		  {
			  VmaxReal = VelocityRPM;
 8001270:	4b43      	ldr	r3, [pc, #268]	; (8001380 <main+0x310>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a43      	ldr	r2, [pc, #268]	; (8001384 <main+0x314>)
 8001276:	6013      	str	r3, [r2, #0]
		  }
	  }
//*****************************************************
//**********Set Home******************************
	  if (StartSetHome)
 8001278:	4b43      	ldr	r3, [pc, #268]	; (8001388 <main+0x318>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d024      	beq.n	80012ca <main+0x25a>
	  {
		  SetHome() ;
 8001280:	f000 fd36 	bl	8001cf0 <SetHome>
		  //**************PID******************************
		  if (micros() - TimestampPID > 1000)
 8001284:	f001 fc7e 	bl	8002b84 <micros>
 8001288:	4b40      	ldr	r3, [pc, #256]	; (800138c <main+0x31c>)
 800128a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800128e:	1a84      	subs	r4, r0, r2
 8001290:	eb61 0503 	sbc.w	r5, r1, r3
 8001294:	f240 33e9 	movw	r3, #1001	; 0x3e9
 8001298:	429c      	cmp	r4, r3
 800129a:	f175 0300 	sbcs.w	r3, r5, #0
 800129e:	d314      	bcc.n	80012ca <main+0x25a>
		  {
			  P = p;
 80012a0:	4b3b      	ldr	r3, [pc, #236]	; (8001390 <main+0x320>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a3b      	ldr	r2, [pc, #236]	; (8001394 <main+0x324>)
 80012a6:	6013      	str	r3, [r2, #0]
			  I = i;
 80012a8:	4b3b      	ldr	r3, [pc, #236]	; (8001398 <main+0x328>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a3b      	ldr	r2, [pc, #236]	; (800139c <main+0x32c>)
 80012ae:	6013      	str	r3, [r2, #0]
			  D = d;
 80012b0:	4b3b      	ldr	r3, [pc, #236]	; (80013a0 <main+0x330>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a3b      	ldr	r2, [pc, #236]	; (80013a4 <main+0x334>)
 80012b6:	6013      	str	r3, [r2, #0]
			  PID() ;
 80012b8:	f001 f9fe 	bl	80026b8 <PID>
			  TimestampPID = micros() ;
 80012bc:	f001 fc62 	bl	8002b84 <micros>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	4931      	ldr	r1, [pc, #196]	; (800138c <main+0x31c>)
 80012c6:	e9c1 2300 	strd	r2, r3, [r1]
//	  {
//		  Direction = 2 ;
//	  }
////****************************************************
//*******init Traj***********************************
	  if (StartMoving == 0 && StartSetHome == 0)
 80012ca:	4b37      	ldr	r3, [pc, #220]	; (80013a8 <main+0x338>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d115      	bne.n	80012fe <main+0x28e>
 80012d2:	4b2d      	ldr	r3, [pc, #180]	; (8001388 <main+0x318>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d111      	bne.n	80012fe <main+0x28e>
	  {
		  T = 0;
 80012da:	4b34      	ldr	r3, [pc, #208]	; (80013ac <main+0x33c>)
 80012dc:	f04f 0200 	mov.w	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
		  TV = 0;
 80012e2:	4b33      	ldr	r3, [pc, #204]	; (80013b0 <main+0x340>)
 80012e4:	f04f 0200 	mov.w	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
		  TA = 0;
 80012ea:	4b32      	ldr	r3, [pc, #200]	; (80013b4 <main+0x344>)
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
		  ST = 0;
 80012f2:	4b31      	ldr	r3, [pc, #196]	; (80013b8 <main+0x348>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
		  Direction = 2;
 80012f8:	4b30      	ldr	r3, [pc, #192]	; (80013bc <main+0x34c>)
 80012fa:	2202      	movs	r2, #2
 80012fc:	701a      	strb	r2, [r3, #0]

	  }
//**************************************************
//*******Start Generate Trajectory*******************

	  if (StartMoving == 1)
 80012fe:	4b2a      	ldr	r3, [pc, #168]	; (80013a8 <main+0x338>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b01      	cmp	r3, #1
 8001304:	f040 8155 	bne.w	80015b2 <main+0x542>
	  {
		  static State Statee = InitPID;
		  switch(Statee)
 8001308:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <main+0x350>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	3b08      	subs	r3, #8
 800130e:	2b03      	cmp	r3, #3
 8001310:	f200 8154 	bhi.w	80015bc <main+0x54c>
 8001314:	a201      	add	r2, pc, #4	; (adr r2, 800131c <main+0x2ac>)
 8001316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131a:	bf00      	nop
 800131c:	0800132d 	.word	0x0800132d
 8001320:	080013c5 	.word	0x080013c5
 8001324:	08001591 	.word	0x08001591
 8001328:	080014c7 	.word	0x080014c7
		  {
		  case InitPID:
			  PIDinit();
 800132c:	f001 f97c 	bl	8002628 <PIDinit>
			  Statee = Traj;
 8001330:	4b23      	ldr	r3, [pc, #140]	; (80013c0 <main+0x350>)
 8001332:	2209      	movs	r2, #9
 8001334:	701a      	strb	r2, [r3, #0]
			  break;
 8001336:	e141      	b.n	80015bc <main+0x54c>
 8001338:	200002e4 	.word	0x200002e4
 800133c:	200001e0 	.word	0x200001e0
 8001340:	20000108 	.word	0x20000108
 8001344:	20000150 	.word	0x20000150
 8001348:	20000198 	.word	0x20000198
 800134c:	200002fc 	.word	0x200002fc
 8001350:	080079ec 	.word	0x080079ec
 8001354:	200003d4 	.word	0x200003d4
 8001358:	200003d6 	.word	0x200003d6
 800135c:	2000001c 	.word	0x2000001c
 8001360:	200003d7 	.word	0x200003d7
 8001364:	200003d5 	.word	0x200003d5
 8001368:	40020800 	.word	0x40020800
 800136c:	200003f4 	.word	0x200003f4
 8001370:	200003f6 	.word	0x200003f6
 8001374:	40768000 	.word	0x40768000
 8001378:	40a00000 	.word	0x40a00000
 800137c:	200003ec 	.word	0x200003ec
 8001380:	200003e8 	.word	0x200003e8
 8001384:	200003a0 	.word	0x200003a0
 8001388:	200003b9 	.word	0x200003b9
 800138c:	20000318 	.word	0x20000318
 8001390:	20000004 	.word	0x20000004
 8001394:	20000340 	.word	0x20000340
 8001398:	20000008 	.word	0x20000008
 800139c:	20000344 	.word	0x20000344
 80013a0:	2000000c 	.word	0x2000000c
 80013a4:	20000348 	.word	0x20000348
 80013a8:	20000358 	.word	0x20000358
 80013ac:	2000037c 	.word	0x2000037c
 80013b0:	20000378 	.word	0x20000378
 80013b4:	20000374 	.word	0x20000374
 80013b8:	20000359 	.word	0x20000359
 80013bc:	200003f0 	.word	0x200003f0
 80013c0:	20000024 	.word	0x20000024
		  case Traj:
			  //**************PID******************************
			  if (micros() - TimestampPID > 1000)
 80013c4:	f001 fbde 	bl	8002b84 <micros>
 80013c8:	4b7e      	ldr	r3, [pc, #504]	; (80015c4 <main+0x554>)
 80013ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ce:	ebb0 0802 	subs.w	r8, r0, r2
 80013d2:	eb61 0903 	sbc.w	r9, r1, r3
 80013d6:	f240 33e9 	movw	r3, #1001	; 0x3e9
 80013da:	4598      	cmp	r8, r3
 80013dc:	f179 0300 	sbcs.w	r3, r9, #0
 80013e0:	d314      	bcc.n	800140c <main+0x39c>
			  {
				  P = p;
 80013e2:	4b79      	ldr	r3, [pc, #484]	; (80015c8 <main+0x558>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a79      	ldr	r2, [pc, #484]	; (80015cc <main+0x55c>)
 80013e8:	6013      	str	r3, [r2, #0]
				  I = i;
 80013ea:	4b79      	ldr	r3, [pc, #484]	; (80015d0 <main+0x560>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a79      	ldr	r2, [pc, #484]	; (80015d4 <main+0x564>)
 80013f0:	6013      	str	r3, [r2, #0]
				  D = d;
 80013f2:	4b79      	ldr	r3, [pc, #484]	; (80015d8 <main+0x568>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a79      	ldr	r2, [pc, #484]	; (80015dc <main+0x56c>)
 80013f8:	6013      	str	r3, [r2, #0]
				  PID() ;
 80013fa:	f001 f95d 	bl	80026b8 <PID>
				  TimestampPID = micros() ;
 80013fe:	f001 fbc1 	bl	8002b84 <micros>
 8001402:	4602      	mov	r2, r0
 8001404:	460b      	mov	r3, r1
 8001406:	496f      	ldr	r1, [pc, #444]	; (80015c4 <main+0x554>)
 8001408:	e9c1 2300 	strd	r2, r3, [r1]
			  }
			  //************************************************
			  Trajec();
 800140c:	f000 fd04 	bl	8001e18 <Trajec>
			  if (FinishedTraj)
 8001410:	4b73      	ldr	r3, [pc, #460]	; (80015e0 <main+0x570>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	f000 80ce 	beq.w	80015b6 <main+0x546>
			  {
				  if (FinalPos - Degree > 0.5 || FinalPos - Degree < -0.5)
 800141a:	4b72      	ldr	r3, [pc, #456]	; (80015e4 <main+0x574>)
 800141c:	ed93 7a00 	vldr	s14, [r3]
 8001420:	4b71      	ldr	r3, [pc, #452]	; (80015e8 <main+0x578>)
 8001422:	edd3 7a00 	vldr	s15, [r3]
 8001426:	ee77 7a67 	vsub.f32	s15, s14, s15
 800142a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800142e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	dc0e      	bgt.n	8001456 <main+0x3e6>
 8001438:	4b6a      	ldr	r3, [pc, #424]	; (80015e4 <main+0x574>)
 800143a:	ed93 7a00 	vldr	s14, [r3]
 800143e:	4b6a      	ldr	r3, [pc, #424]	; (80015e8 <main+0x578>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001448:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 800144c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001454:	d52f      	bpl.n	80014b6 <main+0x446>
				  {
					  if (FinalPos - Degree >= 359.5 || FinalPos - Degree <= -359.5)
 8001456:	4b63      	ldr	r3, [pc, #396]	; (80015e4 <main+0x574>)
 8001458:	ed93 7a00 	vldr	s14, [r3]
 800145c:	4b62      	ldr	r3, [pc, #392]	; (80015e8 <main+0x578>)
 800145e:	edd3 7a00 	vldr	s15, [r3]
 8001462:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001466:	ed9f 7a61 	vldr	s14, [pc, #388]	; 80015ec <main+0x57c>
 800146a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800146e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001472:	da0e      	bge.n	8001492 <main+0x422>
 8001474:	4b5b      	ldr	r3, [pc, #364]	; (80015e4 <main+0x574>)
 8001476:	ed93 7a00 	vldr	s14, [r3]
 800147a:	4b5b      	ldr	r3, [pc, #364]	; (80015e8 <main+0x578>)
 800147c:	edd3 7a00 	vldr	s15, [r3]
 8001480:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001484:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80015f0 <main+0x580>
 8001488:	eef4 7ac7 	vcmpe.f32	s15, s14
 800148c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001490:	d806      	bhi.n	80014a0 <main+0x430>
					  {
						  Statee = Trong;
 8001492:	4b58      	ldr	r3, [pc, #352]	; (80015f4 <main+0x584>)
 8001494:	220a      	movs	r2, #10
 8001496:	701a      	strb	r2, [r3, #0]
						  FinishedTraj = 0;
 8001498:	4b51      	ldr	r3, [pc, #324]	; (80015e0 <main+0x570>)
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
					  if (FinalPos - Degree >= 359.5 || FinalPos - Degree <= -359.5)
 800149e:	e011      	b.n	80014c4 <main+0x454>
					  }
					  else
					  {
						  Statee = YangMaiTrong;
 80014a0:	4b54      	ldr	r3, [pc, #336]	; (80015f4 <main+0x584>)
 80014a2:	220b      	movs	r2, #11
 80014a4:	701a      	strb	r2, [r3, #0]
						  SUM = 0;
 80014a6:	4b54      	ldr	r3, [pc, #336]	; (80015f8 <main+0x588>)
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
						  FinishedTraj = 0;
 80014ae:	4b4c      	ldr	r3, [pc, #304]	; (80015e0 <main+0x570>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	701a      	strb	r2, [r3, #0]
					  if (FinalPos - Degree >= 359.5 || FinalPos - Degree <= -359.5)
 80014b4:	e006      	b.n	80014c4 <main+0x454>
					  }

				  }
				  else
				  {
					  Statee = Trong;
 80014b6:	4b4f      	ldr	r3, [pc, #316]	; (80015f4 <main+0x584>)
 80014b8:	220a      	movs	r2, #10
 80014ba:	701a      	strb	r2, [r3, #0]
					  FinishedTraj = 0;
 80014bc:	4b48      	ldr	r3, [pc, #288]	; (80015e0 <main+0x570>)
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
				  }
			  }
			  break;
 80014c2:	e078      	b.n	80015b6 <main+0x546>
 80014c4:	e077      	b.n	80015b6 <main+0x546>
		  case YangMaiTrong:
			  SecondPID();
 80014c6:	f001 f9af 	bl	8002828 <SecondPID>
			  if (FinalPos - Degree < 0.5 && FinalPos - Degree > -0.5)
 80014ca:	4b46      	ldr	r3, [pc, #280]	; (80015e4 <main+0x574>)
 80014cc:	ed93 7a00 	vldr	s14, [r3]
 80014d0:	4b45      	ldr	r3, [pc, #276]	; (80015e8 <main+0x578>)
 80014d2:	edd3 7a00 	vldr	s15, [r3]
 80014d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014da:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e6:	d511      	bpl.n	800150c <main+0x49c>
 80014e8:	4b3e      	ldr	r3, [pc, #248]	; (80015e4 <main+0x574>)
 80014ea:	ed93 7a00 	vldr	s14, [r3]
 80014ee:	4b3e      	ldr	r3, [pc, #248]	; (80015e8 <main+0x578>)
 80014f0:	edd3 7a00 	vldr	s15, [r3]
 80014f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014f8:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 80014fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001504:	dd02      	ble.n	800150c <main+0x49c>
			  {
				  Vi = 1;
 8001506:	4b3d      	ldr	r3, [pc, #244]	; (80015fc <main+0x58c>)
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
			  }
			  if (FinalPos - Degree >= 359.5 && FinalPos - Degree > -359.5)
 800150c:	4b35      	ldr	r3, [pc, #212]	; (80015e4 <main+0x574>)
 800150e:	ed93 7a00 	vldr	s14, [r3]
 8001512:	4b35      	ldr	r3, [pc, #212]	; (80015e8 <main+0x578>)
 8001514:	edd3 7a00 	vldr	s15, [r3]
 8001518:	ee77 7a67 	vsub.f32	s15, s14, s15
 800151c:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80015ec <main+0x57c>
 8001520:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001528:	db11      	blt.n	800154e <main+0x4de>
 800152a:	4b2e      	ldr	r3, [pc, #184]	; (80015e4 <main+0x574>)
 800152c:	ed93 7a00 	vldr	s14, [r3]
 8001530:	4b2d      	ldr	r3, [pc, #180]	; (80015e8 <main+0x578>)
 8001532:	edd3 7a00 	vldr	s15, [r3]
 8001536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800153a:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80015f0 <main+0x580>
 800153e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001546:	dd02      	ble.n	800154e <main+0x4de>
			  {
				  Vi = 1;
 8001548:	4b2c      	ldr	r3, [pc, #176]	; (80015fc <main+0x58c>)
 800154a:	2201      	movs	r2, #1
 800154c:	701a      	strb	r2, [r3, #0]
			  }
			  if (Vi == 0)
 800154e:	4b2b      	ldr	r3, [pc, #172]	; (80015fc <main+0x58c>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d106      	bne.n	8001564 <main+0x4f4>
			  {
				  Trong1Vi = micros();
 8001556:	f001 fb15 	bl	8002b84 <micros>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4928      	ldr	r1, [pc, #160]	; (8001600 <main+0x590>)
 8001560:	e9c1 2300 	strd	r2, r3, [r1]
			  }
			  if (micros() - Trong1Vi > 500000 && Vi)
 8001564:	f001 fb0e 	bl	8002b84 <micros>
 8001568:	4b25      	ldr	r3, [pc, #148]	; (8001600 <main+0x590>)
 800156a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156e:	ebb0 0a02 	subs.w	sl, r0, r2
 8001572:	eb61 0b03 	sbc.w	fp, r1, r3
 8001576:	4b23      	ldr	r3, [pc, #140]	; (8001604 <main+0x594>)
 8001578:	459a      	cmp	sl, r3
 800157a:	f17b 0300 	sbcs.w	r3, fp, #0
 800157e:	d31c      	bcc.n	80015ba <main+0x54a>
 8001580:	4b1e      	ldr	r3, [pc, #120]	; (80015fc <main+0x58c>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d018      	beq.n	80015ba <main+0x54a>
			  {
				  Statee = Trong;
 8001588:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <main+0x584>)
 800158a:	220a      	movs	r2, #10
 800158c:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 800158e:	e014      	b.n	80015ba <main+0x54a>
		  case Trong:
			  request = 0;
 8001590:	4b1d      	ldr	r3, [pc, #116]	; (8001608 <main+0x598>)
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
			  FinishedStation = 1;
 8001598:	4b1c      	ldr	r3, [pc, #112]	; (800160c <main+0x59c>)
 800159a:	2201      	movs	r2, #1
 800159c:	701a      	strb	r2, [r3, #0]
			  StartMoving = 0;
 800159e:	4b1c      	ldr	r3, [pc, #112]	; (8001610 <main+0x5a0>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]
			  Statee = InitPID;
 80015a4:	4b13      	ldr	r3, [pc, #76]	; (80015f4 <main+0x584>)
 80015a6:	2208      	movs	r2, #8
 80015a8:	701a      	strb	r2, [r3, #0]
			  Vi = 0;
 80015aa:	4b14      	ldr	r3, [pc, #80]	; (80015fc <main+0x58c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	701a      	strb	r2, [r3, #0]

			  break;
 80015b0:	e004      	b.n	80015bc <main+0x54c>
		  }

	  }
 80015b2:	bf00      	nop
 80015b4:	e002      	b.n	80015bc <main+0x54c>
			  break;
 80015b6:	bf00      	nop
 80015b8:	e000      	b.n	80015bc <main+0x54c>
			  break;
 80015ba:	bf00      	nop

//***************************************************
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  UARTTxDumpBuffer(&UART2);
 80015bc:	4815      	ldr	r0, [pc, #84]	; (8001614 <main+0x5a4>)
 80015be:	f000 fb47 	bl	8001c50 <UARTTxDumpBuffer>
  {
 80015c2:	e592      	b.n	80010ea <main+0x7a>
 80015c4:	20000318 	.word	0x20000318
 80015c8:	20000004 	.word	0x20000004
 80015cc:	20000340 	.word	0x20000340
 80015d0:	20000008 	.word	0x20000008
 80015d4:	20000344 	.word	0x20000344
 80015d8:	2000000c 	.word	0x2000000c
 80015dc:	20000348 	.word	0x20000348
 80015e0:	200003a4 	.word	0x200003a4
 80015e4:	2000001c 	.word	0x2000001c
 80015e8:	200003ec 	.word	0x200003ec
 80015ec:	43b3c000 	.word	0x43b3c000
 80015f0:	c3b3c000 	.word	0xc3b3c000
 80015f4:	20000024 	.word	0x20000024
 80015f8:	2000034c 	.word	0x2000034c
 80015fc:	200003a5 	.word	0x200003a5
 8001600:	200003a8 	.word	0x200003a8
 8001604:	0007a121 	.word	0x0007a121
 8001608:	200003d8 	.word	0x200003d8
 800160c:	200003d4 	.word	0x200003d4
 8001610:	20000358 	.word	0x20000358
 8001614:	200002e4 	.word	0x200002e4

08001618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b094      	sub	sp, #80	; 0x50
 800161c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161e:	f107 0320 	add.w	r3, r7, #32
 8001622:	2230      	movs	r2, #48	; 0x30
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f006 f826 	bl	8007678 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800162c:	f107 030c 	add.w	r3, r7, #12
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800163c:	2300      	movs	r3, #0
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	4b27      	ldr	r3, [pc, #156]	; (80016e0 <SystemClock_Config+0xc8>)
 8001642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001644:	4a26      	ldr	r2, [pc, #152]	; (80016e0 <SystemClock_Config+0xc8>)
 8001646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800164a:	6413      	str	r3, [r2, #64]	; 0x40
 800164c:	4b24      	ldr	r3, [pc, #144]	; (80016e0 <SystemClock_Config+0xc8>)
 800164e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001658:	2300      	movs	r3, #0
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <SystemClock_Config+0xcc>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a20      	ldr	r2, [pc, #128]	; (80016e4 <SystemClock_Config+0xcc>)
 8001662:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	4b1e      	ldr	r3, [pc, #120]	; (80016e4 <SystemClock_Config+0xcc>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001670:	607b      	str	r3, [r7, #4]
 8001672:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001674:	2302      	movs	r3, #2
 8001676:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001678:	2301      	movs	r3, #1
 800167a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800167c:	2310      	movs	r3, #16
 800167e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001680:	2302      	movs	r3, #2
 8001682:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001684:	2300      	movs	r3, #0
 8001686:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001688:	2308      	movs	r3, #8
 800168a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800168c:	2364      	movs	r3, #100	; 0x64
 800168e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001690:	2302      	movs	r3, #2
 8001692:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001694:	2304      	movs	r3, #4
 8001696:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001698:	f107 0320 	add.w	r3, r7, #32
 800169c:	4618      	mov	r0, r3
 800169e:	f003 f8d5 	bl	800484c <HAL_RCC_OscConfig>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016a8:	f001 fa86 	bl	8002bb8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ac:	230f      	movs	r3, #15
 80016ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016b0:	2302      	movs	r3, #2
 80016b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	2103      	movs	r1, #3
 80016c8:	4618      	mov	r0, r3
 80016ca:	f003 fb37 	bl	8004d3c <HAL_RCC_ClockConfig>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80016d4:	f001 fa70 	bl	8002bb8 <Error_Handler>
  }
}
 80016d8:	bf00      	nop
 80016da:	3750      	adds	r7, #80	; 0x50
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	40023800 	.word	0x40023800
 80016e4:	40007000 	.word	0x40007000

080016e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016ec:	4b13      	ldr	r3, [pc, #76]	; (800173c <MX_I2C1_Init+0x54>)
 80016ee:	4a14      	ldr	r2, [pc, #80]	; (8001740 <MX_I2C1_Init+0x58>)
 80016f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 80016f2:	4b12      	ldr	r3, [pc, #72]	; (800173c <MX_I2C1_Init+0x54>)
 80016f4:	f242 7210 	movw	r2, #10000	; 0x2710
 80016f8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016fa:	4b10      	ldr	r3, [pc, #64]	; (800173c <MX_I2C1_Init+0x54>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001700:	4b0e      	ldr	r3, [pc, #56]	; (800173c <MX_I2C1_Init+0x54>)
 8001702:	2200      	movs	r2, #0
 8001704:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001706:	4b0d      	ldr	r3, [pc, #52]	; (800173c <MX_I2C1_Init+0x54>)
 8001708:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800170c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800170e:	4b0b      	ldr	r3, [pc, #44]	; (800173c <MX_I2C1_Init+0x54>)
 8001710:	2200      	movs	r2, #0
 8001712:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001714:	4b09      	ldr	r3, [pc, #36]	; (800173c <MX_I2C1_Init+0x54>)
 8001716:	2200      	movs	r2, #0
 8001718:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800171a:	4b08      	ldr	r3, [pc, #32]	; (800173c <MX_I2C1_Init+0x54>)
 800171c:	2200      	movs	r2, #0
 800171e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001720:	4b06      	ldr	r3, [pc, #24]	; (800173c <MX_I2C1_Init+0x54>)
 8001722:	2200      	movs	r2, #0
 8001724:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001726:	4805      	ldr	r0, [pc, #20]	; (800173c <MX_I2C1_Init+0x54>)
 8001728:	f002 fc44 	bl	8003fb4 <HAL_I2C_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001732:	f001 fa41 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	200000b4 	.word	0x200000b4
 8001740:	40005400 	.word	0x40005400

08001744 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b096      	sub	sp, #88	; 0x58
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001758:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001762:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	60da      	str	r2, [r3, #12]
 8001770:	611a      	str	r2, [r3, #16]
 8001772:	615a      	str	r2, [r3, #20]
 8001774:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	2220      	movs	r2, #32
 800177a:	2100      	movs	r1, #0
 800177c:	4618      	mov	r0, r3
 800177e:	f005 ff7b 	bl	8007678 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001782:	4b44      	ldr	r3, [pc, #272]	; (8001894 <MX_TIM1_Init+0x150>)
 8001784:	4a44      	ldr	r2, [pc, #272]	; (8001898 <MX_TIM1_Init+0x154>)
 8001786:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001788:	4b42      	ldr	r3, [pc, #264]	; (8001894 <MX_TIM1_Init+0x150>)
 800178a:	2200      	movs	r2, #0
 800178c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178e:	4b41      	ldr	r3, [pc, #260]	; (8001894 <MX_TIM1_Init+0x150>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50000;
 8001794:	4b3f      	ldr	r3, [pc, #252]	; (8001894 <MX_TIM1_Init+0x150>)
 8001796:	f24c 3250 	movw	r2, #50000	; 0xc350
 800179a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179c:	4b3d      	ldr	r3, [pc, #244]	; (8001894 <MX_TIM1_Init+0x150>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017a2:	4b3c      	ldr	r3, [pc, #240]	; (8001894 <MX_TIM1_Init+0x150>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017a8:	4b3a      	ldr	r3, [pc, #232]	; (8001894 <MX_TIM1_Init+0x150>)
 80017aa:	2280      	movs	r2, #128	; 0x80
 80017ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017ae:	4839      	ldr	r0, [pc, #228]	; (8001894 <MX_TIM1_Init+0x150>)
 80017b0:	f003 fce4 	bl	800517c <HAL_TIM_Base_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80017ba:	f001 f9fd 	bl	8002bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017c2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017c4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017c8:	4619      	mov	r1, r3
 80017ca:	4832      	ldr	r0, [pc, #200]	; (8001894 <MX_TIM1_Init+0x150>)
 80017cc:	f004 f8e2 	bl	8005994 <HAL_TIM_ConfigClockSource>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017d6:	f001 f9ef 	bl	8002bb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017da:	482e      	ldr	r0, [pc, #184]	; (8001894 <MX_TIM1_Init+0x150>)
 80017dc:	f003 fdda 	bl	8005394 <HAL_TIM_PWM_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80017e6:	f001 f9e7 	bl	8002bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ea:	2300      	movs	r3, #0
 80017ec:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017f2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017f6:	4619      	mov	r1, r3
 80017f8:	4826      	ldr	r0, [pc, #152]	; (8001894 <MX_TIM1_Init+0x150>)
 80017fa:	f004 fc5f 	bl	80060bc <HAL_TIMEx_MasterConfigSynchronization>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001804:	f001 f9d8 	bl	8002bb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001808:	2360      	movs	r3, #96	; 0x60
 800180a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001810:	2300      	movs	r3, #0
 8001812:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001814:	2300      	movs	r3, #0
 8001816:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001818:	2300      	movs	r3, #0
 800181a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800181c:	2300      	movs	r3, #0
 800181e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001820:	2300      	movs	r3, #0
 8001822:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001824:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001828:	2200      	movs	r2, #0
 800182a:	4619      	mov	r1, r3
 800182c:	4819      	ldr	r0, [pc, #100]	; (8001894 <MX_TIM1_Init+0x150>)
 800182e:	f003 ffef 	bl	8005810 <HAL_TIM_PWM_ConfigChannel>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001838:	f001 f9be 	bl	8002bb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800183c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001840:	2204      	movs	r2, #4
 8001842:	4619      	mov	r1, r3
 8001844:	4813      	ldr	r0, [pc, #76]	; (8001894 <MX_TIM1_Init+0x150>)
 8001846:	f003 ffe3 	bl	8005810 <HAL_TIM_PWM_ConfigChannel>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001850:	f001 f9b2 	bl	8002bb8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001854:	2300      	movs	r3, #0
 8001856:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001858:	2300      	movs	r3, #0
 800185a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001868:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800186c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	4619      	mov	r1, r3
 8001876:	4807      	ldr	r0, [pc, #28]	; (8001894 <MX_TIM1_Init+0x150>)
 8001878:	f004 fc8e 	bl	8006198 <HAL_TIMEx_ConfigBreakDeadTime>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001882:	f001 f999 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001886:	4803      	ldr	r0, [pc, #12]	; (8001894 <MX_TIM1_Init+0x150>)
 8001888:	f001 fa8a 	bl	8002da0 <HAL_TIM_MspPostInit>

}
 800188c:	bf00      	nop
 800188e:	3758      	adds	r7, #88	; 0x58
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20000108 	.word	0x20000108
 8001898:	40010000 	.word	0x40010000

0800189c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b086      	sub	sp, #24
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018a2:	f107 0308 	add.w	r3, r7, #8
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	609a      	str	r2, [r3, #8]
 80018ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b0:	463b      	mov	r3, r7
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <MX_TIM2_Init+0x94>)
 80018ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 80018c0:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <MX_TIM2_Init+0x94>)
 80018c2:	2263      	movs	r2, #99	; 0x63
 80018c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c6:	4b1a      	ldr	r3, [pc, #104]	; (8001930 <MX_TIM2_Init+0x94>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018cc:	4b18      	ldr	r3, [pc, #96]	; (8001930 <MX_TIM2_Init+0x94>)
 80018ce:	f04f 32ff 	mov.w	r2, #4294967295
 80018d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <MX_TIM2_Init+0x94>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <MX_TIM2_Init+0x94>)
 80018dc:	2200      	movs	r2, #0
 80018de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018e0:	4813      	ldr	r0, [pc, #76]	; (8001930 <MX_TIM2_Init+0x94>)
 80018e2:	f003 fc4b 	bl	800517c <HAL_TIM_Base_Init>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80018ec:	f001 f964 	bl	8002bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018f6:	f107 0308 	add.w	r3, r7, #8
 80018fa:	4619      	mov	r1, r3
 80018fc:	480c      	ldr	r0, [pc, #48]	; (8001930 <MX_TIM2_Init+0x94>)
 80018fe:	f004 f849 	bl	8005994 <HAL_TIM_ConfigClockSource>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001908:	f001 f956 	bl	8002bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800190c:	2300      	movs	r3, #0
 800190e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001910:	2300      	movs	r3, #0
 8001912:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001914:	463b      	mov	r3, r7
 8001916:	4619      	mov	r1, r3
 8001918:	4805      	ldr	r0, [pc, #20]	; (8001930 <MX_TIM2_Init+0x94>)
 800191a:	f004 fbcf 	bl	80060bc <HAL_TIMEx_MasterConfigSynchronization>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001924:	f001 f948 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001928:	bf00      	nop
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000150 	.word	0x20000150

08001934 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08c      	sub	sp, #48	; 0x30
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800193a:	f107 030c 	add.w	r3, r7, #12
 800193e:	2224      	movs	r2, #36	; 0x24
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f005 fe98 	bl	8007678 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001950:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <MX_TIM3_Init+0xa0>)
 8001952:	4a21      	ldr	r2, [pc, #132]	; (80019d8 <MX_TIM3_Init+0xa4>)
 8001954:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001956:	4b1f      	ldr	r3, [pc, #124]	; (80019d4 <MX_TIM3_Init+0xa0>)
 8001958:	2200      	movs	r2, #0
 800195a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195c:	4b1d      	ldr	r3, [pc, #116]	; (80019d4 <MX_TIM3_Init+0xa0>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2047;
 8001962:	4b1c      	ldr	r3, [pc, #112]	; (80019d4 <MX_TIM3_Init+0xa0>)
 8001964:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001968:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196a:	4b1a      	ldr	r3, [pc, #104]	; (80019d4 <MX_TIM3_Init+0xa0>)
 800196c:	2200      	movs	r2, #0
 800196e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001970:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <MX_TIM3_Init+0xa0>)
 8001972:	2200      	movs	r2, #0
 8001974:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001976:	2303      	movs	r3, #3
 8001978:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800197e:	2301      	movs	r3, #1
 8001980:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001982:	2300      	movs	r3, #0
 8001984:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001986:	2300      	movs	r3, #0
 8001988:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800198a:	2300      	movs	r3, #0
 800198c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800198e:	2301      	movs	r3, #1
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001992:	2300      	movs	r3, #0
 8001994:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800199a:	f107 030c 	add.w	r3, r7, #12
 800199e:	4619      	mov	r1, r3
 80019a0:	480c      	ldr	r0, [pc, #48]	; (80019d4 <MX_TIM3_Init+0xa0>)
 80019a2:	f003 fe01 	bl	80055a8 <HAL_TIM_Encoder_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80019ac:	f001 f904 	bl	8002bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019b0:	2300      	movs	r3, #0
 80019b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019b8:	1d3b      	adds	r3, r7, #4
 80019ba:	4619      	mov	r1, r3
 80019bc:	4805      	ldr	r0, [pc, #20]	; (80019d4 <MX_TIM3_Init+0xa0>)
 80019be:	f004 fb7d 	bl	80060bc <HAL_TIMEx_MasterConfigSynchronization>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80019c8:	f001 f8f6 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019cc:	bf00      	nop
 80019ce:	3730      	adds	r7, #48	; 0x30
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000198 	.word	0x20000198
 80019d8:	40000400 	.word	0x40000400

080019dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 80019e2:	4a13      	ldr	r2, [pc, #76]	; (8001a30 <MX_USART2_UART_Init+0x54>)
 80019e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 80019e6:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 80019e8:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 80019ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80019ee:	4b0f      	ldr	r3, [pc, #60]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 80019f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019f4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019f6:	4b0d      	ldr	r3, [pc, #52]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80019fc:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 80019fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a04:	4b09      	ldr	r3, [pc, #36]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 8001a06:	220c      	movs	r2, #12
 8001a08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a0a:	4b08      	ldr	r3, [pc, #32]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a10:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a16:	4805      	ldr	r0, [pc, #20]	; (8001a2c <MX_USART2_UART_Init+0x50>)
 8001a18:	f004 fc10 	bl	800623c <HAL_UART_Init>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8001a22:	f001 f8c9 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	200001e0 	.word	0x200001e0
 8001a30:	40004400 	.word	0x40004400

08001a34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	607b      	str	r3, [r7, #4]
 8001a3e:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <MX_DMA_Init+0x4c>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	4a0f      	ldr	r2, [pc, #60]	; (8001a80 <MX_DMA_Init+0x4c>)
 8001a44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a48:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <MX_DMA_Init+0x4c>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a52:	607b      	str	r3, [r7, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2100      	movs	r1, #0
 8001a5a:	2010      	movs	r0, #16
 8001a5c:	f001 fcbb 	bl	80033d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a60:	2010      	movs	r0, #16
 8001a62:	f001 fcd4 	bl	800340e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2100      	movs	r1, #0
 8001a6a:	2011      	movs	r0, #17
 8001a6c:	f001 fcb3 	bl	80033d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001a70:	2011      	movs	r0, #17
 8001a72:	f001 fccc 	bl	800340e <HAL_NVIC_EnableIRQ>

}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800

08001a84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08a      	sub	sp, #40	; 0x28
 8001a88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]
 8001a96:	60da      	str	r2, [r3, #12]
 8001a98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	4b33      	ldr	r3, [pc, #204]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	4a32      	ldr	r2, [pc, #200]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001aa4:	f043 0304 	orr.w	r3, r3, #4
 8001aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aaa:	4b30      	ldr	r3, [pc, #192]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	f003 0304 	and.w	r3, r3, #4
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	4b2c      	ldr	r3, [pc, #176]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	4a2b      	ldr	r2, [pc, #172]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001ac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac6:	4b29      	ldr	r3, [pc, #164]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	4b25      	ldr	r3, [pc, #148]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	4a24      	ldr	r2, [pc, #144]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae2:	4b22      	ldr	r3, [pc, #136]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	4b1e      	ldr	r3, [pc, #120]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	4a1d      	ldr	r2, [pc, #116]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001af8:	f043 0302 	orr.w	r3, r3, #2
 8001afc:	6313      	str	r3, [r2, #48]	; 0x30
 8001afe:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <MX_GPIO_Init+0xe8>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2120      	movs	r1, #32
 8001b0e:	4818      	ldr	r0, [pc, #96]	; (8001b70 <MX_GPIO_Init+0xec>)
 8001b10:	f002 fa36 	bl	8003f80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b1a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4812      	ldr	r0, [pc, #72]	; (8001b74 <MX_GPIO_Init+0xf0>)
 8001b2c:	f002 f88c 	bl	8003c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : Home_Pin */
  GPIO_InitStruct.Pin = Home_Pin;
 8001b30:	2301      	movs	r3, #1
 8001b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b34:	2300      	movs	r3, #0
 8001b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Home_GPIO_Port, &GPIO_InitStruct);
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	4619      	mov	r1, r3
 8001b42:	480c      	ldr	r0, [pc, #48]	; (8001b74 <MX_GPIO_Init+0xf0>)
 8001b44:	f002 f880 	bl	8003c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b48:	2320      	movs	r3, #32
 8001b4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b54:	2300      	movs	r3, #0
 8001b56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4804      	ldr	r0, [pc, #16]	; (8001b70 <MX_GPIO_Init+0xec>)
 8001b60:	f002 f872 	bl	8003c48 <HAL_GPIO_Init>

}
 8001b64:	bf00      	nop
 8001b66:	3728      	adds	r7, #40	; 0x28
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020000 	.word	0x40020000
 8001b74:	40020800 	.word	0x40020800

08001b78 <EndEffWrite>:

/* USER CODE BEGIN 4 */
void EndEffWrite()
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af02      	add	r7, sp, #8
	if (hi2c1.State == HAL_I2C_STATE_READY && enable_eff)
 8001b7e:	4b14      	ldr	r3, [pc, #80]	; (8001bd0 <EndEffWrite+0x58>)
 8001b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b20      	cmp	r3, #32
 8001b88:	d11d      	bne.n	8001bc6 <EndEffWrite+0x4e>
 8001b8a:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <EndEffWrite+0x5c>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d019      	beq.n	8001bc6 <EndEffWrite+0x4e>
	{
		test ++;
 8001b92:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <EndEffWrite+0x60>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	3301      	adds	r3, #1
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <EndEffWrite+0x60>)
 8001b9c:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 8001b9e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ba2:	f001 fb19 	bl	80031d8 <HAL_Delay>
		uint8_t temp = 0x45;
 8001ba6:	2345      	movs	r3, #69	; 0x45
 8001ba8:	71bb      	strb	r3, [r7, #6]
		uint8_t add = 0x23;
 8001baa:	2323      	movs	r3, #35	; 0x23
 8001bac:	71fb      	strb	r3, [r7, #7]
		HAL_I2C_Master_Transmit(&hi2c1, add << 1, &temp, 1, 1000); //Write eff
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	b299      	uxth	r1, r3
 8001bb6:	1dba      	adds	r2, r7, #6
 8001bb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	4803      	ldr	r0, [pc, #12]	; (8001bd0 <EndEffWrite+0x58>)
 8001bc2:	f002 fb3b 	bl	800423c <HAL_I2C_Master_Transmit>
	}

}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200000b4 	.word	0x200000b4
 8001bd4:	20000310 	.word	0x20000310
 8001bd8:	200003f6 	.word	0x200003f6

08001bdc <UARTInit>:

void UARTInit(UARTStucrture *uart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8001be4:	4b10      	ldr	r3, [pc, #64]	; (8001c28 <UARTInit+0x4c>)
 8001be6:	88db      	ldrh	r3, [r3, #6]
 8001be8:	4619      	mov	r1, r3
 8001bea:	2001      	movs	r0, #1
 8001bec:	f005 fd12 	bl	8007614 <calloc>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <UARTInit+0x4c>)
 8001bfa:	889b      	ldrh	r3, [r3, #4]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	2001      	movs	r0, #1
 8001c00:	f005 fd08 	bl	8007614 <calloc>
 8001c04:	4603      	mov	r3, r0
 8001c06:	461a      	mov	r2, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	81da      	strh	r2, [r3, #14]

}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200002e4 	.word	0x200002e4

08001c2c <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6818      	ldr	r0, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6919      	ldr	r1, [r3, #16]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	88db      	ldrh	r3, [r3, #6]
 8001c40:	461a      	mov	r2, r3
 8001c42:	f004 fbc7 	bl	80063d4 <HAL_UART_Receive_DMA>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
	...

08001c50 <UARTTxDumpBuffer>:
	}
	return Result;

}
void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b20      	cmp	r3, #32
 8001c64:	d13d      	bne.n	8001ce2 <UARTTxDumpBuffer+0x92>
 8001c66:	4b21      	ldr	r3, [pc, #132]	; (8001cec <UARTTxDumpBuffer+0x9c>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d139      	bne.n	8001ce2 <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8001c6e:	4b1f      	ldr	r3, [pc, #124]	; (8001cec <UARTTxDumpBuffer+0x9c>)
 8001c70:	2201      	movs	r2, #1
 8001c72:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	89da      	ldrh	r2, [r3, #14]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	899b      	ldrh	r3, [r3, #12]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d02d      	beq.n	8001cdc <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	89da      	ldrh	r2, [r3, #14]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d906      	bls.n	8001c9a <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	89da      	ldrh	r2, [r3, #14]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	e005      	b.n	8001ca6 <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	889a      	ldrh	r2, [r3, #4]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	8992      	ldrh	r2, [r2, #12]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	89fa      	ldrh	r2, [r7, #14]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f004 fb0d 	bl	80062d8 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	899b      	ldrh	r3, [r3, #12]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	89fb      	ldrh	r3, [r7, #14]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	8892      	ldrh	r2, [r2, #4]
 8001ccc:	fb93 f1f2 	sdiv	r1, r3, r2
 8001cd0:	fb01 f202 	mul.w	r2, r1, r2
 8001cd4:	1a9b      	subs	r3, r3, r2
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 8001cdc:	4b03      	ldr	r3, [pc, #12]	; (8001cec <UARTTxDumpBuffer+0x9c>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
	}

}
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	200003f7 	.word	0x200003f7

08001cf0 <SetHome>:
	uint8_t temp[] = {70, 0x6e};
	UARTTxWrite(&UART2, temp, 2);
	//************************************
}
void SetHome()
{
 8001cf0:	b5b0      	push	{r4, r5, r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	HomeSignal[0] = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) ; //Read set home
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	483c      	ldr	r0, [pc, #240]	; (8001de8 <SetHome+0xf8>)
 8001cf8:	f002 f92a 	bl	8003f50 <HAL_GPIO_ReadPin>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	461a      	mov	r2, r3
 8001d00:	4b3a      	ldr	r3, [pc, #232]	; (8001dec <SetHome+0xfc>)
 8001d02:	701a      	strb	r2, [r3, #0]
	sum = HomeSignal[0] + HomeSignal[1]+ HomeSignal[2]+ HomeSignal[3]+ HomeSignal[4]+ HomeSignal[5]+ HomeSignal[6]+ HomeSignal[7];
 8001d04:	4b39      	ldr	r3, [pc, #228]	; (8001dec <SetHome+0xfc>)
 8001d06:	781a      	ldrb	r2, [r3, #0]
 8001d08:	4b38      	ldr	r3, [pc, #224]	; (8001dec <SetHome+0xfc>)
 8001d0a:	785b      	ldrb	r3, [r3, #1]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	4b36      	ldr	r3, [pc, #216]	; (8001dec <SetHome+0xfc>)
 8001d12:	789b      	ldrb	r3, [r3, #2]
 8001d14:	4413      	add	r3, r2
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	4b34      	ldr	r3, [pc, #208]	; (8001dec <SetHome+0xfc>)
 8001d1a:	78db      	ldrb	r3, [r3, #3]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	4b32      	ldr	r3, [pc, #200]	; (8001dec <SetHome+0xfc>)
 8001d22:	791b      	ldrb	r3, [r3, #4]
 8001d24:	4413      	add	r3, r2
 8001d26:	b2da      	uxtb	r2, r3
 8001d28:	4b30      	ldr	r3, [pc, #192]	; (8001dec <SetHome+0xfc>)
 8001d2a:	795b      	ldrb	r3, [r3, #5]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	4b2e      	ldr	r3, [pc, #184]	; (8001dec <SetHome+0xfc>)
 8001d32:	799b      	ldrb	r3, [r3, #6]
 8001d34:	4413      	add	r3, r2
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	4b2c      	ldr	r3, [pc, #176]	; (8001dec <SetHome+0xfc>)
 8001d3a:	79db      	ldrb	r3, [r3, #7]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	4b2b      	ldr	r3, [pc, #172]	; (8001df0 <SetHome+0x100>)
 8001d42:	701a      	strb	r2, [r3, #0]

	if (SetHomeFlag == 0)
 8001d44:	4b2b      	ldr	r3, [pc, #172]	; (8001df4 <SetHome+0x104>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d113      	bne.n	8001d74 <SetHome+0x84>
	{
		request = 5;
 8001d4c:	4b2a      	ldr	r3, [pc, #168]	; (8001df8 <SetHome+0x108>)
 8001d4e:	4a2b      	ldr	r2, [pc, #172]	; (8001dfc <SetHome+0x10c>)
 8001d50:	601a      	str	r2, [r3, #0]
		Direction = 0;
 8001d52:	4b2b      	ldr	r3, [pc, #172]	; (8001e00 <SetHome+0x110>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	701a      	strb	r2, [r3, #0]
		if (sum > 0)
 8001d58:	4b25      	ldr	r3, [pc, #148]	; (8001df0 <SetHome+0x100>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d009      	beq.n	8001d74 <SetHome+0x84>
		{
			SetHomeFlag = 1;
 8001d60:	4b24      	ldr	r3, [pc, #144]	; (8001df4 <SetHome+0x104>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	701a      	strb	r2, [r3, #0]
			SetHomeTimeStamp = micros();
 8001d66:	f000 ff0d 	bl	8002b84 <micros>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	4925      	ldr	r1, [pc, #148]	; (8001e04 <SetHome+0x114>)
 8001d70:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}
	if (SetHomeFlag == 1)
 8001d74:	4b1f      	ldr	r3, [pc, #124]	; (8001df4 <SetHome+0x104>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d116      	bne.n	8001daa <SetHome+0xba>
	{
		request = 0;
 8001d7c:	4b1e      	ldr	r3, [pc, #120]	; (8001df8 <SetHome+0x108>)
 8001d7e:	f04f 0200 	mov.w	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
		Direction = 2;
 8001d84:	4b1e      	ldr	r3, [pc, #120]	; (8001e00 <SetHome+0x110>)
 8001d86:	2202      	movs	r2, #2
 8001d88:	701a      	strb	r2, [r3, #0]
		if (micros()-SetHomeTimeStamp > 1000000)
 8001d8a:	f000 fefb 	bl	8002b84 <micros>
 8001d8e:	4b1d      	ldr	r3, [pc, #116]	; (8001e04 <SetHome+0x114>)
 8001d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d94:	1a84      	subs	r4, r0, r2
 8001d96:	eb61 0503 	sbc.w	r5, r1, r3
 8001d9a:	4b1b      	ldr	r3, [pc, #108]	; (8001e08 <SetHome+0x118>)
 8001d9c:	429c      	cmp	r4, r3
 8001d9e:	f175 0300 	sbcs.w	r3, r5, #0
 8001da2:	d302      	bcc.n	8001daa <SetHome+0xba>
		{
			SetHomeFlag = 2;
 8001da4:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <SetHome+0x104>)
 8001da6:	2202      	movs	r2, #2
 8001da8:	701a      	strb	r2, [r3, #0]
		}
	}
	if (SetHomeFlag == 2)
 8001daa:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <SetHome+0x104>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d118      	bne.n	8001de4 <SetHome+0xf4>
	{
		request = -0.5;
 8001db2:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <SetHome+0x108>)
 8001db4:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 8001db8:	601a      	str	r2, [r3, #0]
		Direction = 1;
 8001dba:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <SetHome+0x110>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	701a      	strb	r2, [r3, #0]
		if (sum > 0)
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	; (8001df0 <SetHome+0x100>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d00d      	beq.n	8001de4 <SetHome+0xf4>
		{
			request = 0;
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <SetHome+0x108>)
 8001dca:	f04f 0200 	mov.w	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
			htim3.Instance->CNT = 0;
 8001dd0:	4b0e      	ldr	r3, [pc, #56]	; (8001e0c <SetHome+0x11c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	625a      	str	r2, [r3, #36]	; 0x24
			SetHomeFlag = 0;
 8001dd8:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <SetHome+0x104>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]
			StartSetHome = 0;
 8001dde:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <SetHome+0x120>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001de4:	bf00      	nop
 8001de6:	bdb0      	pop	{r4, r5, r7, pc}
 8001de8:	40020800 	.word	0x40020800
 8001dec:	200003b0 	.word	0x200003b0
 8001df0:	200003ba 	.word	0x200003ba
 8001df4:	200003b8 	.word	0x200003b8
 8001df8:	200003d8 	.word	0x200003d8
 8001dfc:	40a00000 	.word	0x40a00000
 8001e00:	200003f0 	.word	0x200003f0
 8001e04:	200003c0 	.word	0x200003c0
 8001e08:	000f4241 	.word	0x000f4241
 8001e0c:	20000198 	.word	0x20000198
 8001e10:	200003b9 	.word	0x200003b9
 8001e14:	00000000 	.word	0x00000000

08001e18 <Trajec>:


void Trajec()
{
 8001e18:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e1c:	b088      	sub	sp, #32
 8001e1e:	af00      	add	r7, sp, #0
	float Vmax;
	Vmax = VmaxRPM * 0.10472 ; //rad per sec
 8001e20:	4bbb      	ldr	r3, [pc, #748]	; (8002110 <Trajec+0x2f8>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fb3b 	bl	80004a0 <__aeabi_f2d>
 8001e2a:	a3ad      	add	r3, pc, #692	; (adr r3, 80020e0 <Trajec+0x2c8>)
 8001e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e30:	f7fe fb8e 	bl	8000550 <__aeabi_dmul>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4610      	mov	r0, r2
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f7fe fe38 	bl	8000ab0 <__aeabi_d2f>
 8001e40:	4603      	mov	r3, r0
 8001e42:	61fb      	str	r3, [r7, #28]
	float Amax = 0.5 ;  //rad per sec square
 8001e44:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001e48:	61bb      	str	r3, [r7, #24]
	if (ST == 0)
 8001e4a:	4bb2      	ldr	r3, [pc, #712]	; (8002114 <Trajec+0x2fc>)
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d129      	bne.n	8001ea6 <Trajec+0x8e>
	{
		StartTime = micros() ;
 8001e52:	f000 fe97 	bl	8002b84 <micros>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4610      	mov	r0, r2
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f7fe ff3f 	bl	8000ce0 <__aeabi_ul2f>
 8001e62:	4603      	mov	r3, r0
 8001e64:	4aac      	ldr	r2, [pc, #688]	; (8002118 <Trajec+0x300>)
 8001e66:	6013      	str	r3, [r2, #0]
		ST = 1 ;
 8001e68:	4baa      	ldr	r3, [pc, #680]	; (8002114 <Trajec+0x2fc>)
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	701a      	strb	r2, [r3, #0]
		StartPos = Degree * 3.14159 / 180.0 ; //rad
 8001e6e:	4bab      	ldr	r3, [pc, #684]	; (800211c <Trajec+0x304>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7fe fb14 	bl	80004a0 <__aeabi_f2d>
 8001e78:	a39b      	add	r3, pc, #620	; (adr r3, 80020e8 <Trajec+0x2d0>)
 8001e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7e:	f7fe fb67 	bl	8000550 <__aeabi_dmul>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	4610      	mov	r0, r2
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f04f 0200 	mov.w	r2, #0
 8001e8e:	4ba4      	ldr	r3, [pc, #656]	; (8002120 <Trajec+0x308>)
 8001e90:	f7fe fc88 	bl	80007a4 <__aeabi_ddiv>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4610      	mov	r0, r2
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	f7fe fe08 	bl	8000ab0 <__aeabi_d2f>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	4aa0      	ldr	r2, [pc, #640]	; (8002124 <Trajec+0x30c>)
 8001ea4:	6013      	str	r3, [r2, #0]
	}
	tau = (micros() - StartTime) / 1000000 ; //sec
 8001ea6:	f000 fe6d 	bl	8002b84 <micros>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	4610      	mov	r0, r2
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f7fe ff15 	bl	8000ce0 <__aeabi_ul2f>
 8001eb6:	ee07 0a10 	vmov	s14, r0
 8001eba:	4b97      	ldr	r3, [pc, #604]	; (8002118 <Trajec+0x300>)
 8001ebc:	edd3 7a00 	vldr	s15, [r3]
 8001ec0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ec4:	eddf 6a98 	vldr	s13, [pc, #608]	; 8002128 <Trajec+0x310>
 8001ec8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ecc:	4b97      	ldr	r3, [pc, #604]	; (800212c <Trajec+0x314>)
 8001ece:	edc3 7a00 	vstr	s15, [r3]

	Qi = StartPos ;
 8001ed2:	4b94      	ldr	r3, [pc, #592]	; (8002124 <Trajec+0x30c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a96      	ldr	r2, [pc, #600]	; (8002130 <Trajec+0x318>)
 8001ed8:	6013      	str	r3, [r2, #0]
	Qf = FinalPos * 3.14159 / 180.0 ;
 8001eda:	4b96      	ldr	r3, [pc, #600]	; (8002134 <Trajec+0x31c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7fe fade 	bl	80004a0 <__aeabi_f2d>
 8001ee4:	a380      	add	r3, pc, #512	; (adr r3, 80020e8 <Trajec+0x2d0>)
 8001ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eea:	f7fe fb31 	bl	8000550 <__aeabi_dmul>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4610      	mov	r0, r2
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f04f 0200 	mov.w	r2, #0
 8001efa:	4b89      	ldr	r3, [pc, #548]	; (8002120 <Trajec+0x308>)
 8001efc:	f7fe fc52 	bl	80007a4 <__aeabi_ddiv>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	f7fe fdd2 	bl	8000ab0 <__aeabi_d2f>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	4a8a      	ldr	r2, [pc, #552]	; (8002138 <Trajec+0x320>)
 8001f10:	6013      	str	r3, [r2, #0]

	if (Qf - Qi > 3.14159265)
 8001f12:	4b89      	ldr	r3, [pc, #548]	; (8002138 <Trajec+0x320>)
 8001f14:	ed93 7a00 	vldr	s14, [r3]
 8001f18:	4b85      	ldr	r3, [pc, #532]	; (8002130 <Trajec+0x318>)
 8001f1a:	edd3 7a00 	vldr	s15, [r3]
 8001f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f22:	ee17 0a90 	vmov	r0, s15
 8001f26:	f7fe fabb 	bl	80004a0 <__aeabi_f2d>
 8001f2a:	a371      	add	r3, pc, #452	; (adr r3, 80020f0 <Trajec+0x2d8>)
 8001f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f30:	f7fe fd9e 	bl	8000a70 <__aeabi_dcmpgt>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d012      	beq.n	8001f60 <Trajec+0x148>
	{
		Qi += 2*3.14159265;
 8001f3a:	4b7d      	ldr	r3, [pc, #500]	; (8002130 <Trajec+0x318>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7fe faae 	bl	80004a0 <__aeabi_f2d>
 8001f44:	a36c      	add	r3, pc, #432	; (adr r3, 80020f8 <Trajec+0x2e0>)
 8001f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4a:	f7fe f94b 	bl	80001e4 <__adddf3>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	4610      	mov	r0, r2
 8001f54:	4619      	mov	r1, r3
 8001f56:	f7fe fdab 	bl	8000ab0 <__aeabi_d2f>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	4a74      	ldr	r2, [pc, #464]	; (8002130 <Trajec+0x318>)
 8001f5e:	6013      	str	r3, [r2, #0]
	}
	if (Qf - Qi < -3.14159265)
 8001f60:	4b75      	ldr	r3, [pc, #468]	; (8002138 <Trajec+0x320>)
 8001f62:	ed93 7a00 	vldr	s14, [r3]
 8001f66:	4b72      	ldr	r3, [pc, #456]	; (8002130 <Trajec+0x318>)
 8001f68:	edd3 7a00 	vldr	s15, [r3]
 8001f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f70:	ee17 0a90 	vmov	r0, s15
 8001f74:	f7fe fa94 	bl	80004a0 <__aeabi_f2d>
 8001f78:	a361      	add	r3, pc, #388	; (adr r3, 8002100 <Trajec+0x2e8>)
 8001f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f7e:	f7fe fd59 	bl	8000a34 <__aeabi_dcmplt>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d012      	beq.n	8001fae <Trajec+0x196>
	{
		Qf += 2*3.14159265;
 8001f88:	4b6b      	ldr	r3, [pc, #428]	; (8002138 <Trajec+0x320>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe fa87 	bl	80004a0 <__aeabi_f2d>
 8001f92:	a359      	add	r3, pc, #356	; (adr r3, 80020f8 <Trajec+0x2e0>)
 8001f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f98:	f7fe f924 	bl	80001e4 <__adddf3>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4610      	mov	r0, r2
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	f7fe fd84 	bl	8000ab0 <__aeabi_d2f>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	4a63      	ldr	r2, [pc, #396]	; (8002138 <Trajec+0x320>)
 8001fac:	6013      	str	r3, [r2, #0]
	}
	TA1= (40.0 * sqrt(3.0))*(Qf - Qi);
 8001fae:	4b62      	ldr	r3, [pc, #392]	; (8002138 <Trajec+0x320>)
 8001fb0:	ed93 7a00 	vldr	s14, [r3]
 8001fb4:	4b5e      	ldr	r3, [pc, #376]	; (8002130 <Trajec+0x318>)
 8001fb6:	edd3 7a00 	vldr	s15, [r3]
 8001fba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fbe:	ee17 0a90 	vmov	r0, s15
 8001fc2:	f7fe fa6d 	bl	80004a0 <__aeabi_f2d>
 8001fc6:	a350      	add	r3, pc, #320	; (adr r3, 8002108 <Trajec+0x2f0>)
 8001fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fcc:	f7fe fac0 	bl	8000550 <__aeabi_dmul>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4610      	mov	r0, r2
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	f7fe fd6a 	bl	8000ab0 <__aeabi_d2f>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	4a57      	ldr	r2, [pc, #348]	; (800213c <Trajec+0x324>)
 8001fe0:	6013      	str	r3, [r2, #0]
	TA2 = TA1/(3.0*Amax) ;
 8001fe2:	4b56      	ldr	r3, [pc, #344]	; (800213c <Trajec+0x324>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7fe fa5a 	bl	80004a0 <__aeabi_f2d>
 8001fec:	4680      	mov	r8, r0
 8001fee:	4689      	mov	r9, r1
 8001ff0:	69b8      	ldr	r0, [r7, #24]
 8001ff2:	f7fe fa55 	bl	80004a0 <__aeabi_f2d>
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	4b51      	ldr	r3, [pc, #324]	; (8002140 <Trajec+0x328>)
 8001ffc:	f7fe faa8 	bl	8000550 <__aeabi_dmul>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4640      	mov	r0, r8
 8002006:	4649      	mov	r1, r9
 8002008:	f7fe fbcc 	bl	80007a4 <__aeabi_ddiv>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	4610      	mov	r0, r2
 8002012:	4619      	mov	r1, r3
 8002014:	f7fe fd4c 	bl	8000ab0 <__aeabi_d2f>
 8002018:	4603      	mov	r3, r0
 800201a:	4a4a      	ldr	r2, [pc, #296]	; (8002144 <Trajec+0x32c>)
 800201c:	6013      	str	r3, [r2, #0]
	if (TA2 >= 0)
 800201e:	4b49      	ldr	r3, [pc, #292]	; (8002144 <Trajec+0x32c>)
 8002020:	edd3 7a00 	vldr	s15, [r3]
 8002024:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202c:	db04      	blt.n	8002038 <Trajec+0x220>
	{
		TA3 = TA2;
 800202e:	4b45      	ldr	r3, [pc, #276]	; (8002144 <Trajec+0x32c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a45      	ldr	r2, [pc, #276]	; (8002148 <Trajec+0x330>)
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	e00c      	b.n	8002052 <Trajec+0x23a>
	}
	else
	{
		TA3 = TA2 - (2*TA2);
 8002038:	4b42      	ldr	r3, [pc, #264]	; (8002144 <Trajec+0x32c>)
 800203a:	ed93 7a00 	vldr	s14, [r3]
 800203e:	4b41      	ldr	r3, [pc, #260]	; (8002144 <Trajec+0x32c>)
 8002040:	edd3 7a00 	vldr	s15, [r3]
 8002044:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002048:	ee77 7a67 	vsub.f32	s15, s14, s15
 800204c:	4b3e      	ldr	r3, [pc, #248]	; (8002148 <Trajec+0x330>)
 800204e:	edc3 7a00 	vstr	s15, [r3]
	}
	TA = sqrt(TA3) / 2.0 ;
 8002052:	4b3d      	ldr	r3, [pc, #244]	; (8002148 <Trajec+0x330>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f7fe fa22 	bl	80004a0 <__aeabi_f2d>
 800205c:	4602      	mov	r2, r0
 800205e:	460b      	mov	r3, r1
 8002060:	ec43 2b10 	vmov	d0, r2, r3
 8002064:	f005 fbd8 	bl	8007818 <sqrt>
 8002068:	ec51 0b10 	vmov	r0, r1, d0
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002074:	f7fe fb96 	bl	80007a4 <__aeabi_ddiv>
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	4610      	mov	r0, r2
 800207e:	4619      	mov	r1, r3
 8002080:	f7fe fd16 	bl	8000ab0 <__aeabi_d2f>
 8002084:	4603      	mov	r3, r0
 8002086:	4a31      	ldr	r2, [pc, #196]	; (800214c <Trajec+0x334>)
 8002088:	6013      	str	r3, [r2, #0]

	TV1 = (15*Qf - 15*Qi)/(8*Vmax);
 800208a:	4b2b      	ldr	r3, [pc, #172]	; (8002138 <Trajec+0x320>)
 800208c:	edd3 7a00 	vldr	s15, [r3]
 8002090:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8002094:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002098:	4b25      	ldr	r3, [pc, #148]	; (8002130 <Trajec+0x318>)
 800209a:	edd3 7a00 	vldr	s15, [r3]
 800209e:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
 80020a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020a6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80020aa:	edd7 7a07 	vldr	s15, [r7, #28]
 80020ae:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80020b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ba:	4b25      	ldr	r3, [pc, #148]	; (8002150 <Trajec+0x338>)
 80020bc:	edc3 7a00 	vstr	s15, [r3]
	if (TV1 >= 0)
 80020c0:	4b23      	ldr	r3, [pc, #140]	; (8002150 <Trajec+0x338>)
 80020c2:	edd3 7a00 	vldr	s15, [r3]
 80020c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ce:	db43      	blt.n	8002158 <Trajec+0x340>
	{
		TV = TV1;
 80020d0:	4b1f      	ldr	r3, [pc, #124]	; (8002150 <Trajec+0x338>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a1f      	ldr	r2, [pc, #124]	; (8002154 <Trajec+0x33c>)
 80020d6:	6013      	str	r3, [r2, #0]
 80020d8:	e04b      	b.n	8002172 <Trajec+0x35a>
 80020da:	bf00      	nop
 80020dc:	f3af 8000 	nop.w
 80020e0:	0f3cb3e5 	.word	0x0f3cb3e5
 80020e4:	3fbaceee 	.word	0x3fbaceee
 80020e8:	f01b866e 	.word	0xf01b866e
 80020ec:	400921f9 	.word	0x400921f9
 80020f0:	53c8d4f1 	.word	0x53c8d4f1
 80020f4:	400921fb 	.word	0x400921fb
 80020f8:	53c8d4f1 	.word	0x53c8d4f1
 80020fc:	401921fb 	.word	0x401921fb
 8002100:	53c8d4f1 	.word	0x53c8d4f1
 8002104:	c00921fb 	.word	0xc00921fb
 8002108:	d1372fea 	.word	0xd1372fea
 800210c:	4051520c 	.word	0x4051520c
 8002110:	20000020 	.word	0x20000020
 8002114:	20000359 	.word	0x20000359
 8002118:	20000354 	.word	0x20000354
 800211c:	200003ec 	.word	0x200003ec
 8002120:	40668000 	.word	0x40668000
 8002124:	20000368 	.word	0x20000368
 8002128:	49742400 	.word	0x49742400
 800212c:	20000380 	.word	0x20000380
 8002130:	2000036c 	.word	0x2000036c
 8002134:	2000001c 	.word	0x2000001c
 8002138:	20000370 	.word	0x20000370
 800213c:	20000384 	.word	0x20000384
 8002140:	40080000 	.word	0x40080000
 8002144:	20000388 	.word	0x20000388
 8002148:	2000038c 	.word	0x2000038c
 800214c:	20000374 	.word	0x20000374
 8002150:	20000390 	.word	0x20000390
 8002154:	20000378 	.word	0x20000378
	}
	else
	{
		TV = TV1 - (2*TV1);
 8002158:	4bd6      	ldr	r3, [pc, #856]	; (80024b4 <Trajec+0x69c>)
 800215a:	ed93 7a00 	vldr	s14, [r3]
 800215e:	4bd5      	ldr	r3, [pc, #852]	; (80024b4 <Trajec+0x69c>)
 8002160:	edd3 7a00 	vldr	s15, [r3]
 8002164:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002168:	ee77 7a67 	vsub.f32	s15, s14, s15
 800216c:	4bd2      	ldr	r3, [pc, #840]	; (80024b8 <Trajec+0x6a0>)
 800216e:	edc3 7a00 	vstr	s15, [r3]
	}

	if (TV > TA)
 8002172:	4bd1      	ldr	r3, [pc, #836]	; (80024b8 <Trajec+0x6a0>)
 8002174:	ed93 7a00 	vldr	s14, [r3]
 8002178:	4bd0      	ldr	r3, [pc, #832]	; (80024bc <Trajec+0x6a4>)
 800217a:	edd3 7a00 	vldr	s15, [r3]
 800217e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002186:	dd03      	ble.n	8002190 <Trajec+0x378>
	{
		T = TV ;
 8002188:	4bcb      	ldr	r3, [pc, #812]	; (80024b8 <Trajec+0x6a0>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4acc      	ldr	r2, [pc, #816]	; (80024c0 <Trajec+0x6a8>)
 800218e:	6013      	str	r3, [r2, #0]
	}
	if (TV <= TA)
 8002190:	4bc9      	ldr	r3, [pc, #804]	; (80024b8 <Trajec+0x6a0>)
 8002192:	ed93 7a00 	vldr	s14, [r3]
 8002196:	4bc9      	ldr	r3, [pc, #804]	; (80024bc <Trajec+0x6a4>)
 8002198:	edd3 7a00 	vldr	s15, [r3]
 800219c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a4:	d803      	bhi.n	80021ae <Trajec+0x396>
	{
		T = TA ;
 80021a6:	4bc5      	ldr	r3, [pc, #788]	; (80024bc <Trajec+0x6a4>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4ac5      	ldr	r2, [pc, #788]	; (80024c0 <Trajec+0x6a8>)
 80021ac:	6013      	str	r3, [r2, #0]
	}
	float a0 = Qi ;
 80021ae:	4bc5      	ldr	r3, [pc, #788]	; (80024c4 <Trajec+0x6ac>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	617b      	str	r3, [r7, #20]
	float a1 = 0 ;
 80021b4:	f04f 0300 	mov.w	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
	float a2 = 0 ;
 80021ba:	f04f 0300 	mov.w	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
	float a3 = (1 / (2 * (T*T*T))) * (20 * (Qf-Qi)) ;
 80021c0:	4bbf      	ldr	r3, [pc, #764]	; (80024c0 <Trajec+0x6a8>)
 80021c2:	ed93 7a00 	vldr	s14, [r3]
 80021c6:	4bbe      	ldr	r3, [pc, #760]	; (80024c0 <Trajec+0x6a8>)
 80021c8:	edd3 7a00 	vldr	s15, [r3]
 80021cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021d0:	4bbb      	ldr	r3, [pc, #748]	; (80024c0 <Trajec+0x6a8>)
 80021d2:	edd3 7a00 	vldr	s15, [r3]
 80021d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021da:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80021e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021e6:	4bb8      	ldr	r3, [pc, #736]	; (80024c8 <Trajec+0x6b0>)
 80021e8:	edd3 6a00 	vldr	s13, [r3]
 80021ec:	4bb5      	ldr	r3, [pc, #724]	; (80024c4 <Trajec+0x6ac>)
 80021ee:	edd3 7a00 	vldr	s15, [r3]
 80021f2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80021f6:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80021fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002202:	edc7 7a02 	vstr	s15, [r7, #8]
	float a4 = (1 / (2 * (T*T*T*T))) * (30 * (Qi-Qf)) ;
 8002206:	4bae      	ldr	r3, [pc, #696]	; (80024c0 <Trajec+0x6a8>)
 8002208:	ed93 7a00 	vldr	s14, [r3]
 800220c:	4bac      	ldr	r3, [pc, #688]	; (80024c0 <Trajec+0x6a8>)
 800220e:	edd3 7a00 	vldr	s15, [r3]
 8002212:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002216:	4baa      	ldr	r3, [pc, #680]	; (80024c0 <Trajec+0x6a8>)
 8002218:	edd3 7a00 	vldr	s15, [r3]
 800221c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002220:	4ba7      	ldr	r3, [pc, #668]	; (80024c0 <Trajec+0x6a8>)
 8002222:	edd3 7a00 	vldr	s15, [r3]
 8002226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800222a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800222e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002232:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002236:	4ba3      	ldr	r3, [pc, #652]	; (80024c4 <Trajec+0x6ac>)
 8002238:	edd3 6a00 	vldr	s13, [r3]
 800223c:	4ba2      	ldr	r3, [pc, #648]	; (80024c8 <Trajec+0x6b0>)
 800223e:	edd3 7a00 	vldr	s15, [r3]
 8002242:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002246:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 800224a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800224e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002252:	edc7 7a01 	vstr	s15, [r7, #4]
	float a5 = (1 / (2 * (T*T*T*T*T))) * (12 * (Qf-Qi)) ;
 8002256:	4b9a      	ldr	r3, [pc, #616]	; (80024c0 <Trajec+0x6a8>)
 8002258:	ed93 7a00 	vldr	s14, [r3]
 800225c:	4b98      	ldr	r3, [pc, #608]	; (80024c0 <Trajec+0x6a8>)
 800225e:	edd3 7a00 	vldr	s15, [r3]
 8002262:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002266:	4b96      	ldr	r3, [pc, #600]	; (80024c0 <Trajec+0x6a8>)
 8002268:	edd3 7a00 	vldr	s15, [r3]
 800226c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002270:	4b93      	ldr	r3, [pc, #588]	; (80024c0 <Trajec+0x6a8>)
 8002272:	edd3 7a00 	vldr	s15, [r3]
 8002276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800227a:	4b91      	ldr	r3, [pc, #580]	; (80024c0 <Trajec+0x6a8>)
 800227c:	edd3 7a00 	vldr	s15, [r3]
 8002280:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002284:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002288:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800228c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002290:	4b8d      	ldr	r3, [pc, #564]	; (80024c8 <Trajec+0x6b0>)
 8002292:	edd3 6a00 	vldr	s13, [r3]
 8002296:	4b8b      	ldr	r3, [pc, #556]	; (80024c4 <Trajec+0x6ac>)
 8002298:	edd3 7a00 	vldr	s15, [r3]
 800229c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80022a0:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80022a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ac:	edc7 7a00 	vstr	s15, [r7]

	if (micros() - StartTime < T*1000000)
 80022b0:	f000 fc68 	bl	8002b84 <micros>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	4610      	mov	r0, r2
 80022ba:	4619      	mov	r1, r3
 80022bc:	f7fe fd10 	bl	8000ce0 <__aeabi_ul2f>
 80022c0:	ee07 0a10 	vmov	s14, r0
 80022c4:	4b81      	ldr	r3, [pc, #516]	; (80024cc <Trajec+0x6b4>)
 80022c6:	edd3 7a00 	vldr	s15, [r3]
 80022ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022ce:	4b7c      	ldr	r3, [pc, #496]	; (80024c0 <Trajec+0x6a8>)
 80022d0:	edd3 7a00 	vldr	s15, [r3]
 80022d4:	eddf 6a7e 	vldr	s13, [pc, #504]	; 80024d0 <Trajec+0x6b8>
 80022d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022e4:	f140 8156 	bpl.w	8002594 <Trajec+0x77c>
	{
		if (micros() - Trajtimestamp > 1500)
 80022e8:	f000 fc4c 	bl	8002b84 <micros>
 80022ec:	4b79      	ldr	r3, [pc, #484]	; (80024d4 <Trajec+0x6bc>)
 80022ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f2:	1a84      	subs	r4, r0, r2
 80022f4:	eb61 0503 	sbc.w	r5, r1, r3
 80022f8:	f240 53dd 	movw	r3, #1501	; 0x5dd
 80022fc:	429c      	cmp	r4, r3
 80022fe:	f175 0300 	sbcs.w	r3, r5, #0
 8002302:	f0c0 8147 	bcc.w	8002594 <Trajec+0x77c>
		{
			position = a0 + a1*tau + a2*tau*tau + a3*tau*tau*tau + a4*tau*tau*tau*tau + a5*tau*tau*tau*tau*tau; //rad
 8002306:	4b74      	ldr	r3, [pc, #464]	; (80024d8 <Trajec+0x6c0>)
 8002308:	ed93 7a00 	vldr	s14, [r3]
 800230c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002310:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002314:	edd7 7a05 	vldr	s15, [r7, #20]
 8002318:	ee37 7a27 	vadd.f32	s14, s14, s15
 800231c:	4b6e      	ldr	r3, [pc, #440]	; (80024d8 <Trajec+0x6c0>)
 800231e:	edd3 6a00 	vldr	s13, [r3]
 8002322:	edd7 7a03 	vldr	s15, [r7, #12]
 8002326:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800232a:	4b6b      	ldr	r3, [pc, #428]	; (80024d8 <Trajec+0x6c0>)
 800232c:	edd3 7a00 	vldr	s15, [r3]
 8002330:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002334:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002338:	4b67      	ldr	r3, [pc, #412]	; (80024d8 <Trajec+0x6c0>)
 800233a:	edd3 6a00 	vldr	s13, [r3]
 800233e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002342:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002346:	4b64      	ldr	r3, [pc, #400]	; (80024d8 <Trajec+0x6c0>)
 8002348:	edd3 7a00 	vldr	s15, [r3]
 800234c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002350:	4b61      	ldr	r3, [pc, #388]	; (80024d8 <Trajec+0x6c0>)
 8002352:	edd3 7a00 	vldr	s15, [r3]
 8002356:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800235a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800235e:	4b5e      	ldr	r3, [pc, #376]	; (80024d8 <Trajec+0x6c0>)
 8002360:	edd3 6a00 	vldr	s13, [r3]
 8002364:	edd7 7a01 	vldr	s15, [r7, #4]
 8002368:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800236c:	4b5a      	ldr	r3, [pc, #360]	; (80024d8 <Trajec+0x6c0>)
 800236e:	edd3 7a00 	vldr	s15, [r3]
 8002372:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002376:	4b58      	ldr	r3, [pc, #352]	; (80024d8 <Trajec+0x6c0>)
 8002378:	edd3 7a00 	vldr	s15, [r3]
 800237c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002380:	4b55      	ldr	r3, [pc, #340]	; (80024d8 <Trajec+0x6c0>)
 8002382:	edd3 7a00 	vldr	s15, [r3]
 8002386:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800238a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800238e:	4b52      	ldr	r3, [pc, #328]	; (80024d8 <Trajec+0x6c0>)
 8002390:	edd3 6a00 	vldr	s13, [r3]
 8002394:	edd7 7a00 	vldr	s15, [r7]
 8002398:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800239c:	4b4e      	ldr	r3, [pc, #312]	; (80024d8 <Trajec+0x6c0>)
 800239e:	edd3 7a00 	vldr	s15, [r3]
 80023a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023a6:	4b4c      	ldr	r3, [pc, #304]	; (80024d8 <Trajec+0x6c0>)
 80023a8:	edd3 7a00 	vldr	s15, [r3]
 80023ac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023b0:	4b49      	ldr	r3, [pc, #292]	; (80024d8 <Trajec+0x6c0>)
 80023b2:	edd3 7a00 	vldr	s15, [r3]
 80023b6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023ba:	4b47      	ldr	r3, [pc, #284]	; (80024d8 <Trajec+0x6c0>)
 80023bc:	edd3 7a00 	vldr	s15, [r3]
 80023c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c8:	4b44      	ldr	r3, [pc, #272]	; (80024dc <Trajec+0x6c4>)
 80023ca:	edc3 7a00 	vstr	s15, [r3]
			velocity = a1 + 2*a2*tau + 3*a3*tau*tau + 4*a4*tau*tau*tau + 5*a5*tau*tau*tau*tau; //rad/s
 80023ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80023d2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80023d6:	4b40      	ldr	r3, [pc, #256]	; (80024d8 <Trajec+0x6c0>)
 80023d8:	edd3 7a00 	vldr	s15, [r3]
 80023dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80023e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80023ec:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80023f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80023f4:	4b38      	ldr	r3, [pc, #224]	; (80024d8 <Trajec+0x6c0>)
 80023f6:	edd3 7a00 	vldr	s15, [r3]
 80023fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023fe:	4b36      	ldr	r3, [pc, #216]	; (80024d8 <Trajec+0x6c0>)
 8002400:	edd3 7a00 	vldr	s15, [r3]
 8002404:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800240c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002410:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002414:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002418:	4b2f      	ldr	r3, [pc, #188]	; (80024d8 <Trajec+0x6c0>)
 800241a:	edd3 7a00 	vldr	s15, [r3]
 800241e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002422:	4b2d      	ldr	r3, [pc, #180]	; (80024d8 <Trajec+0x6c0>)
 8002424:	edd3 7a00 	vldr	s15, [r3]
 8002428:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800242c:	4b2a      	ldr	r3, [pc, #168]	; (80024d8 <Trajec+0x6c0>)
 800242e:	edd3 7a00 	vldr	s15, [r3]
 8002432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800243a:	edd7 7a00 	vldr	s15, [r7]
 800243e:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002442:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002446:	4b24      	ldr	r3, [pc, #144]	; (80024d8 <Trajec+0x6c0>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002450:	4b21      	ldr	r3, [pc, #132]	; (80024d8 <Trajec+0x6c0>)
 8002452:	edd3 7a00 	vldr	s15, [r3]
 8002456:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800245a:	4b1f      	ldr	r3, [pc, #124]	; (80024d8 <Trajec+0x6c0>)
 800245c:	edd3 7a00 	vldr	s15, [r3]
 8002460:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002464:	4b1c      	ldr	r3, [pc, #112]	; (80024d8 <Trajec+0x6c0>)
 8002466:	edd3 7a00 	vldr	s15, [r3]
 800246a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800246e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002472:	4b1b      	ldr	r3, [pc, #108]	; (80024e0 <Trajec+0x6c8>)
 8002474:	edc3 7a00 	vstr	s15, [r3]
			acceleration = 2*a2 + 6*a3*tau + 12*a4*tau*tau + 20*a5*tau*tau*tau; //rad per secsquare
 8002478:	edd7 7a03 	vldr	s15, [r7, #12]
 800247c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002480:	edd7 7a02 	vldr	s15, [r7, #8]
 8002484:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8002488:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800248c:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <Trajec+0x6c0>)
 800248e:	edd3 7a00 	vldr	s15, [r3]
 8002492:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002496:	ee37 7a27 	vadd.f32	s14, s14, s15
 800249a:	edd7 7a01 	vldr	s15, [r7, #4]
 800249e:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 80024a2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80024a6:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <Trajec+0x6c0>)
 80024a8:	edd3 7a00 	vldr	s15, [r3]
 80024ac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80024b0:	e018      	b.n	80024e4 <Trajec+0x6cc>
 80024b2:	bf00      	nop
 80024b4:	20000390 	.word	0x20000390
 80024b8:	20000378 	.word	0x20000378
 80024bc:	20000374 	.word	0x20000374
 80024c0:	2000037c 	.word	0x2000037c
 80024c4:	2000036c 	.word	0x2000036c
 80024c8:	20000370 	.word	0x20000370
 80024cc:	20000354 	.word	0x20000354
 80024d0:	49742400 	.word	0x49742400
 80024d4:	20000398 	.word	0x20000398
 80024d8:	20000380 	.word	0x20000380
 80024dc:	20000360 	.word	0x20000360
 80024e0:	2000035c 	.word	0x2000035c
 80024e4:	4b44      	ldr	r3, [pc, #272]	; (80025f8 <Trajec+0x7e0>)
 80024e6:	edd3 7a00 	vldr	s15, [r3]
 80024ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024f2:	edd7 7a00 	vldr	s15, [r7]
 80024f6:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80024fa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80024fe:	4b3e      	ldr	r3, [pc, #248]	; (80025f8 <Trajec+0x7e0>)
 8002500:	edd3 7a00 	vldr	s15, [r3]
 8002504:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002508:	4b3b      	ldr	r3, [pc, #236]	; (80025f8 <Trajec+0x7e0>)
 800250a:	edd3 7a00 	vldr	s15, [r3]
 800250e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002512:	4b39      	ldr	r3, [pc, #228]	; (80025f8 <Trajec+0x7e0>)
 8002514:	edd3 7a00 	vldr	s15, [r3]
 8002518:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800251c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002520:	4b36      	ldr	r3, [pc, #216]	; (80025fc <Trajec+0x7e4>)
 8002522:	edc3 7a00 	vstr	s15, [r3]

			position = position * 180 / 3.1415 ; //degree
 8002526:	4b36      	ldr	r3, [pc, #216]	; (8002600 <Trajec+0x7e8>)
 8002528:	edd3 7a00 	vldr	s15, [r3]
 800252c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002604 <Trajec+0x7ec>
 8002530:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002534:	ee17 0a90 	vmov	r0, s15
 8002538:	f7fd ffb2 	bl	80004a0 <__aeabi_f2d>
 800253c:	a32a      	add	r3, pc, #168	; (adr r3, 80025e8 <Trajec+0x7d0>)
 800253e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002542:	f7fe f92f 	bl	80007a4 <__aeabi_ddiv>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4610      	mov	r0, r2
 800254c:	4619      	mov	r1, r3
 800254e:	f7fe faaf 	bl	8000ab0 <__aeabi_d2f>
 8002552:	4603      	mov	r3, r0
 8002554:	4a2a      	ldr	r2, [pc, #168]	; (8002600 <Trajec+0x7e8>)
 8002556:	6013      	str	r3, [r2, #0]
			velocity = velocity * 9.549297; //rpm
 8002558:	4b2b      	ldr	r3, [pc, #172]	; (8002608 <Trajec+0x7f0>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fd ff9f 	bl	80004a0 <__aeabi_f2d>
 8002562:	a323      	add	r3, pc, #140	; (adr r3, 80025f0 <Trajec+0x7d8>)
 8002564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002568:	f7fd fff2 	bl	8000550 <__aeabi_dmul>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4610      	mov	r0, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f7fe fa9c 	bl	8000ab0 <__aeabi_d2f>
 8002578:	4603      	mov	r3, r0
 800257a:	4a23      	ldr	r2, [pc, #140]	; (8002608 <Trajec+0x7f0>)
 800257c:	6013      	str	r3, [r2, #0]
			Trajtimestamp = micros() ;
 800257e:	f000 fb01 	bl	8002b84 <micros>
 8002582:	4602      	mov	r2, r0
 8002584:	460b      	mov	r3, r1
 8002586:	4921      	ldr	r1, [pc, #132]	; (800260c <Trajec+0x7f4>)
 8002588:	e9c1 2300 	strd	r2, r3, [r1]
			request = velocity ;
 800258c:	4b1e      	ldr	r3, [pc, #120]	; (8002608 <Trajec+0x7f0>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a1f      	ldr	r2, [pc, #124]	; (8002610 <Trajec+0x7f8>)
 8002592:	6013      	str	r3, [r2, #0]
		}
	}
	if (micros() - StartTime > (T*1000000)+500000)
 8002594:	f000 faf6 	bl	8002b84 <micros>
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4610      	mov	r0, r2
 800259e:	4619      	mov	r1, r3
 80025a0:	f7fe fb9e 	bl	8000ce0 <__aeabi_ul2f>
 80025a4:	ee07 0a10 	vmov	s14, r0
 80025a8:	4b1a      	ldr	r3, [pc, #104]	; (8002614 <Trajec+0x7fc>)
 80025aa:	edd3 7a00 	vldr	s15, [r3]
 80025ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025b2:	4b19      	ldr	r3, [pc, #100]	; (8002618 <Trajec+0x800>)
 80025b4:	edd3 7a00 	vldr	s15, [r3]
 80025b8:	eddf 6a18 	vldr	s13, [pc, #96]	; 800261c <Trajec+0x804>
 80025bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80025c0:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002620 <Trajec+0x808>
 80025c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d0:	dc00      	bgt.n	80025d4 <Trajec+0x7bc>
	{
		FinishedTraj = 1;
	}

}
 80025d2:	e002      	b.n	80025da <Trajec+0x7c2>
		FinishedTraj = 1;
 80025d4:	4b13      	ldr	r3, [pc, #76]	; (8002624 <Trajec+0x80c>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	701a      	strb	r2, [r3, #0]
}
 80025da:	bf00      	nop
 80025dc:	3720      	adds	r7, #32
 80025de:	46bd      	mov	sp, r7
 80025e0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80025e4:	f3af 8000 	nop.w
 80025e8:	c083126f 	.word	0xc083126f
 80025ec:	400921ca 	.word	0x400921ca
 80025f0:	74d594f2 	.word	0x74d594f2
 80025f4:	4023193d 	.word	0x4023193d
 80025f8:	20000380 	.word	0x20000380
 80025fc:	20000364 	.word	0x20000364
 8002600:	20000360 	.word	0x20000360
 8002604:	43340000 	.word	0x43340000
 8002608:	2000035c 	.word	0x2000035c
 800260c:	20000398 	.word	0x20000398
 8002610:	200003d8 	.word	0x200003d8
 8002614:	20000354 	.word	0x20000354
 8002618:	2000037c 	.word	0x2000037c
 800261c:	49742400 	.word	0x49742400
 8002620:	48f42400 	.word	0x48f42400
 8002624:	200003a4 	.word	0x200003a4

08002628 <PIDinit>:

void PIDinit()
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
	preErr1 = 0 ;
 800262c:	4b17      	ldr	r3, [pc, #92]	; (800268c <PIDinit+0x64>)
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
	preErr2 = 0 ;
 8002634:	4b16      	ldr	r3, [pc, #88]	; (8002690 <PIDinit+0x68>)
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
	PreviousPWM = 0 ;
 800263c:	4b15      	ldr	r3, [pc, #84]	; (8002694 <PIDinit+0x6c>)
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
	PWMPercent = 0 ;
 8002644:	4b14      	ldr	r3, [pc, #80]	; (8002698 <PIDinit+0x70>)
 8002646:	2200      	movs	r2, #0
 8002648:	801a      	strh	r2, [r3, #0]
	Propotional = 0 ;
 800264a:	4b14      	ldr	r3, [pc, #80]	; (800269c <PIDinit+0x74>)
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
	Integrator = 0 ;
 8002652:	4b13      	ldr	r3, [pc, #76]	; (80026a0 <PIDinit+0x78>)
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
	Differentiator = 0 ;
 800265a:	4b12      	ldr	r3, [pc, #72]	; (80026a4 <PIDinit+0x7c>)
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
	P = 0 ;
 8002662:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <PIDinit+0x80>)
 8002664:	f04f 0200 	mov.w	r2, #0
 8002668:	601a      	str	r2, [r3, #0]
	I = 0 ;
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <PIDinit+0x84>)
 800266c:	f04f 0200 	mov.w	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
	D = 0 ;
 8002672:	4b0f      	ldr	r3, [pc, #60]	; (80026b0 <PIDinit+0x88>)
 8002674:	f04f 0200 	mov.w	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
	Tau = 0 ;
 800267a:	4b0e      	ldr	r3, [pc, #56]	; (80026b4 <PIDinit+0x8c>)
 800267c:	f04f 0200 	mov.w	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
}
 8002682:	bf00      	nop
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	20000324 	.word	0x20000324
 8002690:	20000328 	.word	0x20000328
 8002694:	20000320 	.word	0x20000320
 8002698:	200003dc 	.word	0x200003dc
 800269c:	2000032c 	.word	0x2000032c
 80026a0:	20000330 	.word	0x20000330
 80026a4:	20000334 	.word	0x20000334
 80026a8:	20000340 	.word	0x20000340
 80026ac:	20000344 	.word	0x20000344
 80026b0:	20000348 	.word	0x20000348
 80026b4:	20000338 	.word	0x20000338

080026b8 <PID>:

void PID()
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
	float req,Vel ;
	if (request < 0)
 80026be:	4b4e      	ldr	r3, [pc, #312]	; (80027f8 <PID+0x140>)
 80026c0:	edd3 7a00 	vldr	s15, [r3]
 80026c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026cc:	d510      	bpl.n	80026f0 <PID+0x38>
	{
		req = - request ;
 80026ce:	4b4a      	ldr	r3, [pc, #296]	; (80027f8 <PID+0x140>)
 80026d0:	edd3 7a00 	vldr	s15, [r3]
 80026d4:	eef1 7a67 	vneg.f32	s15, s15
 80026d8:	edc7 7a03 	vstr	s15, [r7, #12]
		Vel = - VelocityRPM ;
 80026dc:	4b47      	ldr	r3, [pc, #284]	; (80027fc <PID+0x144>)
 80026de:	edd3 7a00 	vldr	s15, [r3]
 80026e2:	eef1 7a67 	vneg.f32	s15, s15
 80026e6:	edc7 7a02 	vstr	s15, [r7, #8]
		Direction = 1 ;
 80026ea:	4b45      	ldr	r3, [pc, #276]	; (8002800 <PID+0x148>)
 80026ec:	2201      	movs	r2, #1
 80026ee:	701a      	strb	r2, [r3, #0]
	}
	if (request > 0)
 80026f0:	4b41      	ldr	r3, [pc, #260]	; (80027f8 <PID+0x140>)
 80026f2:	edd3 7a00 	vldr	s15, [r3]
 80026f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026fe:	dd08      	ble.n	8002712 <PID+0x5a>
	{
		req = request ;
 8002700:	4b3d      	ldr	r3, [pc, #244]	; (80027f8 <PID+0x140>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	60fb      	str	r3, [r7, #12]
		Vel = VelocityRPM ;
 8002706:	4b3d      	ldr	r3, [pc, #244]	; (80027fc <PID+0x144>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	60bb      	str	r3, [r7, #8]
		Direction = 0 ;
 800270c:	4b3c      	ldr	r3, [pc, #240]	; (8002800 <PID+0x148>)
 800270e:	2200      	movs	r2, #0
 8002710:	701a      	strb	r2, [r3, #0]
	}
	float error = req - Vel;
 8002712:	ed97 7a03 	vldr	s14, [r7, #12]
 8002716:	edd7 7a02 	vldr	s15, [r7, #8]
 800271a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800271e:	edc7 7a01 	vstr	s15, [r7, #4]
	DeltaU = ((P+I+D)*error) - ((P+(2*D))*preErr1) + (D*preErr2) ;
 8002722:	4b38      	ldr	r3, [pc, #224]	; (8002804 <PID+0x14c>)
 8002724:	ed93 7a00 	vldr	s14, [r3]
 8002728:	4b37      	ldr	r3, [pc, #220]	; (8002808 <PID+0x150>)
 800272a:	edd3 7a00 	vldr	s15, [r3]
 800272e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002732:	4b36      	ldr	r3, [pc, #216]	; (800280c <PID+0x154>)
 8002734:	edd3 7a00 	vldr	s15, [r3]
 8002738:	ee37 7a27 	vadd.f32	s14, s14, s15
 800273c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002740:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002744:	4b31      	ldr	r3, [pc, #196]	; (800280c <PID+0x154>)
 8002746:	edd3 7a00 	vldr	s15, [r3]
 800274a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800274e:	4b2d      	ldr	r3, [pc, #180]	; (8002804 <PID+0x14c>)
 8002750:	edd3 7a00 	vldr	s15, [r3]
 8002754:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002758:	4b2d      	ldr	r3, [pc, #180]	; (8002810 <PID+0x158>)
 800275a:	edd3 7a00 	vldr	s15, [r3]
 800275e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002762:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002766:	4b29      	ldr	r3, [pc, #164]	; (800280c <PID+0x154>)
 8002768:	edd3 6a00 	vldr	s13, [r3]
 800276c:	4b29      	ldr	r3, [pc, #164]	; (8002814 <PID+0x15c>)
 800276e:	edd3 7a00 	vldr	s15, [r3]
 8002772:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002776:	ee77 7a27 	vadd.f32	s15, s14, s15
 800277a:	4b27      	ldr	r3, [pc, #156]	; (8002818 <PID+0x160>)
 800277c:	edc3 7a00 	vstr	s15, [r3]
	PWMPercent = PreviousPWM + DeltaU + InitialPWM ;
 8002780:	4b26      	ldr	r3, [pc, #152]	; (800281c <PID+0x164>)
 8002782:	ed93 7a00 	vldr	s14, [r3]
 8002786:	4b24      	ldr	r3, [pc, #144]	; (8002818 <PID+0x160>)
 8002788:	edd3 7a00 	vldr	s15, [r3]
 800278c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002790:	4b23      	ldr	r3, [pc, #140]	; (8002820 <PID+0x168>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	ee07 3a90 	vmov	s15, r3
 8002798:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800279c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027a4:	ee17 3a90 	vmov	r3, s15
 80027a8:	b29a      	uxth	r2, r3
 80027aa:	4b1e      	ldr	r3, [pc, #120]	; (8002824 <PID+0x16c>)
 80027ac:	801a      	strh	r2, [r3, #0]
	if (PWMPercent > 50000)
 80027ae:	4b1d      	ldr	r3, [pc, #116]	; (8002824 <PID+0x16c>)
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	f24c 3250 	movw	r2, #50000	; 0xc350
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d903      	bls.n	80027c2 <PID+0x10a>
	{
		PWMPercent = 50000;
 80027ba:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <PID+0x16c>)
 80027bc:	f24c 3250 	movw	r2, #50000	; 0xc350
 80027c0:	801a      	strh	r2, [r3, #0]
	}
	if (PWMPercent < 0)
	{
		PWMPercent = 0 ;
	}
	PreviousPWM = PWMPercent - InitialPWM ;
 80027c2:	4b18      	ldr	r3, [pc, #96]	; (8002824 <PID+0x16c>)
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	4b15      	ldr	r3, [pc, #84]	; (8002820 <PID+0x168>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	ee07 3a90 	vmov	s15, r3
 80027d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d6:	4b11      	ldr	r3, [pc, #68]	; (800281c <PID+0x164>)
 80027d8:	edc3 7a00 	vstr	s15, [r3]
	preErr2 = preErr1 ;
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <PID+0x158>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0c      	ldr	r2, [pc, #48]	; (8002814 <PID+0x15c>)
 80027e2:	6013      	str	r3, [r2, #0]
	preErr1 = error ;
 80027e4:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <PID+0x158>)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6013      	str	r3, [r2, #0]

}
 80027ea:	bf00      	nop
 80027ec:	3714      	adds	r7, #20
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	200003d8 	.word	0x200003d8
 80027fc:	200003e8 	.word	0x200003e8
 8002800:	200003f0 	.word	0x200003f0
 8002804:	20000340 	.word	0x20000340
 8002808:	20000344 	.word	0x20000344
 800280c:	20000348 	.word	0x20000348
 8002810:	20000324 	.word	0x20000324
 8002814:	20000328 	.word	0x20000328
 8002818:	2000033c 	.word	0x2000033c
 800281c:	20000320 	.word	0x20000320
 8002820:	20000000 	.word	0x20000000
 8002824:	200003dc 	.word	0x200003dc

08002828 <SecondPID>:

void SecondPID()
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
	float final,now;
	final = FinalPos;
 800282e:	4b58      	ldr	r3, [pc, #352]	; (8002990 <SecondPID+0x168>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	60fb      	str	r3, [r7, #12]
	now = Degree;
 8002834:	4b57      	ldr	r3, [pc, #348]	; (8002994 <SecondPID+0x16c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	607b      	str	r3, [r7, #4]
	float error;
	if (FinalPos > Degree)
 800283a:	4b55      	ldr	r3, [pc, #340]	; (8002990 <SecondPID+0x168>)
 800283c:	ed93 7a00 	vldr	s14, [r3]
 8002840:	4b54      	ldr	r3, [pc, #336]	; (8002994 <SecondPID+0x16c>)
 8002842:	edd3 7a00 	vldr	s15, [r3]
 8002846:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800284a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284e:	dd0a      	ble.n	8002866 <SecondPID+0x3e>
	{
		Direction = 0;
 8002850:	4b51      	ldr	r3, [pc, #324]	; (8002998 <SecondPID+0x170>)
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
		error = final - now;
 8002856:	ed97 7a03 	vldr	s14, [r7, #12]
 800285a:	edd7 7a01 	vldr	s15, [r7, #4]
 800285e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002862:	edc7 7a02 	vstr	s15, [r7, #8]
	}
	if (FinalPos < Degree)
 8002866:	4b4a      	ldr	r3, [pc, #296]	; (8002990 <SecondPID+0x168>)
 8002868:	ed93 7a00 	vldr	s14, [r3]
 800286c:	4b49      	ldr	r3, [pc, #292]	; (8002994 <SecondPID+0x16c>)
 800286e:	edd3 7a00 	vldr	s15, [r3]
 8002872:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287a:	d50a      	bpl.n	8002892 <SecondPID+0x6a>
	{
		Direction = 1;
 800287c:	4b46      	ldr	r3, [pc, #280]	; (8002998 <SecondPID+0x170>)
 800287e:	2201      	movs	r2, #1
 8002880:	701a      	strb	r2, [r3, #0]
		error = now - final;
 8002882:	ed97 7a01 	vldr	s14, [r7, #4]
 8002886:	edd7 7a03 	vldr	s15, [r7, #12]
 800288a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800288e:	edc7 7a02 	vstr	s15, [r7, #8]
	}
	if (FinalPos - Degree < -350)
 8002892:	4b3f      	ldr	r3, [pc, #252]	; (8002990 <SecondPID+0x168>)
 8002894:	ed93 7a00 	vldr	s14, [r3]
 8002898:	4b3e      	ldr	r3, [pc, #248]	; (8002994 <SecondPID+0x16c>)
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a2:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800299c <SecondPID+0x174>
 80028a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ae:	d513      	bpl.n	80028d8 <SecondPID+0xb0>
	{
		final = FinalPos + 360;
 80028b0:	4b37      	ldr	r3, [pc, #220]	; (8002990 <SecondPID+0x168>)
 80028b2:	edd3 7a00 	vldr	s15, [r3]
 80028b6:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80029a0 <SecondPID+0x178>
 80028ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028be:	edc7 7a03 	vstr	s15, [r7, #12]
		Direction = 0;
 80028c2:	4b35      	ldr	r3, [pc, #212]	; (8002998 <SecondPID+0x170>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	701a      	strb	r2, [r3, #0]
		error = final - now;
 80028c8:	ed97 7a03 	vldr	s14, [r7, #12]
 80028cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80028d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028d4:	edc7 7a02 	vstr	s15, [r7, #8]
	}

	if (FinalPos - Degree > 350)
 80028d8:	4b2d      	ldr	r3, [pc, #180]	; (8002990 <SecondPID+0x168>)
 80028da:	ed93 7a00 	vldr	s14, [r3]
 80028de:	4b2d      	ldr	r3, [pc, #180]	; (8002994 <SecondPID+0x16c>)
 80028e0:	edd3 7a00 	vldr	s15, [r3]
 80028e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028e8:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80029a4 <SecondPID+0x17c>
 80028ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f4:	dd13      	ble.n	800291e <SecondPID+0xf6>
	{
		now = Degree + 360;
 80028f6:	4b27      	ldr	r3, [pc, #156]	; (8002994 <SecondPID+0x16c>)
 80028f8:	edd3 7a00 	vldr	s15, [r3]
 80028fc:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80029a0 <SecondPID+0x178>
 8002900:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002904:	edc7 7a01 	vstr	s15, [r7, #4]
		Direction = 1;
 8002908:	4b23      	ldr	r3, [pc, #140]	; (8002998 <SecondPID+0x170>)
 800290a:	2201      	movs	r2, #1
 800290c:	701a      	strb	r2, [r3, #0]
		error = now - final;
 800290e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002912:	edd7 7a03 	vldr	s15, [r7, #12]
 8002916:	ee77 7a67 	vsub.f32	s15, s14, s15
 800291a:	edc7 7a02 	vstr	s15, [r7, #8]
	}

	SUM = SUM + error ;
 800291e:	4b22      	ldr	r3, [pc, #136]	; (80029a8 <SecondPID+0x180>)
 8002920:	ed93 7a00 	vldr	s14, [r3]
 8002924:	edd7 7a02 	vldr	s15, [r7, #8]
 8002928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800292c:	4b1e      	ldr	r3, [pc, #120]	; (80029a8 <SecondPID+0x180>)
 800292e:	edc3 7a00 	vstr	s15, [r3]
	PWMPercent = (PP*error) + (II*SUM) + (DD*(error - PPreerror)) ;
 8002932:	4b1e      	ldr	r3, [pc, #120]	; (80029ac <SecondPID+0x184>)
 8002934:	ed93 7a00 	vldr	s14, [r3]
 8002938:	edd7 7a02 	vldr	s15, [r7, #8]
 800293c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002940:	4b1b      	ldr	r3, [pc, #108]	; (80029b0 <SecondPID+0x188>)
 8002942:	edd3 6a00 	vldr	s13, [r3]
 8002946:	4b18      	ldr	r3, [pc, #96]	; (80029a8 <SecondPID+0x180>)
 8002948:	edd3 7a00 	vldr	s15, [r3]
 800294c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002950:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002954:	4b17      	ldr	r3, [pc, #92]	; (80029b4 <SecondPID+0x18c>)
 8002956:	edd3 7a00 	vldr	s15, [r3]
 800295a:	edd7 6a02 	vldr	s13, [r7, #8]
 800295e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002962:	4b15      	ldr	r3, [pc, #84]	; (80029b8 <SecondPID+0x190>)
 8002964:	edd3 7a00 	vldr	s15, [r3]
 8002968:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800296c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002974:	ee17 3a90 	vmov	r3, s15
 8002978:	b29a      	uxth	r2, r3
 800297a:	4b10      	ldr	r3, [pc, #64]	; (80029bc <SecondPID+0x194>)
 800297c:	801a      	strh	r2, [r3, #0]
	PPreerror = error;
 800297e:	4a0d      	ldr	r2, [pc, #52]	; (80029b4 <SecondPID+0x18c>)
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	6013      	str	r3, [r2, #0]
}
 8002984:	bf00      	nop
 8002986:	3714      	adds	r7, #20
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	2000001c 	.word	0x2000001c
 8002994:	200003ec 	.word	0x200003ec
 8002998:	200003f0 	.word	0x200003f0
 800299c:	c3af0000 	.word	0xc3af0000
 80029a0:	43b40000 	.word	0x43b40000
 80029a4:	43af0000 	.word	0x43af0000
 80029a8:	2000034c 	.word	0x2000034c
 80029ac:	20000010 	.word	0x20000010
 80029b0:	20000014 	.word	0x20000014
 80029b4:	20000350 	.word	0x20000350
 80029b8:	20000018 	.word	0x20000018
 80029bc:	200003dc 	.word	0x200003dc

080029c0 <Velocity>:


float Velocity()
{
 80029c0:	b5b0      	push	{r4, r5, r7, lr}
 80029c2:	ed2d 8b02 	vpush	{d8}
 80029c6:	af00      	add	r7, sp, #0
	  if (micros() - TimestampEncoder >= 100)
 80029c8:	f000 f8dc 	bl	8002b84 <micros>
 80029cc:	4b28      	ldr	r3, [pc, #160]	; (8002a70 <Velocity+0xb0>)
 80029ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d2:	1a84      	subs	r4, r0, r2
 80029d4:	eb61 0503 	sbc.w	r5, r1, r3
 80029d8:	2c64      	cmp	r4, #100	; 0x64
 80029da:	f175 0300 	sbcs.w	r3, r5, #0
 80029de:	d325      	bcc.n	8002a2c <Velocity+0x6c>
	  {
		  TimestampEncoder = micros();
 80029e0:	f000 f8d0 	bl	8002b84 <micros>
 80029e4:	4602      	mov	r2, r0
 80029e6:	460b      	mov	r3, r1
 80029e8:	4921      	ldr	r1, [pc, #132]	; (8002a70 <Velocity+0xb0>)
 80029ea:	e9c1 2300 	strd	r2, r3, [r1]
		  EncoderVel = (EncoderVel * 999 + EncoderVelocity_Update()) / 1000.0;
 80029ee:	4b21      	ldr	r3, [pc, #132]	; (8002a74 <Velocity+0xb4>)
 80029f0:	edd3 7a00 	vldr	s15, [r3]
 80029f4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002a78 <Velocity+0xb8>
 80029f8:	ee27 8a87 	vmul.f32	s16, s15, s14
 80029fc:	f000 f86e 	bl	8002adc <EncoderVelocity_Update>
 8002a00:	eef0 7a40 	vmov.f32	s15, s0
 8002a04:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002a08:	ee17 0a90 	vmov	r0, s15
 8002a0c:	f7fd fd48 	bl	80004a0 <__aeabi_f2d>
 8002a10:	f04f 0200 	mov.w	r2, #0
 8002a14:	4b19      	ldr	r3, [pc, #100]	; (8002a7c <Velocity+0xbc>)
 8002a16:	f7fd fec5 	bl	80007a4 <__aeabi_ddiv>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	4610      	mov	r0, r2
 8002a20:	4619      	mov	r1, r3
 8002a22:	f7fe f845 	bl	8000ab0 <__aeabi_d2f>
 8002a26:	4603      	mov	r3, r0
 8002a28:	4a12      	ldr	r2, [pc, #72]	; (8002a74 <Velocity+0xb4>)
 8002a2a:	6013      	str	r3, [r2, #0]
	  }
	  return EncoderVel * 60.0 / 2048.0; //pulse per sec to rpm
 8002a2c:	4b11      	ldr	r3, [pc, #68]	; (8002a74 <Velocity+0xb4>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fd fd35 	bl	80004a0 <__aeabi_f2d>
 8002a36:	f04f 0200 	mov.w	r2, #0
 8002a3a:	4b11      	ldr	r3, [pc, #68]	; (8002a80 <Velocity+0xc0>)
 8002a3c:	f7fd fd88 	bl	8000550 <__aeabi_dmul>
 8002a40:	4602      	mov	r2, r0
 8002a42:	460b      	mov	r3, r1
 8002a44:	4610      	mov	r0, r2
 8002a46:	4619      	mov	r1, r3
 8002a48:	f04f 0200 	mov.w	r2, #0
 8002a4c:	4b0d      	ldr	r3, [pc, #52]	; (8002a84 <Velocity+0xc4>)
 8002a4e:	f7fd fea9 	bl	80007a4 <__aeabi_ddiv>
 8002a52:	4602      	mov	r2, r0
 8002a54:	460b      	mov	r3, r1
 8002a56:	4610      	mov	r0, r2
 8002a58:	4619      	mov	r1, r3
 8002a5a:	f7fe f829 	bl	8000ab0 <__aeabi_d2f>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	ee07 3a90 	vmov	s15, r3
}
 8002a64:	eeb0 0a67 	vmov.f32	s0, s15
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	ecbd 8b02 	vpop	{d8}
 8002a6e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a70:	200003c8 	.word	0x200003c8
 8002a74:	200003d0 	.word	0x200003d0
 8002a78:	4479c000 	.word	0x4479c000
 8002a7c:	408f4000 	.word	0x408f4000
 8002a80:	404e0000 	.word	0x404e0000
 8002a84:	40a00000 	.word	0x40a00000

08002a88 <PWMgeneration>:
void PWMgeneration()
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
	  if (Direction == 0)
 8002a8c:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <PWMgeneration+0x48>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d104      	bne.n	8002a9e <PWMgeneration+0x16>
	  {
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 50000);
 8002a94:	4b0f      	ldr	r3, [pc, #60]	; (8002ad4 <PWMgeneration+0x4c>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f24c 3250 	movw	r2, #50000	; 0xc350
 8002a9c:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  if (Direction == 1)
 8002a9e:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <PWMgeneration+0x48>)
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d103      	bne.n	8002aae <PWMgeneration+0x26>
	  {
		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002aa6:	4b0b      	ldr	r3, [pc, #44]	; (8002ad4 <PWMgeneration+0x4c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	635a      	str	r2, [r3, #52]	; 0x34
	  }
	  if (Direction == 2)
 8002aae:	4b08      	ldr	r3, [pc, #32]	; (8002ad0 <PWMgeneration+0x48>)
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d104      	bne.n	8002ac0 <PWMgeneration+0x38>
	  {
		  PIDinit() ;
 8002ab6:	f7ff fdb7 	bl	8002628 <PIDinit>
		  PWMPercent = 0 ;
 8002aba:	4b07      	ldr	r3, [pc, #28]	; (8002ad8 <PWMgeneration+0x50>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	801a      	strh	r2, [r3, #0]
	  }
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWMPercent);
 8002ac0:	4b05      	ldr	r3, [pc, #20]	; (8002ad8 <PWMgeneration+0x50>)
 8002ac2:	881a      	ldrh	r2, [r3, #0]
 8002ac4:	4b03      	ldr	r3, [pc, #12]	; (8002ad4 <PWMgeneration+0x4c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	200003f0 	.word	0x200003f0
 8002ad4:	20000108 	.word	0x20000108
 8002ad8:	200003dc 	.word	0x200003dc

08002adc <EncoderVelocity_Update>:
#define  HTIM_ENCODER htim3
#define  MAX_SUBPOSITION_OVERFLOW 1024
#define  MAX_ENCODER_PERIOD 2048

float EncoderVelocity_Update()
{
 8002adc:	b5b0      	push	{r4, r5, r7, lr}
 8002ade:	ed2d 8b02 	vpush	{d8}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;

	//read data
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 8002ae6:	4b23      	ldr	r3, [pc, #140]	; (8002b74 <EncoderVelocity_Update+0x98>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aec:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 8002aee:	f000 f849 	bl	8002b84 <micros>
 8002af2:	e9c7 0102 	strd	r0, r1, [r7, #8]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8002af6:	4b20      	ldr	r3, [pc, #128]	; (8002b78 <EncoderVelocity_Update+0x9c>)
 8002af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b00:	1a84      	subs	r4, r0, r2
 8002b02:	eb61 0503 	sbc.w	r5, r1, r3
 8002b06:	e9c7 4500 	strd	r4, r5, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8002b0a:	4b1c      	ldr	r3, [pc, #112]	; (8002b7c <EncoderVelocity_Update+0xa0>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	617b      	str	r3, [r7, #20]

	//compensate overflow and underflow
	if (EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1a:	db04      	blt.n	8002b26 <EncoderVelocity_Update+0x4a>
	{
		EncoderPositionDiff -= MAX_ENCODER_PERIOD;
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002b22:	617b      	str	r3, [r7, #20]
 8002b24:	e007      	b.n	8002b36 <EncoderVelocity_Update+0x5a>
	}
	else if (-EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f513 6f80 	cmn.w	r3, #1024	; 0x400
 8002b2c:	dc03      	bgt.n	8002b36 <EncoderVelocity_Update+0x5a>
	{
		EncoderPositionDiff += MAX_ENCODER_PERIOD;
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b34:	617b      	str	r3, [r7, #20]
	}

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 8002b36:	4a11      	ldr	r2, [pc, #68]	; (8002b7c <EncoderVelocity_Update+0xa0>)
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8002b3c:	490e      	ldr	r1, [pc, #56]	; (8002b78 <EncoderVelocity_Update+0x9c>)
 8002b3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b42:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity
	//EncoderTimeDiff is in uS
	return (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	4a0d      	ldr	r2, [pc, #52]	; (8002b80 <EncoderVelocity_Update+0xa4>)
 8002b4a:	fb02 f303 	mul.w	r3, r2, r3
 8002b4e:	ee07 3a90 	vmov	s15, r3
 8002b52:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002b56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b5a:	f7fe f8c1 	bl	8000ce0 <__aeabi_ul2f>
 8002b5e:	ee07 0a10 	vmov	s14, r0
 8002b62:	eec8 7a07 	vdiv.f32	s15, s16, s14

}
 8002b66:	eeb0 0a67 	vmov.f32	s0, s15
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	ecbd 8b02 	vpop	{d8}
 8002b72:	bdb0      	pop	{r4, r5, r7, pc}
 8002b74:	20000198 	.word	0x20000198
 8002b78:	200003f8 	.word	0x200003f8
 8002b7c:	20000400 	.word	0x20000400
 8002b80:	000f4240 	.word	0x000f4240

08002b84 <micros>:
	{
		_micros += 4294967295;
	}
}
uint64_t micros()
{
 8002b84:	b4b0      	push	{r4, r5, r7}
 8002b86:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 8002b88:	4b09      	ldr	r3, [pc, #36]	; (8002bb0 <micros+0x2c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8e:	2200      	movs	r2, #0
 8002b90:	4618      	mov	r0, r3
 8002b92:	4611      	mov	r1, r2
 8002b94:	4b07      	ldr	r3, [pc, #28]	; (8002bb4 <micros+0x30>)
 8002b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b9a:	1884      	adds	r4, r0, r2
 8002b9c:	eb41 0503 	adc.w	r5, r1, r3
 8002ba0:	4622      	mov	r2, r4
 8002ba2:	462b      	mov	r3, r5
}
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bcb0      	pop	{r4, r5, r7}
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	20000150 	.word	0x20000150
 8002bb4:	200003e0 	.word	0x200003e0

08002bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bbc:	b672      	cpsid	i
}
 8002bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bc0:	e7fe      	b.n	8002bc0 <Error_Handler+0x8>
	...

08002bc4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bca:	2300      	movs	r3, #0
 8002bcc:	607b      	str	r3, [r7, #4]
 8002bce:	4b10      	ldr	r3, [pc, #64]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd2:	4a0f      	ldr	r2, [pc, #60]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bda:	4b0d      	ldr	r3, [pc, #52]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be2:	607b      	str	r3, [r7, #4]
 8002be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002be6:	2300      	movs	r3, #0
 8002be8:	603b      	str	r3, [r7, #0]
 8002bea:	4b09      	ldr	r3, [pc, #36]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	4a08      	ldr	r2, [pc, #32]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf6:	4b06      	ldr	r3, [pc, #24]	; (8002c10 <HAL_MspInit+0x4c>)
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfe:	603b      	str	r3, [r7, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002c02:	2007      	movs	r0, #7
 8002c04:	f000 fbdc 	bl	80033c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c08:	bf00      	nop
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40023800 	.word	0x40023800

08002c14 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b08a      	sub	sp, #40	; 0x28
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1c:	f107 0314 	add.w	r3, r7, #20
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	605a      	str	r2, [r3, #4]
 8002c26:	609a      	str	r2, [r3, #8]
 8002c28:	60da      	str	r2, [r3, #12]
 8002c2a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a19      	ldr	r2, [pc, #100]	; (8002c98 <HAL_I2C_MspInit+0x84>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d12c      	bne.n	8002c90 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c36:	2300      	movs	r3, #0
 8002c38:	613b      	str	r3, [r7, #16]
 8002c3a:	4b18      	ldr	r3, [pc, #96]	; (8002c9c <HAL_I2C_MspInit+0x88>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	4a17      	ldr	r2, [pc, #92]	; (8002c9c <HAL_I2C_MspInit+0x88>)
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	6313      	str	r3, [r2, #48]	; 0x30
 8002c46:	4b15      	ldr	r3, [pc, #84]	; (8002c9c <HAL_I2C_MspInit+0x88>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	613b      	str	r3, [r7, #16]
 8002c50:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c58:	2312      	movs	r3, #18
 8002c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c60:	2302      	movs	r3, #2
 8002c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c64:	2304      	movs	r3, #4
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c68:	f107 0314 	add.w	r3, r7, #20
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	480c      	ldr	r0, [pc, #48]	; (8002ca0 <HAL_I2C_MspInit+0x8c>)
 8002c70:	f000 ffea 	bl	8003c48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	4b08      	ldr	r3, [pc, #32]	; (8002c9c <HAL_I2C_MspInit+0x88>)
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	4a07      	ldr	r2, [pc, #28]	; (8002c9c <HAL_I2C_MspInit+0x88>)
 8002c7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c82:	6413      	str	r3, [r2, #64]	; 0x40
 8002c84:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <HAL_I2C_MspInit+0x88>)
 8002c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002c90:	bf00      	nop
 8002c92:	3728      	adds	r7, #40	; 0x28
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	40005400 	.word	0x40005400
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40020400 	.word	0x40020400

08002ca4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a15      	ldr	r2, [pc, #84]	; (8002d08 <HAL_TIM_Base_MspInit+0x64>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d10e      	bne.n	8002cd4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	4b14      	ldr	r3, [pc, #80]	; (8002d0c <HAL_TIM_Base_MspInit+0x68>)
 8002cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cbe:	4a13      	ldr	r2, [pc, #76]	; (8002d0c <HAL_TIM_Base_MspInit+0x68>)
 8002cc0:	f043 0301 	orr.w	r3, r3, #1
 8002cc4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cc6:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <HAL_TIM_Base_MspInit+0x68>)
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002cd2:	e012      	b.n	8002cfa <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cdc:	d10d      	bne.n	8002cfa <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	4b0a      	ldr	r3, [pc, #40]	; (8002d0c <HAL_TIM_Base_MspInit+0x68>)
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	4a09      	ldr	r2, [pc, #36]	; (8002d0c <HAL_TIM_Base_MspInit+0x68>)
 8002ce8:	f043 0301 	orr.w	r3, r3, #1
 8002cec:	6413      	str	r3, [r2, #64]	; 0x40
 8002cee:	4b07      	ldr	r3, [pc, #28]	; (8002d0c <HAL_TIM_Base_MspInit+0x68>)
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	60bb      	str	r3, [r7, #8]
 8002cf8:	68bb      	ldr	r3, [r7, #8]
}
 8002cfa:	bf00      	nop
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	40010000 	.word	0x40010000
 8002d0c:	40023800 	.word	0x40023800

08002d10 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08a      	sub	sp, #40	; 0x28
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	f107 0314 	add.w	r3, r7, #20
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
 8002d26:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a19      	ldr	r2, [pc, #100]	; (8002d94 <HAL_TIM_Encoder_MspInit+0x84>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d12b      	bne.n	8002d8a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	613b      	str	r3, [r7, #16]
 8002d36:	4b18      	ldr	r3, [pc, #96]	; (8002d98 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3a:	4a17      	ldr	r2, [pc, #92]	; (8002d98 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d3c:	f043 0302 	orr.w	r3, r3, #2
 8002d40:	6413      	str	r3, [r2, #64]	; 0x40
 8002d42:	4b15      	ldr	r3, [pc, #84]	; (8002d98 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	613b      	str	r3, [r7, #16]
 8002d4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	4b11      	ldr	r3, [pc, #68]	; (8002d98 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	4a10      	ldr	r2, [pc, #64]	; (8002d98 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5e:	4b0e      	ldr	r3, [pc, #56]	; (8002d98 <HAL_TIM_Encoder_MspInit+0x88>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	60fb      	str	r3, [r7, #12]
 8002d68:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d6a:	23c0      	movs	r3, #192	; 0xc0
 8002d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d76:	2300      	movs	r3, #0
 8002d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7e:	f107 0314 	add.w	r3, r7, #20
 8002d82:	4619      	mov	r1, r3
 8002d84:	4805      	ldr	r0, [pc, #20]	; (8002d9c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002d86:	f000 ff5f 	bl	8003c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002d8a:	bf00      	nop
 8002d8c:	3728      	adds	r7, #40	; 0x28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40000400 	.word	0x40000400
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40020000 	.word	0x40020000

08002da0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b088      	sub	sp, #32
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da8:	f107 030c 	add.w	r3, r7, #12
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	605a      	str	r2, [r3, #4]
 8002db2:	609a      	str	r2, [r3, #8]
 8002db4:	60da      	str	r2, [r3, #12]
 8002db6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a12      	ldr	r2, [pc, #72]	; (8002e08 <HAL_TIM_MspPostInit+0x68>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d11e      	bne.n	8002e00 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	4b11      	ldr	r3, [pc, #68]	; (8002e0c <HAL_TIM_MspPostInit+0x6c>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	4a10      	ldr	r2, [pc, #64]	; (8002e0c <HAL_TIM_MspPostInit+0x6c>)
 8002dcc:	f043 0301 	orr.w	r3, r3, #1
 8002dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8002dd2:	4b0e      	ldr	r3, [pc, #56]	; (8002e0c <HAL_TIM_MspPostInit+0x6c>)
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	60bb      	str	r3, [r7, #8]
 8002ddc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002dde:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002de2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de4:	2302      	movs	r3, #2
 8002de6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de8:	2300      	movs	r3, #0
 8002dea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dec:	2300      	movs	r3, #0
 8002dee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002df0:	2301      	movs	r3, #1
 8002df2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df4:	f107 030c 	add.w	r3, r7, #12
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4805      	ldr	r0, [pc, #20]	; (8002e10 <HAL_TIM_MspPostInit+0x70>)
 8002dfc:	f000 ff24 	bl	8003c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002e00:	bf00      	nop
 8002e02:	3720      	adds	r7, #32
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40010000 	.word	0x40010000
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	40020000 	.word	0x40020000

08002e14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08a      	sub	sp, #40	; 0x28
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e1c:	f107 0314 	add.w	r3, r7, #20
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	605a      	str	r2, [r3, #4]
 8002e26:	609a      	str	r2, [r3, #8]
 8002e28:	60da      	str	r2, [r3, #12]
 8002e2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a4c      	ldr	r2, [pc, #304]	; (8002f64 <HAL_UART_MspInit+0x150>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	f040 8091 	bne.w	8002f5a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e38:	2300      	movs	r3, #0
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	4b4a      	ldr	r3, [pc, #296]	; (8002f68 <HAL_UART_MspInit+0x154>)
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	4a49      	ldr	r2, [pc, #292]	; (8002f68 <HAL_UART_MspInit+0x154>)
 8002e42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e46:	6413      	str	r3, [r2, #64]	; 0x40
 8002e48:	4b47      	ldr	r3, [pc, #284]	; (8002f68 <HAL_UART_MspInit+0x154>)
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e50:	613b      	str	r3, [r7, #16]
 8002e52:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e54:	2300      	movs	r3, #0
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	4b43      	ldr	r3, [pc, #268]	; (8002f68 <HAL_UART_MspInit+0x154>)
 8002e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5c:	4a42      	ldr	r2, [pc, #264]	; (8002f68 <HAL_UART_MspInit+0x154>)
 8002e5e:	f043 0301 	orr.w	r3, r3, #1
 8002e62:	6313      	str	r3, [r2, #48]	; 0x30
 8002e64:	4b40      	ldr	r3, [pc, #256]	; (8002f68 <HAL_UART_MspInit+0x154>)
 8002e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e70:	230c      	movs	r3, #12
 8002e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e74:	2302      	movs	r3, #2
 8002e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e80:	2307      	movs	r3, #7
 8002e82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e84:	f107 0314 	add.w	r3, r7, #20
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4838      	ldr	r0, [pc, #224]	; (8002f6c <HAL_UART_MspInit+0x158>)
 8002e8c:	f000 fedc 	bl	8003c48 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002e90:	4b37      	ldr	r3, [pc, #220]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002e92:	4a38      	ldr	r2, [pc, #224]	; (8002f74 <HAL_UART_MspInit+0x160>)
 8002e94:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002e96:	4b36      	ldr	r3, [pc, #216]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002e98:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e9c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e9e:	4b34      	ldr	r3, [pc, #208]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ea4:	4b32      	ldr	r3, [pc, #200]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002eaa:	4b31      	ldr	r3, [pc, #196]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002eac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002eb0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eb2:	4b2f      	ldr	r3, [pc, #188]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002eb8:	4b2d      	ldr	r3, [pc, #180]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002ebe:	4b2c      	ldr	r3, [pc, #176]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002ec0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ec4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ec6:	4b2a      	ldr	r3, [pc, #168]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ecc:	4b28      	ldr	r3, [pc, #160]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002ed2:	4827      	ldr	r0, [pc, #156]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002ed4:	f000 fab6 	bl	8003444 <HAL_DMA_Init>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002ede:	f7ff fe6b 	bl	8002bb8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a22      	ldr	r2, [pc, #136]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002ee6:	639a      	str	r2, [r3, #56]	; 0x38
 8002ee8:	4a21      	ldr	r2, [pc, #132]	; (8002f70 <HAL_UART_MspInit+0x15c>)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002eee:	4b22      	ldr	r3, [pc, #136]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002ef0:	4a22      	ldr	r2, [pc, #136]	; (8002f7c <HAL_UART_MspInit+0x168>)
 8002ef2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002ef4:	4b20      	ldr	r3, [pc, #128]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002ef6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002efa:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002efc:	4b1e      	ldr	r3, [pc, #120]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002efe:	2240      	movs	r2, #64	; 0x40
 8002f00:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f02:	4b1d      	ldr	r3, [pc, #116]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f08:	4b1b      	ldr	r3, [pc, #108]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f0e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f10:	4b19      	ldr	r3, [pc, #100]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f16:	4b18      	ldr	r3, [pc, #96]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002f1c:	4b16      	ldr	r3, [pc, #88]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f22:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f28:	4b13      	ldr	r3, [pc, #76]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002f2e:	4812      	ldr	r0, [pc, #72]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f30:	f000 fa88 	bl	8003444 <HAL_DMA_Init>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8002f3a:	f7ff fe3d 	bl	8002bb8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a0d      	ldr	r2, [pc, #52]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f42:	635a      	str	r2, [r3, #52]	; 0x34
 8002f44:	4a0c      	ldr	r2, [pc, #48]	; (8002f78 <HAL_UART_MspInit+0x164>)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	2026      	movs	r0, #38	; 0x26
 8002f50:	f000 fa41 	bl	80033d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f54:	2026      	movs	r0, #38	; 0x26
 8002f56:	f000 fa5a 	bl	800340e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f5a:	bf00      	nop
 8002f5c:	3728      	adds	r7, #40	; 0x28
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	40004400 	.word	0x40004400
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	40020000 	.word	0x40020000
 8002f70:	20000224 	.word	0x20000224
 8002f74:	40026088 	.word	0x40026088
 8002f78:	20000284 	.word	0x20000284
 8002f7c:	400260a0 	.word	0x400260a0

08002f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f84:	e7fe      	b.n	8002f84 <NMI_Handler+0x4>

08002f86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f86:	b480      	push	{r7}
 8002f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f8a:	e7fe      	b.n	8002f8a <HardFault_Handler+0x4>

08002f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f90:	e7fe      	b.n	8002f90 <MemManage_Handler+0x4>

08002f92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f92:	b480      	push	{r7}
 8002f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f96:	e7fe      	b.n	8002f96 <BusFault_Handler+0x4>

08002f98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f9c:	e7fe      	b.n	8002f9c <UsageFault_Handler+0x4>

08002f9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fb0:	bf00      	nop
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fbe:	bf00      	nop
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fcc:	f000 f8e4 	bl	8003198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fd0:	bf00      	nop
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002fd8:	4802      	ldr	r0, [pc, #8]	; (8002fe4 <DMA1_Stream5_IRQHandler+0x10>)
 8002fda:	f000 fbcb 	bl	8003774 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002fde:	bf00      	nop
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000224 	.word	0x20000224

08002fe8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002fec:	4802      	ldr	r0, [pc, #8]	; (8002ff8 <DMA1_Stream6_IRQHandler+0x10>)
 8002fee:	f000 fbc1 	bl	8003774 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002ff2:	bf00      	nop
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20000284 	.word	0x20000284

08002ffc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003000:	4802      	ldr	r0, [pc, #8]	; (800300c <USART2_IRQHandler+0x10>)
 8003002:	f003 fa17 	bl	8006434 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003006:	bf00      	nop
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	200001e0 	.word	0x200001e0

08003010 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b086      	sub	sp, #24
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003018:	4a14      	ldr	r2, [pc, #80]	; (800306c <_sbrk+0x5c>)
 800301a:	4b15      	ldr	r3, [pc, #84]	; (8003070 <_sbrk+0x60>)
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003024:	4b13      	ldr	r3, [pc, #76]	; (8003074 <_sbrk+0x64>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d102      	bne.n	8003032 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800302c:	4b11      	ldr	r3, [pc, #68]	; (8003074 <_sbrk+0x64>)
 800302e:	4a12      	ldr	r2, [pc, #72]	; (8003078 <_sbrk+0x68>)
 8003030:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003032:	4b10      	ldr	r3, [pc, #64]	; (8003074 <_sbrk+0x64>)
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4413      	add	r3, r2
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	429a      	cmp	r2, r3
 800303e:	d207      	bcs.n	8003050 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003040:	f004 faf0 	bl	8007624 <__errno>
 8003044:	4603      	mov	r3, r0
 8003046:	220c      	movs	r2, #12
 8003048:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800304a:	f04f 33ff 	mov.w	r3, #4294967295
 800304e:	e009      	b.n	8003064 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003050:	4b08      	ldr	r3, [pc, #32]	; (8003074 <_sbrk+0x64>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003056:	4b07      	ldr	r3, [pc, #28]	; (8003074 <_sbrk+0x64>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4413      	add	r3, r2
 800305e:	4a05      	ldr	r2, [pc, #20]	; (8003074 <_sbrk+0x64>)
 8003060:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003062:	68fb      	ldr	r3, [r7, #12]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20020000 	.word	0x20020000
 8003070:	00000400 	.word	0x00000400
 8003074:	20000404 	.word	0x20000404
 8003078:	20000420 	.word	0x20000420

0800307c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003080:	4b06      	ldr	r3, [pc, #24]	; (800309c <SystemInit+0x20>)
 8003082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003086:	4a05      	ldr	r2, [pc, #20]	; (800309c <SystemInit+0x20>)
 8003088:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800308c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003090:	bf00      	nop
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	e000ed00 	.word	0xe000ed00

080030a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80030a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80030a4:	480d      	ldr	r0, [pc, #52]	; (80030dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80030a6:	490e      	ldr	r1, [pc, #56]	; (80030e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80030a8:	4a0e      	ldr	r2, [pc, #56]	; (80030e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80030aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030ac:	e002      	b.n	80030b4 <LoopCopyDataInit>

080030ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030b2:	3304      	adds	r3, #4

080030b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030b8:	d3f9      	bcc.n	80030ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ba:	4a0b      	ldr	r2, [pc, #44]	; (80030e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80030bc:	4c0b      	ldr	r4, [pc, #44]	; (80030ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80030be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030c0:	e001      	b.n	80030c6 <LoopFillZerobss>

080030c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030c4:	3204      	adds	r2, #4

080030c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030c8:	d3fb      	bcc.n	80030c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80030ca:	f7ff ffd7 	bl	800307c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030ce:	f004 faaf 	bl	8007630 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030d2:	f7fd ffcd 	bl	8001070 <main>
  bx  lr    
 80030d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80030d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80030dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030e0:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80030e4:	08007a24 	.word	0x08007a24
  ldr r2, =_sbss
 80030e8:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 80030ec:	2000041c 	.word	0x2000041c

080030f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030f0:	e7fe      	b.n	80030f0 <ADC_IRQHandler>
	...

080030f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030f8:	4b0e      	ldr	r3, [pc, #56]	; (8003134 <HAL_Init+0x40>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a0d      	ldr	r2, [pc, #52]	; (8003134 <HAL_Init+0x40>)
 80030fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003102:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003104:	4b0b      	ldr	r3, [pc, #44]	; (8003134 <HAL_Init+0x40>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a0a      	ldr	r2, [pc, #40]	; (8003134 <HAL_Init+0x40>)
 800310a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800310e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003110:	4b08      	ldr	r3, [pc, #32]	; (8003134 <HAL_Init+0x40>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a07      	ldr	r2, [pc, #28]	; (8003134 <HAL_Init+0x40>)
 8003116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800311a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800311c:	2003      	movs	r0, #3
 800311e:	f000 f94f 	bl	80033c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003122:	2000      	movs	r0, #0
 8003124:	f000 f808 	bl	8003138 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003128:	f7ff fd4c 	bl	8002bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40023c00 	.word	0x40023c00

08003138 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003140:	4b12      	ldr	r3, [pc, #72]	; (800318c <HAL_InitTick+0x54>)
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	4b12      	ldr	r3, [pc, #72]	; (8003190 <HAL_InitTick+0x58>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	4619      	mov	r1, r3
 800314a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800314e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003152:	fbb2 f3f3 	udiv	r3, r2, r3
 8003156:	4618      	mov	r0, r3
 8003158:	f000 f967 	bl	800342a <HAL_SYSTICK_Config>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e00e      	b.n	8003184 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b0f      	cmp	r3, #15
 800316a:	d80a      	bhi.n	8003182 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800316c:	2200      	movs	r2, #0
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	f04f 30ff 	mov.w	r0, #4294967295
 8003174:	f000 f92f 	bl	80033d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003178:	4a06      	ldr	r2, [pc, #24]	; (8003194 <HAL_InitTick+0x5c>)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	e000      	b.n	8003184 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
}
 8003184:	4618      	mov	r0, r3
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	20000028 	.word	0x20000028
 8003190:	20000030 	.word	0x20000030
 8003194:	2000002c 	.word	0x2000002c

08003198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800319c:	4b06      	ldr	r3, [pc, #24]	; (80031b8 <HAL_IncTick+0x20>)
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	4b06      	ldr	r3, [pc, #24]	; (80031bc <HAL_IncTick+0x24>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4413      	add	r3, r2
 80031a8:	4a04      	ldr	r2, [pc, #16]	; (80031bc <HAL_IncTick+0x24>)
 80031aa:	6013      	str	r3, [r2, #0]
}
 80031ac:	bf00      	nop
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	20000030 	.word	0x20000030
 80031bc:	20000408 	.word	0x20000408

080031c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  return uwTick;
 80031c4:	4b03      	ldr	r3, [pc, #12]	; (80031d4 <HAL_GetTick+0x14>)
 80031c6:	681b      	ldr	r3, [r3, #0]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	20000408 	.word	0x20000408

080031d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031e0:	f7ff ffee 	bl	80031c0 <HAL_GetTick>
 80031e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f0:	d005      	beq.n	80031fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031f2:	4b0a      	ldr	r3, [pc, #40]	; (800321c <HAL_Delay+0x44>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	461a      	mov	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4413      	add	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031fe:	bf00      	nop
 8003200:	f7ff ffde 	bl	80031c0 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	429a      	cmp	r2, r3
 800320e:	d8f7      	bhi.n	8003200 <HAL_Delay+0x28>
  {
  }
}
 8003210:	bf00      	nop
 8003212:	bf00      	nop
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	20000030 	.word	0x20000030

08003220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003220:	b480      	push	{r7}
 8003222:	b085      	sub	sp, #20
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003230:	4b0c      	ldr	r3, [pc, #48]	; (8003264 <__NVIC_SetPriorityGrouping+0x44>)
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003236:	68ba      	ldr	r2, [r7, #8]
 8003238:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800323c:	4013      	ands	r3, r2
 800323e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003248:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800324c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003252:	4a04      	ldr	r2, [pc, #16]	; (8003264 <__NVIC_SetPriorityGrouping+0x44>)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	60d3      	str	r3, [r2, #12]
}
 8003258:	bf00      	nop
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000ed00 	.word	0xe000ed00

08003268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800326c:	4b04      	ldr	r3, [pc, #16]	; (8003280 <__NVIC_GetPriorityGrouping+0x18>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	0a1b      	lsrs	r3, r3, #8
 8003272:	f003 0307 	and.w	r3, r3, #7
}
 8003276:	4618      	mov	r0, r3
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr
 8003280:	e000ed00 	.word	0xe000ed00

08003284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	4603      	mov	r3, r0
 800328c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800328e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003292:	2b00      	cmp	r3, #0
 8003294:	db0b      	blt.n	80032ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003296:	79fb      	ldrb	r3, [r7, #7]
 8003298:	f003 021f 	and.w	r2, r3, #31
 800329c:	4907      	ldr	r1, [pc, #28]	; (80032bc <__NVIC_EnableIRQ+0x38>)
 800329e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a2:	095b      	lsrs	r3, r3, #5
 80032a4:	2001      	movs	r0, #1
 80032a6:	fa00 f202 	lsl.w	r2, r0, r2
 80032aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032ae:	bf00      	nop
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	e000e100 	.word	0xe000e100

080032c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	6039      	str	r1, [r7, #0]
 80032ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	db0a      	blt.n	80032ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	b2da      	uxtb	r2, r3
 80032d8:	490c      	ldr	r1, [pc, #48]	; (800330c <__NVIC_SetPriority+0x4c>)
 80032da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032de:	0112      	lsls	r2, r2, #4
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	440b      	add	r3, r1
 80032e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032e8:	e00a      	b.n	8003300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	b2da      	uxtb	r2, r3
 80032ee:	4908      	ldr	r1, [pc, #32]	; (8003310 <__NVIC_SetPriority+0x50>)
 80032f0:	79fb      	ldrb	r3, [r7, #7]
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	3b04      	subs	r3, #4
 80032f8:	0112      	lsls	r2, r2, #4
 80032fa:	b2d2      	uxtb	r2, r2
 80032fc:	440b      	add	r3, r1
 80032fe:	761a      	strb	r2, [r3, #24]
}
 8003300:	bf00      	nop
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	e000e100 	.word	0xe000e100
 8003310:	e000ed00 	.word	0xe000ed00

08003314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003314:	b480      	push	{r7}
 8003316:	b089      	sub	sp, #36	; 0x24
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	f1c3 0307 	rsb	r3, r3, #7
 800332e:	2b04      	cmp	r3, #4
 8003330:	bf28      	it	cs
 8003332:	2304      	movcs	r3, #4
 8003334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	3304      	adds	r3, #4
 800333a:	2b06      	cmp	r3, #6
 800333c:	d902      	bls.n	8003344 <NVIC_EncodePriority+0x30>
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	3b03      	subs	r3, #3
 8003342:	e000      	b.n	8003346 <NVIC_EncodePriority+0x32>
 8003344:	2300      	movs	r3, #0
 8003346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003348:	f04f 32ff 	mov.w	r2, #4294967295
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43da      	mvns	r2, r3
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	401a      	ands	r2, r3
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800335c:	f04f 31ff 	mov.w	r1, #4294967295
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	fa01 f303 	lsl.w	r3, r1, r3
 8003366:	43d9      	mvns	r1, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800336c:	4313      	orrs	r3, r2
         );
}
 800336e:	4618      	mov	r0, r3
 8003370:	3724      	adds	r7, #36	; 0x24
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
	...

0800337c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3b01      	subs	r3, #1
 8003388:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800338c:	d301      	bcc.n	8003392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800338e:	2301      	movs	r3, #1
 8003390:	e00f      	b.n	80033b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003392:	4a0a      	ldr	r2, [pc, #40]	; (80033bc <SysTick_Config+0x40>)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	3b01      	subs	r3, #1
 8003398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800339a:	210f      	movs	r1, #15
 800339c:	f04f 30ff 	mov.w	r0, #4294967295
 80033a0:	f7ff ff8e 	bl	80032c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033a4:	4b05      	ldr	r3, [pc, #20]	; (80033bc <SysTick_Config+0x40>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033aa:	4b04      	ldr	r3, [pc, #16]	; (80033bc <SysTick_Config+0x40>)
 80033ac:	2207      	movs	r2, #7
 80033ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	e000e010 	.word	0xe000e010

080033c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f7ff ff29 	bl	8003220 <__NVIC_SetPriorityGrouping>
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b086      	sub	sp, #24
 80033da:	af00      	add	r7, sp, #0
 80033dc:	4603      	mov	r3, r0
 80033de:	60b9      	str	r1, [r7, #8]
 80033e0:	607a      	str	r2, [r7, #4]
 80033e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033e8:	f7ff ff3e 	bl	8003268 <__NVIC_GetPriorityGrouping>
 80033ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	6978      	ldr	r0, [r7, #20]
 80033f4:	f7ff ff8e 	bl	8003314 <NVIC_EncodePriority>
 80033f8:	4602      	mov	r2, r0
 80033fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033fe:	4611      	mov	r1, r2
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff ff5d 	bl	80032c0 <__NVIC_SetPriority>
}
 8003406:	bf00      	nop
 8003408:	3718      	adds	r7, #24
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	4603      	mov	r3, r0
 8003416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff ff31 	bl	8003284 <__NVIC_EnableIRQ>
}
 8003422:	bf00      	nop
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b082      	sub	sp, #8
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7ff ffa2 	bl	800337c <SysTick_Config>
 8003438:	4603      	mov	r3, r0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003450:	f7ff feb6 	bl	80031c0 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e099      	b.n	8003594 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0201 	bic.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003480:	e00f      	b.n	80034a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003482:	f7ff fe9d 	bl	80031c0 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b05      	cmp	r3, #5
 800348e:	d908      	bls.n	80034a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2220      	movs	r2, #32
 8003494:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2203      	movs	r2, #3
 800349a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e078      	b.n	8003594 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1e8      	bne.n	8003482 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	4b38      	ldr	r3, [pc, #224]	; (800359c <HAL_DMA_Init+0x158>)
 80034bc:	4013      	ands	r3, r2
 80034be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d107      	bne.n	800350c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003504:	4313      	orrs	r3, r2
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	4313      	orrs	r3, r2
 800350a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	f023 0307 	bic.w	r3, r3, #7
 8003522:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003528:	697a      	ldr	r2, [r7, #20]
 800352a:	4313      	orrs	r3, r2
 800352c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	2b04      	cmp	r3, #4
 8003534:	d117      	bne.n	8003566 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4313      	orrs	r3, r2
 800353e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00e      	beq.n	8003566 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 fb01 	bl	8003b50 <DMA_CheckFifoParam>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d008      	beq.n	8003566 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2240      	movs	r2, #64	; 0x40
 8003558:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003562:	2301      	movs	r3, #1
 8003564:	e016      	b.n	8003594 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 fab8 	bl	8003ae4 <DMA_CalcBaseAndBitshift>
 8003574:	4603      	mov	r3, r0
 8003576:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357c:	223f      	movs	r2, #63	; 0x3f
 800357e:	409a      	lsls	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	f010803f 	.word	0xf010803f

080035a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
 80035ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d101      	bne.n	80035c6 <HAL_DMA_Start_IT+0x26>
 80035c2:	2302      	movs	r3, #2
 80035c4:	e040      	b.n	8003648 <HAL_DMA_Start_IT+0xa8>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d12f      	bne.n	800363a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2202      	movs	r2, #2
 80035de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2200      	movs	r2, #0
 80035e6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	68b9      	ldr	r1, [r7, #8]
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f000 fa4a 	bl	8003a88 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f8:	223f      	movs	r2, #63	; 0x3f
 80035fa:	409a      	lsls	r2, r3
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0216 	orr.w	r2, r2, #22
 800360e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003614:	2b00      	cmp	r3, #0
 8003616:	d007      	beq.n	8003628 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0208 	orr.w	r2, r2, #8
 8003626:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f042 0201 	orr.w	r2, r2, #1
 8003636:	601a      	str	r2, [r3, #0]
 8003638:	e005      	b.n	8003646 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003642:	2302      	movs	r3, #2
 8003644:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003646:	7dfb      	ldrb	r3, [r7, #23]
}
 8003648:	4618      	mov	r0, r3
 800364a:	3718      	adds	r7, #24
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800365c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800365e:	f7ff fdaf 	bl	80031c0 <HAL_GetTick>
 8003662:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d008      	beq.n	8003682 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2280      	movs	r2, #128	; 0x80
 8003674:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e052      	b.n	8003728 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 0216 	bic.w	r2, r2, #22
 8003690:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	695a      	ldr	r2, [r3, #20]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036a0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d103      	bne.n	80036b2 <HAL_DMA_Abort+0x62>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d007      	beq.n	80036c2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 0208 	bic.w	r2, r2, #8
 80036c0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0201 	bic.w	r2, r2, #1
 80036d0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d2:	e013      	b.n	80036fc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036d4:	f7ff fd74 	bl	80031c0 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b05      	cmp	r3, #5
 80036e0:	d90c      	bls.n	80036fc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2220      	movs	r2, #32
 80036e6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2203      	movs	r2, #3
 80036ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e015      	b.n	8003728 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1e4      	bne.n	80036d4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370e:	223f      	movs	r2, #63	; 0x3f
 8003710:	409a      	lsls	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b02      	cmp	r3, #2
 8003742:	d004      	beq.n	800374e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2280      	movs	r2, #128	; 0x80
 8003748:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e00c      	b.n	8003768 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2205      	movs	r2, #5
 8003752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 0201 	bic.w	r2, r2, #1
 8003764:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003780:	4b8e      	ldr	r3, [pc, #568]	; (80039bc <HAL_DMA_IRQHandler+0x248>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a8e      	ldr	r2, [pc, #568]	; (80039c0 <HAL_DMA_IRQHandler+0x24c>)
 8003786:	fba2 2303 	umull	r2, r3, r2, r3
 800378a:	0a9b      	lsrs	r3, r3, #10
 800378c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003792:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800379e:	2208      	movs	r2, #8
 80037a0:	409a      	lsls	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	4013      	ands	r3, r2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d01a      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d013      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0204 	bic.w	r2, r2, #4
 80037c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037cc:	2208      	movs	r2, #8
 80037ce:	409a      	lsls	r2, r3
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037d8:	f043 0201 	orr.w	r2, r3, #1
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e4:	2201      	movs	r2, #1
 80037e6:	409a      	lsls	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4013      	ands	r3, r2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d012      	beq.n	8003816 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00b      	beq.n	8003816 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003802:	2201      	movs	r2, #1
 8003804:	409a      	lsls	r2, r3
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800380e:	f043 0202 	orr.w	r2, r3, #2
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381a:	2204      	movs	r2, #4
 800381c:	409a      	lsls	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	4013      	ands	r3, r2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d012      	beq.n	800384c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00b      	beq.n	800384c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003838:	2204      	movs	r2, #4
 800383a:	409a      	lsls	r2, r3
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003844:	f043 0204 	orr.w	r2, r3, #4
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003850:	2210      	movs	r2, #16
 8003852:	409a      	lsls	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4013      	ands	r3, r2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d043      	beq.n	80038e4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d03c      	beq.n	80038e4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386e:	2210      	movs	r2, #16
 8003870:	409a      	lsls	r2, r3
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d018      	beq.n	80038b6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d108      	bne.n	80038a4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003896:	2b00      	cmp	r3, #0
 8003898:	d024      	beq.n	80038e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	4798      	blx	r3
 80038a2:	e01f      	b.n	80038e4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d01b      	beq.n	80038e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4798      	blx	r3
 80038b4:	e016      	b.n	80038e4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d107      	bne.n	80038d4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 0208 	bic.w	r2, r2, #8
 80038d2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d003      	beq.n	80038e4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e8:	2220      	movs	r2, #32
 80038ea:	409a      	lsls	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	4013      	ands	r3, r2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 808f 	beq.w	8003a14 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0310 	and.w	r3, r3, #16
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 8087 	beq.w	8003a14 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800390a:	2220      	movs	r2, #32
 800390c:	409a      	lsls	r2, r3
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b05      	cmp	r3, #5
 800391c:	d136      	bne.n	800398c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0216 	bic.w	r2, r2, #22
 800392c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	695a      	ldr	r2, [r3, #20]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800393c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	2b00      	cmp	r3, #0
 8003944:	d103      	bne.n	800394e <HAL_DMA_IRQHandler+0x1da>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800394a:	2b00      	cmp	r3, #0
 800394c:	d007      	beq.n	800395e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f022 0208 	bic.w	r2, r2, #8
 800395c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003962:	223f      	movs	r2, #63	; 0x3f
 8003964:	409a      	lsls	r2, r3
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800397e:	2b00      	cmp	r3, #0
 8003980:	d07e      	beq.n	8003a80 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	4798      	blx	r3
        }
        return;
 800398a:	e079      	b.n	8003a80 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d01d      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10d      	bne.n	80039c4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d031      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	4798      	blx	r3
 80039b8:	e02c      	b.n	8003a14 <HAL_DMA_IRQHandler+0x2a0>
 80039ba:	bf00      	nop
 80039bc:	20000028 	.word	0x20000028
 80039c0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d023      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	4798      	blx	r3
 80039d4:	e01e      	b.n	8003a14 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10f      	bne.n	8003a04 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f022 0210 	bic.w	r2, r2, #16
 80039f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d032      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d022      	beq.n	8003a6e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2205      	movs	r2, #5
 8003a2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 0201 	bic.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	3301      	adds	r3, #1
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	697a      	ldr	r2, [r7, #20]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d307      	bcc.n	8003a5c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1f2      	bne.n	8003a40 <HAL_DMA_IRQHandler+0x2cc>
 8003a5a:	e000      	b.n	8003a5e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a5c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2201      	movs	r2, #1
 8003a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d005      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	4798      	blx	r3
 8003a7e:	e000      	b.n	8003a82 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a80:	bf00      	nop
    }
  }
}
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
 8003a94:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003aa4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	2b40      	cmp	r3, #64	; 0x40
 8003ab4:	d108      	bne.n	8003ac8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ac6:	e007      	b.n	8003ad8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68ba      	ldr	r2, [r7, #8]
 8003ace:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	60da      	str	r2, [r3, #12]
}
 8003ad8:	bf00      	nop
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	3b10      	subs	r3, #16
 8003af4:	4a14      	ldr	r2, [pc, #80]	; (8003b48 <DMA_CalcBaseAndBitshift+0x64>)
 8003af6:	fba2 2303 	umull	r2, r3, r2, r3
 8003afa:	091b      	lsrs	r3, r3, #4
 8003afc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003afe:	4a13      	ldr	r2, [pc, #76]	; (8003b4c <DMA_CalcBaseAndBitshift+0x68>)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	4413      	add	r3, r2
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	461a      	mov	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2b03      	cmp	r3, #3
 8003b10:	d909      	bls.n	8003b26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b1a:	f023 0303 	bic.w	r3, r3, #3
 8003b1e:	1d1a      	adds	r2, r3, #4
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	659a      	str	r2, [r3, #88]	; 0x58
 8003b24:	e007      	b.n	8003b36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b2e:	f023 0303 	bic.w	r3, r3, #3
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	aaaaaaab 	.word	0xaaaaaaab
 8003b4c:	08007a0c 	.word	0x08007a0c

08003b50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d11f      	bne.n	8003baa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d856      	bhi.n	8003c1e <DMA_CheckFifoParam+0xce>
 8003b70:	a201      	add	r2, pc, #4	; (adr r2, 8003b78 <DMA_CheckFifoParam+0x28>)
 8003b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b76:	bf00      	nop
 8003b78:	08003b89 	.word	0x08003b89
 8003b7c:	08003b9b 	.word	0x08003b9b
 8003b80:	08003b89 	.word	0x08003b89
 8003b84:	08003c1f 	.word	0x08003c1f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d046      	beq.n	8003c22 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b98:	e043      	b.n	8003c22 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ba2:	d140      	bne.n	8003c26 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ba8:	e03d      	b.n	8003c26 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bb2:	d121      	bne.n	8003bf8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	d837      	bhi.n	8003c2a <DMA_CheckFifoParam+0xda>
 8003bba:	a201      	add	r2, pc, #4	; (adr r2, 8003bc0 <DMA_CheckFifoParam+0x70>)
 8003bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc0:	08003bd1 	.word	0x08003bd1
 8003bc4:	08003bd7 	.word	0x08003bd7
 8003bc8:	08003bd1 	.word	0x08003bd1
 8003bcc:	08003be9 	.word	0x08003be9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bd4:	e030      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d025      	beq.n	8003c2e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be6:	e022      	b.n	8003c2e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bf0:	d11f      	bne.n	8003c32 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003bf6:	e01c      	b.n	8003c32 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d903      	bls.n	8003c06 <DMA_CheckFifoParam+0xb6>
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d003      	beq.n	8003c0c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c04:	e018      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	73fb      	strb	r3, [r7, #15]
      break;
 8003c0a:	e015      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00e      	beq.n	8003c36 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c1c:	e00b      	b.n	8003c36 <DMA_CheckFifoParam+0xe6>
      break;
 8003c1e:	bf00      	nop
 8003c20:	e00a      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c22:	bf00      	nop
 8003c24:	e008      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c26:	bf00      	nop
 8003c28:	e006      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c2a:	bf00      	nop
 8003c2c:	e004      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c2e:	bf00      	nop
 8003c30:	e002      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c32:	bf00      	nop
 8003c34:	e000      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c36:	bf00      	nop
    }
  } 
  
  return status; 
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop

08003c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b089      	sub	sp, #36	; 0x24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c56:	2300      	movs	r3, #0
 8003c58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c5e:	2300      	movs	r3, #0
 8003c60:	61fb      	str	r3, [r7, #28]
 8003c62:	e159      	b.n	8003f18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c64:	2201      	movs	r2, #1
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	4013      	ands	r3, r2
 8003c76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	f040 8148 	bne.w	8003f12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f003 0303 	and.w	r3, r3, #3
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d005      	beq.n	8003c9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d130      	bne.n	8003cfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	2203      	movs	r2, #3
 8003ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8003caa:	43db      	mvns	r3, r3
 8003cac:	69ba      	ldr	r2, [r7, #24]
 8003cae:	4013      	ands	r3, r2
 8003cb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	68da      	ldr	r2, [r3, #12]
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	43db      	mvns	r3, r3
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	091b      	lsrs	r3, r3, #4
 8003ce6:	f003 0201 	and.w	r2, r3, #1
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f003 0303 	and.w	r3, r3, #3
 8003d04:	2b03      	cmp	r3, #3
 8003d06:	d017      	beq.n	8003d38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	2203      	movs	r2, #3
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	43db      	mvns	r3, r3
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	689a      	ldr	r2, [r3, #8]
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f003 0303 	and.w	r3, r3, #3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d123      	bne.n	8003d8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	08da      	lsrs	r2, r3, #3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3208      	adds	r2, #8
 8003d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	220f      	movs	r2, #15
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	43db      	mvns	r3, r3
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	4013      	ands	r3, r2
 8003d66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	691a      	ldr	r2, [r3, #16]
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f003 0307 	and.w	r3, r3, #7
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	69ba      	ldr	r2, [r7, #24]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	08da      	lsrs	r2, r3, #3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3208      	adds	r2, #8
 8003d86:	69b9      	ldr	r1, [r7, #24]
 8003d88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	2203      	movs	r2, #3
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f003 0203 	and.w	r2, r3, #3
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	69ba      	ldr	r2, [r7, #24]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f000 80a2 	beq.w	8003f12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dce:	2300      	movs	r3, #0
 8003dd0:	60fb      	str	r3, [r7, #12]
 8003dd2:	4b57      	ldr	r3, [pc, #348]	; (8003f30 <HAL_GPIO_Init+0x2e8>)
 8003dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd6:	4a56      	ldr	r2, [pc, #344]	; (8003f30 <HAL_GPIO_Init+0x2e8>)
 8003dd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8003dde:	4b54      	ldr	r3, [pc, #336]	; (8003f30 <HAL_GPIO_Init+0x2e8>)
 8003de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dea:	4a52      	ldr	r2, [pc, #328]	; (8003f34 <HAL_GPIO_Init+0x2ec>)
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	089b      	lsrs	r3, r3, #2
 8003df0:	3302      	adds	r3, #2
 8003df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	f003 0303 	and.w	r3, r3, #3
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	220f      	movs	r2, #15
 8003e02:	fa02 f303 	lsl.w	r3, r2, r3
 8003e06:	43db      	mvns	r3, r3
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a49      	ldr	r2, [pc, #292]	; (8003f38 <HAL_GPIO_Init+0x2f0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d019      	beq.n	8003e4a <HAL_GPIO_Init+0x202>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a48      	ldr	r2, [pc, #288]	; (8003f3c <HAL_GPIO_Init+0x2f4>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d013      	beq.n	8003e46 <HAL_GPIO_Init+0x1fe>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a47      	ldr	r2, [pc, #284]	; (8003f40 <HAL_GPIO_Init+0x2f8>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d00d      	beq.n	8003e42 <HAL_GPIO_Init+0x1fa>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a46      	ldr	r2, [pc, #280]	; (8003f44 <HAL_GPIO_Init+0x2fc>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d007      	beq.n	8003e3e <HAL_GPIO_Init+0x1f6>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a45      	ldr	r2, [pc, #276]	; (8003f48 <HAL_GPIO_Init+0x300>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d101      	bne.n	8003e3a <HAL_GPIO_Init+0x1f2>
 8003e36:	2304      	movs	r3, #4
 8003e38:	e008      	b.n	8003e4c <HAL_GPIO_Init+0x204>
 8003e3a:	2307      	movs	r3, #7
 8003e3c:	e006      	b.n	8003e4c <HAL_GPIO_Init+0x204>
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e004      	b.n	8003e4c <HAL_GPIO_Init+0x204>
 8003e42:	2302      	movs	r3, #2
 8003e44:	e002      	b.n	8003e4c <HAL_GPIO_Init+0x204>
 8003e46:	2301      	movs	r3, #1
 8003e48:	e000      	b.n	8003e4c <HAL_GPIO_Init+0x204>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	69fa      	ldr	r2, [r7, #28]
 8003e4e:	f002 0203 	and.w	r2, r2, #3
 8003e52:	0092      	lsls	r2, r2, #2
 8003e54:	4093      	lsls	r3, r2
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e5c:	4935      	ldr	r1, [pc, #212]	; (8003f34 <HAL_GPIO_Init+0x2ec>)
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	089b      	lsrs	r3, r3, #2
 8003e62:	3302      	adds	r3, #2
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e6a:	4b38      	ldr	r3, [pc, #224]	; (8003f4c <HAL_GPIO_Init+0x304>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	43db      	mvns	r3, r3
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	4013      	ands	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e8e:	4a2f      	ldr	r2, [pc, #188]	; (8003f4c <HAL_GPIO_Init+0x304>)
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003e94:	4b2d      	ldr	r3, [pc, #180]	; (8003f4c <HAL_GPIO_Init+0x304>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	43db      	mvns	r3, r3
 8003e9e:	69ba      	ldr	r2, [r7, #24]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003eb0:	69ba      	ldr	r2, [r7, #24]
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003eb8:	4a24      	ldr	r2, [pc, #144]	; (8003f4c <HAL_GPIO_Init+0x304>)
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ebe:	4b23      	ldr	r3, [pc, #140]	; (8003f4c <HAL_GPIO_Init+0x304>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ee2:	4a1a      	ldr	r2, [pc, #104]	; (8003f4c <HAL_GPIO_Init+0x304>)
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ee8:	4b18      	ldr	r3, [pc, #96]	; (8003f4c <HAL_GPIO_Init+0x304>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	43db      	mvns	r3, r3
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d003      	beq.n	8003f0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f0c:	4a0f      	ldr	r2, [pc, #60]	; (8003f4c <HAL_GPIO_Init+0x304>)
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	3301      	adds	r3, #1
 8003f16:	61fb      	str	r3, [r7, #28]
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	2b0f      	cmp	r3, #15
 8003f1c:	f67f aea2 	bls.w	8003c64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003f20:	bf00      	nop
 8003f22:	bf00      	nop
 8003f24:	3724      	adds	r7, #36	; 0x24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	40023800 	.word	0x40023800
 8003f34:	40013800 	.word	0x40013800
 8003f38:	40020000 	.word	0x40020000
 8003f3c:	40020400 	.word	0x40020400
 8003f40:	40020800 	.word	0x40020800
 8003f44:	40020c00 	.word	0x40020c00
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40013c00 	.word	0x40013c00

08003f50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	887b      	ldrh	r3, [r7, #2]
 8003f62:	4013      	ands	r3, r2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d002      	beq.n	8003f6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	73fb      	strb	r3, [r7, #15]
 8003f6c:	e001      	b.n	8003f72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3714      	adds	r7, #20
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	460b      	mov	r3, r1
 8003f8a:	807b      	strh	r3, [r7, #2]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f90:	787b      	ldrb	r3, [r7, #1]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d003      	beq.n	8003f9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f96:	887a      	ldrh	r2, [r7, #2]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f9c:	e003      	b.n	8003fa6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f9e:	887b      	ldrh	r3, [r7, #2]
 8003fa0:	041a      	lsls	r2, r3, #16
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	619a      	str	r2, [r3, #24]
}
 8003fa6:	bf00      	nop
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
	...

08003fb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e12b      	b.n	800421e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d106      	bne.n	8003fe0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f7fe fe1a 	bl	8002c14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2224      	movs	r2, #36	; 0x24
 8003fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0201 	bic.w	r2, r2, #1
 8003ff6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004006:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004016:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004018:	f001 f888 	bl	800512c <HAL_RCC_GetPCLK1Freq>
 800401c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	4a81      	ldr	r2, [pc, #516]	; (8004228 <HAL_I2C_Init+0x274>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d807      	bhi.n	8004038 <HAL_I2C_Init+0x84>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4a80      	ldr	r2, [pc, #512]	; (800422c <HAL_I2C_Init+0x278>)
 800402c:	4293      	cmp	r3, r2
 800402e:	bf94      	ite	ls
 8004030:	2301      	movls	r3, #1
 8004032:	2300      	movhi	r3, #0
 8004034:	b2db      	uxtb	r3, r3
 8004036:	e006      	b.n	8004046 <HAL_I2C_Init+0x92>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	4a7d      	ldr	r2, [pc, #500]	; (8004230 <HAL_I2C_Init+0x27c>)
 800403c:	4293      	cmp	r3, r2
 800403e:	bf94      	ite	ls
 8004040:	2301      	movls	r3, #1
 8004042:	2300      	movhi	r3, #0
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e0e7      	b.n	800421e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	4a78      	ldr	r2, [pc, #480]	; (8004234 <HAL_I2C_Init+0x280>)
 8004052:	fba2 2303 	umull	r2, r3, r2, r3
 8004056:	0c9b      	lsrs	r3, r3, #18
 8004058:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	430a      	orrs	r2, r1
 800406c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6a1b      	ldr	r3, [r3, #32]
 8004074:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	4a6a      	ldr	r2, [pc, #424]	; (8004228 <HAL_I2C_Init+0x274>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d802      	bhi.n	8004088 <HAL_I2C_Init+0xd4>
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	3301      	adds	r3, #1
 8004086:	e009      	b.n	800409c <HAL_I2C_Init+0xe8>
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800408e:	fb02 f303 	mul.w	r3, r2, r3
 8004092:	4a69      	ldr	r2, [pc, #420]	; (8004238 <HAL_I2C_Init+0x284>)
 8004094:	fba2 2303 	umull	r2, r3, r2, r3
 8004098:	099b      	lsrs	r3, r3, #6
 800409a:	3301      	adds	r3, #1
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6812      	ldr	r2, [r2, #0]
 80040a0:	430b      	orrs	r3, r1
 80040a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80040ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	495c      	ldr	r1, [pc, #368]	; (8004228 <HAL_I2C_Init+0x274>)
 80040b8:	428b      	cmp	r3, r1
 80040ba:	d819      	bhi.n	80040f0 <HAL_I2C_Init+0x13c>
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	1e59      	subs	r1, r3, #1
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80040ca:	1c59      	adds	r1, r3, #1
 80040cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80040d0:	400b      	ands	r3, r1
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <HAL_I2C_Init+0x138>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	1e59      	subs	r1, r3, #1
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	005b      	lsls	r3, r3, #1
 80040e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80040e4:	3301      	adds	r3, #1
 80040e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ea:	e051      	b.n	8004190 <HAL_I2C_Init+0x1dc>
 80040ec:	2304      	movs	r3, #4
 80040ee:	e04f      	b.n	8004190 <HAL_I2C_Init+0x1dc>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d111      	bne.n	800411c <HAL_I2C_Init+0x168>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	1e58      	subs	r0, r3, #1
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6859      	ldr	r1, [r3, #4]
 8004100:	460b      	mov	r3, r1
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	440b      	add	r3, r1
 8004106:	fbb0 f3f3 	udiv	r3, r0, r3
 800410a:	3301      	adds	r3, #1
 800410c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004110:	2b00      	cmp	r3, #0
 8004112:	bf0c      	ite	eq
 8004114:	2301      	moveq	r3, #1
 8004116:	2300      	movne	r3, #0
 8004118:	b2db      	uxtb	r3, r3
 800411a:	e012      	b.n	8004142 <HAL_I2C_Init+0x18e>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	1e58      	subs	r0, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6859      	ldr	r1, [r3, #4]
 8004124:	460b      	mov	r3, r1
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	440b      	add	r3, r1
 800412a:	0099      	lsls	r1, r3, #2
 800412c:	440b      	add	r3, r1
 800412e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004132:	3301      	adds	r3, #1
 8004134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004138:	2b00      	cmp	r3, #0
 800413a:	bf0c      	ite	eq
 800413c:	2301      	moveq	r3, #1
 800413e:	2300      	movne	r3, #0
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_I2C_Init+0x196>
 8004146:	2301      	movs	r3, #1
 8004148:	e022      	b.n	8004190 <HAL_I2C_Init+0x1dc>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10e      	bne.n	8004170 <HAL_I2C_Init+0x1bc>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	1e58      	subs	r0, r3, #1
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6859      	ldr	r1, [r3, #4]
 800415a:	460b      	mov	r3, r1
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	440b      	add	r3, r1
 8004160:	fbb0 f3f3 	udiv	r3, r0, r3
 8004164:	3301      	adds	r3, #1
 8004166:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800416a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800416e:	e00f      	b.n	8004190 <HAL_I2C_Init+0x1dc>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	1e58      	subs	r0, r3, #1
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6859      	ldr	r1, [r3, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	0099      	lsls	r1, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	fbb0 f3f3 	udiv	r3, r0, r3
 8004186:	3301      	adds	r3, #1
 8004188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800418c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004190:	6879      	ldr	r1, [r7, #4]
 8004192:	6809      	ldr	r1, [r1, #0]
 8004194:	4313      	orrs	r3, r2
 8004196:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69da      	ldr	r2, [r3, #28]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	430a      	orrs	r2, r1
 80041b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80041be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6911      	ldr	r1, [r2, #16]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	68d2      	ldr	r2, [r2, #12]
 80041ca:	4311      	orrs	r1, r2
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6812      	ldr	r2, [r2, #0]
 80041d0:	430b      	orrs	r3, r1
 80041d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	695a      	ldr	r2, [r3, #20]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	431a      	orrs	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	430a      	orrs	r2, r1
 80041ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f042 0201 	orr.w	r2, r2, #1
 80041fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2220      	movs	r2, #32
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	000186a0 	.word	0x000186a0
 800422c:	001e847f 	.word	0x001e847f
 8004230:	003d08ff 	.word	0x003d08ff
 8004234:	431bde83 	.word	0x431bde83
 8004238:	10624dd3 	.word	0x10624dd3

0800423c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b088      	sub	sp, #32
 8004240:	af02      	add	r7, sp, #8
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	607a      	str	r2, [r7, #4]
 8004246:	461a      	mov	r2, r3
 8004248:	460b      	mov	r3, r1
 800424a:	817b      	strh	r3, [r7, #10]
 800424c:	4613      	mov	r3, r2
 800424e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004250:	f7fe ffb6 	bl	80031c0 <HAL_GetTick>
 8004254:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b20      	cmp	r3, #32
 8004260:	f040 80e0 	bne.w	8004424 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	2319      	movs	r3, #25
 800426a:	2201      	movs	r2, #1
 800426c:	4970      	ldr	r1, [pc, #448]	; (8004430 <HAL_I2C_Master_Transmit+0x1f4>)
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f000 f964 	bl	800453c <I2C_WaitOnFlagUntilTimeout>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800427a:	2302      	movs	r3, #2
 800427c:	e0d3      	b.n	8004426 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004284:	2b01      	cmp	r3, #1
 8004286:	d101      	bne.n	800428c <HAL_I2C_Master_Transmit+0x50>
 8004288:	2302      	movs	r3, #2
 800428a:	e0cc      	b.n	8004426 <HAL_I2C_Master_Transmit+0x1ea>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d007      	beq.n	80042b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f042 0201 	orr.w	r2, r2, #1
 80042b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2221      	movs	r2, #33	; 0x21
 80042c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2210      	movs	r2, #16
 80042ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	893a      	ldrh	r2, [r7, #8]
 80042e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	4a50      	ldr	r2, [pc, #320]	; (8004434 <HAL_I2C_Master_Transmit+0x1f8>)
 80042f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80042f4:	8979      	ldrh	r1, [r7, #10]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	6a3a      	ldr	r2, [r7, #32]
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f000 f89c 	bl	8004438 <I2C_MasterRequestWrite>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e08d      	b.n	8004426 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800430a:	2300      	movs	r3, #0
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	613b      	str	r3, [r7, #16]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	613b      	str	r3, [r7, #16]
 800431e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004320:	e066      	b.n	80043f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	6a39      	ldr	r1, [r7, #32]
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f000 f9de 	bl	80046e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00d      	beq.n	800434e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004336:	2b04      	cmp	r3, #4
 8004338:	d107      	bne.n	800434a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004348:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e06b      	b.n	8004426 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	781a      	ldrb	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435e:	1c5a      	adds	r2, r3, #1
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	f003 0304 	and.w	r3, r3, #4
 8004388:	2b04      	cmp	r3, #4
 800438a:	d11b      	bne.n	80043c4 <HAL_I2C_Master_Transmit+0x188>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004390:	2b00      	cmp	r3, #0
 8004392:	d017      	beq.n	80043c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004398:	781a      	ldrb	r2, [r3, #0]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a4:	1c5a      	adds	r2, r3, #1
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043bc:	3b01      	subs	r3, #1
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043c4:	697a      	ldr	r2, [r7, #20]
 80043c6:	6a39      	ldr	r1, [r7, #32]
 80043c8:	68f8      	ldr	r0, [r7, #12]
 80043ca:	f000 f9ce 	bl	800476a <I2C_WaitOnBTFFlagUntilTimeout>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00d      	beq.n	80043f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d8:	2b04      	cmp	r3, #4
 80043da:	d107      	bne.n	80043ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e01a      	b.n	8004426 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d194      	bne.n	8004322 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004406:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2220      	movs	r2, #32
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004420:	2300      	movs	r3, #0
 8004422:	e000      	b.n	8004426 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004424:	2302      	movs	r3, #2
  }
}
 8004426:	4618      	mov	r0, r3
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	00100002 	.word	0x00100002
 8004434:	ffff0000 	.word	0xffff0000

08004438 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b088      	sub	sp, #32
 800443c:	af02      	add	r7, sp, #8
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	607a      	str	r2, [r7, #4]
 8004442:	603b      	str	r3, [r7, #0]
 8004444:	460b      	mov	r3, r1
 8004446:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2b08      	cmp	r3, #8
 8004452:	d006      	beq.n	8004462 <I2C_MasterRequestWrite+0x2a>
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d003      	beq.n	8004462 <I2C_MasterRequestWrite+0x2a>
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004460:	d108      	bne.n	8004474 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	e00b      	b.n	800448c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004478:	2b12      	cmp	r3, #18
 800447a:	d107      	bne.n	800448c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800448a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	9300      	str	r3, [sp, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 f84f 	bl	800453c <I2C_WaitOnFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00d      	beq.n	80044c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044b2:	d103      	bne.n	80044bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044ba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e035      	b.n	800452c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044c8:	d108      	bne.n	80044dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044ca:	897b      	ldrh	r3, [r7, #10]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	461a      	mov	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044d8:	611a      	str	r2, [r3, #16]
 80044da:	e01b      	b.n	8004514 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80044dc:	897b      	ldrh	r3, [r7, #10]
 80044de:	11db      	asrs	r3, r3, #7
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	f003 0306 	and.w	r3, r3, #6
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	f063 030f 	orn	r3, r3, #15
 80044ec:	b2da      	uxtb	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	490e      	ldr	r1, [pc, #56]	; (8004534 <I2C_MasterRequestWrite+0xfc>)
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 f875 	bl	80045ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e010      	b.n	800452c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800450a:	897b      	ldrh	r3, [r7, #10]
 800450c:	b2da      	uxtb	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	687a      	ldr	r2, [r7, #4]
 8004518:	4907      	ldr	r1, [pc, #28]	; (8004538 <I2C_MasterRequestWrite+0x100>)
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 f865 	bl	80045ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e000      	b.n	800452c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3718      	adds	r7, #24
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	00010008 	.word	0x00010008
 8004538:	00010002 	.word	0x00010002

0800453c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	603b      	str	r3, [r7, #0]
 8004548:	4613      	mov	r3, r2
 800454a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800454c:	e025      	b.n	800459a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004554:	d021      	beq.n	800459a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004556:	f7fe fe33 	bl	80031c0 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	429a      	cmp	r2, r3
 8004564:	d302      	bcc.n	800456c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d116      	bne.n	800459a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2220      	movs	r2, #32
 8004576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004586:	f043 0220 	orr.w	r2, r3, #32
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e023      	b.n	80045e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	0c1b      	lsrs	r3, r3, #16
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d10d      	bne.n	80045c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	43da      	mvns	r2, r3
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	4013      	ands	r3, r2
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	bf0c      	ite	eq
 80045b6:	2301      	moveq	r3, #1
 80045b8:	2300      	movne	r3, #0
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	461a      	mov	r2, r3
 80045be:	e00c      	b.n	80045da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	43da      	mvns	r2, r3
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	4013      	ands	r3, r2
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	bf0c      	ite	eq
 80045d2:	2301      	moveq	r3, #1
 80045d4:	2300      	movne	r3, #0
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	461a      	mov	r2, r3
 80045da:	79fb      	ldrb	r3, [r7, #7]
 80045dc:	429a      	cmp	r2, r3
 80045de:	d0b6      	beq.n	800454e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b084      	sub	sp, #16
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	607a      	str	r2, [r7, #4]
 80045f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045f8:	e051      	b.n	800469e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004608:	d123      	bne.n	8004652 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004618:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004622:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463e:	f043 0204 	orr.w	r2, r3, #4
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e046      	b.n	80046e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004658:	d021      	beq.n	800469e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800465a:	f7fe fdb1 	bl	80031c0 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	429a      	cmp	r2, r3
 8004668:	d302      	bcc.n	8004670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d116      	bne.n	800469e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2220      	movs	r2, #32
 800467a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468a:	f043 0220 	orr.w	r2, r3, #32
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e020      	b.n	80046e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	0c1b      	lsrs	r3, r3, #16
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d10c      	bne.n	80046c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	43da      	mvns	r2, r3
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	4013      	ands	r3, r2
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	bf14      	ite	ne
 80046ba:	2301      	movne	r3, #1
 80046bc:	2300      	moveq	r3, #0
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	e00b      	b.n	80046da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	43da      	mvns	r2, r3
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	4013      	ands	r3, r2
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	bf14      	ite	ne
 80046d4:	2301      	movne	r3, #1
 80046d6:	2300      	moveq	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d18d      	bne.n	80045fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80046de:	2300      	movs	r3, #0
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046f4:	e02d      	b.n	8004752 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 f878 	bl	80047ec <I2C_IsAcknowledgeFailed>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e02d      	b.n	8004762 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800470c:	d021      	beq.n	8004752 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800470e:	f7fe fd57 	bl	80031c0 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	429a      	cmp	r2, r3
 800471c:	d302      	bcc.n	8004724 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d116      	bne.n	8004752 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2200      	movs	r2, #0
 8004728:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2220      	movs	r2, #32
 800472e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473e:	f043 0220 	orr.w	r2, r3, #32
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e007      	b.n	8004762 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800475c:	2b80      	cmp	r3, #128	; 0x80
 800475e:	d1ca      	bne.n	80046f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}

0800476a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b084      	sub	sp, #16
 800476e:	af00      	add	r7, sp, #0
 8004770:	60f8      	str	r0, [r7, #12]
 8004772:	60b9      	str	r1, [r7, #8]
 8004774:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004776:	e02d      	b.n	80047d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 f837 	bl	80047ec <I2C_IsAcknowledgeFailed>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e02d      	b.n	80047e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478e:	d021      	beq.n	80047d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004790:	f7fe fd16 	bl	80031c0 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	429a      	cmp	r2, r3
 800479e:	d302      	bcc.n	80047a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d116      	bne.n	80047d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2220      	movs	r2, #32
 80047b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c0:	f043 0220 	orr.w	r2, r3, #32
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e007      	b.n	80047e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d1ca      	bne.n	8004778 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004802:	d11b      	bne.n	800483c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800480c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2220      	movs	r2, #32
 8004818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004828:	f043 0204 	orr.w	r2, r3, #4
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e000      	b.n	800483e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
	...

0800484c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e267      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	2b00      	cmp	r3, #0
 8004868:	d075      	beq.n	8004956 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800486a:	4b88      	ldr	r3, [pc, #544]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f003 030c 	and.w	r3, r3, #12
 8004872:	2b04      	cmp	r3, #4
 8004874:	d00c      	beq.n	8004890 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004876:	4b85      	ldr	r3, [pc, #532]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800487e:	2b08      	cmp	r3, #8
 8004880:	d112      	bne.n	80048a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004882:	4b82      	ldr	r3, [pc, #520]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800488a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800488e:	d10b      	bne.n	80048a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004890:	4b7e      	ldr	r3, [pc, #504]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d05b      	beq.n	8004954 <HAL_RCC_OscConfig+0x108>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d157      	bne.n	8004954 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e242      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048b0:	d106      	bne.n	80048c0 <HAL_RCC_OscConfig+0x74>
 80048b2:	4b76      	ldr	r3, [pc, #472]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a75      	ldr	r2, [pc, #468]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048bc:	6013      	str	r3, [r2, #0]
 80048be:	e01d      	b.n	80048fc <HAL_RCC_OscConfig+0xb0>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048c8:	d10c      	bne.n	80048e4 <HAL_RCC_OscConfig+0x98>
 80048ca:	4b70      	ldr	r3, [pc, #448]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a6f      	ldr	r2, [pc, #444]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048d4:	6013      	str	r3, [r2, #0]
 80048d6:	4b6d      	ldr	r3, [pc, #436]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a6c      	ldr	r2, [pc, #432]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048e0:	6013      	str	r3, [r2, #0]
 80048e2:	e00b      	b.n	80048fc <HAL_RCC_OscConfig+0xb0>
 80048e4:	4b69      	ldr	r3, [pc, #420]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a68      	ldr	r2, [pc, #416]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ee:	6013      	str	r3, [r2, #0]
 80048f0:	4b66      	ldr	r3, [pc, #408]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a65      	ldr	r2, [pc, #404]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80048f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d013      	beq.n	800492c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004904:	f7fe fc5c 	bl	80031c0 <HAL_GetTick>
 8004908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800490c:	f7fe fc58 	bl	80031c0 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b64      	cmp	r3, #100	; 0x64
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e207      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800491e:	4b5b      	ldr	r3, [pc, #364]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d0f0      	beq.n	800490c <HAL_RCC_OscConfig+0xc0>
 800492a:	e014      	b.n	8004956 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800492c:	f7fe fc48 	bl	80031c0 <HAL_GetTick>
 8004930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004932:	e008      	b.n	8004946 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004934:	f7fe fc44 	bl	80031c0 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	2b64      	cmp	r3, #100	; 0x64
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e1f3      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004946:	4b51      	ldr	r3, [pc, #324]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1f0      	bne.n	8004934 <HAL_RCC_OscConfig+0xe8>
 8004952:	e000      	b.n	8004956 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004954:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d063      	beq.n	8004a2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004962:	4b4a      	ldr	r3, [pc, #296]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f003 030c 	and.w	r3, r3, #12
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00b      	beq.n	8004986 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800496e:	4b47      	ldr	r3, [pc, #284]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004976:	2b08      	cmp	r3, #8
 8004978:	d11c      	bne.n	80049b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800497a:	4b44      	ldr	r3, [pc, #272]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d116      	bne.n	80049b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004986:	4b41      	ldr	r3, [pc, #260]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0302 	and.w	r3, r3, #2
 800498e:	2b00      	cmp	r3, #0
 8004990:	d005      	beq.n	800499e <HAL_RCC_OscConfig+0x152>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d001      	beq.n	800499e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e1c7      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800499e:	4b3b      	ldr	r3, [pc, #236]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	00db      	lsls	r3, r3, #3
 80049ac:	4937      	ldr	r1, [pc, #220]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049b2:	e03a      	b.n	8004a2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d020      	beq.n	80049fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049bc:	4b34      	ldr	r3, [pc, #208]	; (8004a90 <HAL_RCC_OscConfig+0x244>)
 80049be:	2201      	movs	r2, #1
 80049c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c2:	f7fe fbfd 	bl	80031c0 <HAL_GetTick>
 80049c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c8:	e008      	b.n	80049dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049ca:	f7fe fbf9 	bl	80031c0 <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d901      	bls.n	80049dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e1a8      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049dc:	4b2b      	ldr	r3, [pc, #172]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d0f0      	beq.n	80049ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049e8:	4b28      	ldr	r3, [pc, #160]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	4925      	ldr	r1, [pc, #148]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	600b      	str	r3, [r1, #0]
 80049fc:	e015      	b.n	8004a2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049fe:	4b24      	ldr	r3, [pc, #144]	; (8004a90 <HAL_RCC_OscConfig+0x244>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a04:	f7fe fbdc 	bl	80031c0 <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a0a:	e008      	b.n	8004a1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a0c:	f7fe fbd8 	bl	80031c0 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e187      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a1e:	4b1b      	ldr	r3, [pc, #108]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1f0      	bne.n	8004a0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0308 	and.w	r3, r3, #8
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d036      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d016      	beq.n	8004a6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a3e:	4b15      	ldr	r3, [pc, #84]	; (8004a94 <HAL_RCC_OscConfig+0x248>)
 8004a40:	2201      	movs	r2, #1
 8004a42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a44:	f7fe fbbc 	bl	80031c0 <HAL_GetTick>
 8004a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a4a:	e008      	b.n	8004a5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a4c:	f7fe fbb8 	bl	80031c0 <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e167      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a5e:	4b0b      	ldr	r3, [pc, #44]	; (8004a8c <HAL_RCC_OscConfig+0x240>)
 8004a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0f0      	beq.n	8004a4c <HAL_RCC_OscConfig+0x200>
 8004a6a:	e01b      	b.n	8004aa4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a6c:	4b09      	ldr	r3, [pc, #36]	; (8004a94 <HAL_RCC_OscConfig+0x248>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a72:	f7fe fba5 	bl	80031c0 <HAL_GetTick>
 8004a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a78:	e00e      	b.n	8004a98 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a7a:	f7fe fba1 	bl	80031c0 <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d907      	bls.n	8004a98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e150      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
 8004a8c:	40023800 	.word	0x40023800
 8004a90:	42470000 	.word	0x42470000
 8004a94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a98:	4b88      	ldr	r3, [pc, #544]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004a9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1ea      	bne.n	8004a7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0304 	and.w	r3, r3, #4
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 8097 	beq.w	8004be0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ab6:	4b81      	ldr	r3, [pc, #516]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10f      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	60bb      	str	r3, [r7, #8]
 8004ac6:	4b7d      	ldr	r3, [pc, #500]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aca:	4a7c      	ldr	r2, [pc, #496]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ad2:	4b7a      	ldr	r3, [pc, #488]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ada:	60bb      	str	r3, [r7, #8]
 8004adc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ae2:	4b77      	ldr	r3, [pc, #476]	; (8004cc0 <HAL_RCC_OscConfig+0x474>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d118      	bne.n	8004b20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aee:	4b74      	ldr	r3, [pc, #464]	; (8004cc0 <HAL_RCC_OscConfig+0x474>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a73      	ldr	r2, [pc, #460]	; (8004cc0 <HAL_RCC_OscConfig+0x474>)
 8004af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004af8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004afa:	f7fe fb61 	bl	80031c0 <HAL_GetTick>
 8004afe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b00:	e008      	b.n	8004b14 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b02:	f7fe fb5d 	bl	80031c0 <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e10c      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b14:	4b6a      	ldr	r3, [pc, #424]	; (8004cc0 <HAL_RCC_OscConfig+0x474>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0f0      	beq.n	8004b02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d106      	bne.n	8004b36 <HAL_RCC_OscConfig+0x2ea>
 8004b28:	4b64      	ldr	r3, [pc, #400]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b2c:	4a63      	ldr	r2, [pc, #396]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b2e:	f043 0301 	orr.w	r3, r3, #1
 8004b32:	6713      	str	r3, [r2, #112]	; 0x70
 8004b34:	e01c      	b.n	8004b70 <HAL_RCC_OscConfig+0x324>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	2b05      	cmp	r3, #5
 8004b3c:	d10c      	bne.n	8004b58 <HAL_RCC_OscConfig+0x30c>
 8004b3e:	4b5f      	ldr	r3, [pc, #380]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b42:	4a5e      	ldr	r2, [pc, #376]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b44:	f043 0304 	orr.w	r3, r3, #4
 8004b48:	6713      	str	r3, [r2, #112]	; 0x70
 8004b4a:	4b5c      	ldr	r3, [pc, #368]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b4e:	4a5b      	ldr	r2, [pc, #364]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b50:	f043 0301 	orr.w	r3, r3, #1
 8004b54:	6713      	str	r3, [r2, #112]	; 0x70
 8004b56:	e00b      	b.n	8004b70 <HAL_RCC_OscConfig+0x324>
 8004b58:	4b58      	ldr	r3, [pc, #352]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b5c:	4a57      	ldr	r2, [pc, #348]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b5e:	f023 0301 	bic.w	r3, r3, #1
 8004b62:	6713      	str	r3, [r2, #112]	; 0x70
 8004b64:	4b55      	ldr	r3, [pc, #340]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b68:	4a54      	ldr	r2, [pc, #336]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b6a:	f023 0304 	bic.w	r3, r3, #4
 8004b6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d015      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b78:	f7fe fb22 	bl	80031c0 <HAL_GetTick>
 8004b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b7e:	e00a      	b.n	8004b96 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b80:	f7fe fb1e 	bl	80031c0 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e0cb      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b96:	4b49      	ldr	r3, [pc, #292]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d0ee      	beq.n	8004b80 <HAL_RCC_OscConfig+0x334>
 8004ba2:	e014      	b.n	8004bce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ba4:	f7fe fb0c 	bl	80031c0 <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004baa:	e00a      	b.n	8004bc2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bac:	f7fe fb08 	bl	80031c0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e0b5      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bc2:	4b3e      	ldr	r3, [pc, #248]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1ee      	bne.n	8004bac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bce:	7dfb      	ldrb	r3, [r7, #23]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d105      	bne.n	8004be0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bd4:	4b39      	ldr	r3, [pc, #228]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd8:	4a38      	ldr	r2, [pc, #224]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004bda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bde:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f000 80a1 	beq.w	8004d2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bea:	4b34      	ldr	r3, [pc, #208]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 030c 	and.w	r3, r3, #12
 8004bf2:	2b08      	cmp	r3, #8
 8004bf4:	d05c      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d141      	bne.n	8004c82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bfe:	4b31      	ldr	r3, [pc, #196]	; (8004cc4 <HAL_RCC_OscConfig+0x478>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c04:	f7fe fadc 	bl	80031c0 <HAL_GetTick>
 8004c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c0a:	e008      	b.n	8004c1e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c0c:	f7fe fad8 	bl	80031c0 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e087      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c1e:	4b27      	ldr	r3, [pc, #156]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1f0      	bne.n	8004c0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	69da      	ldr	r2, [r3, #28]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	431a      	orrs	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c38:	019b      	lsls	r3, r3, #6
 8004c3a:	431a      	orrs	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c40:	085b      	lsrs	r3, r3, #1
 8004c42:	3b01      	subs	r3, #1
 8004c44:	041b      	lsls	r3, r3, #16
 8004c46:	431a      	orrs	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c4c:	061b      	lsls	r3, r3, #24
 8004c4e:	491b      	ldr	r1, [pc, #108]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c54:	4b1b      	ldr	r3, [pc, #108]	; (8004cc4 <HAL_RCC_OscConfig+0x478>)
 8004c56:	2201      	movs	r2, #1
 8004c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c5a:	f7fe fab1 	bl	80031c0 <HAL_GetTick>
 8004c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c60:	e008      	b.n	8004c74 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c62:	f7fe faad 	bl	80031c0 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d901      	bls.n	8004c74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e05c      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c74:	4b11      	ldr	r3, [pc, #68]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d0f0      	beq.n	8004c62 <HAL_RCC_OscConfig+0x416>
 8004c80:	e054      	b.n	8004d2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c82:	4b10      	ldr	r3, [pc, #64]	; (8004cc4 <HAL_RCC_OscConfig+0x478>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c88:	f7fe fa9a 	bl	80031c0 <HAL_GetTick>
 8004c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c8e:	e008      	b.n	8004ca2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c90:	f7fe fa96 	bl	80031c0 <HAL_GetTick>
 8004c94:	4602      	mov	r2, r0
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e045      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ca2:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <HAL_RCC_OscConfig+0x470>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d1f0      	bne.n	8004c90 <HAL_RCC_OscConfig+0x444>
 8004cae:	e03d      	b.n	8004d2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d107      	bne.n	8004cc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e038      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
 8004cbc:	40023800 	.word	0x40023800
 8004cc0:	40007000 	.word	0x40007000
 8004cc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004cc8:	4b1b      	ldr	r3, [pc, #108]	; (8004d38 <HAL_RCC_OscConfig+0x4ec>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d028      	beq.n	8004d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d121      	bne.n	8004d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d11a      	bne.n	8004d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004cfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d111      	bne.n	8004d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0e:	085b      	lsrs	r3, r3, #1
 8004d10:	3b01      	subs	r3, #1
 8004d12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d107      	bne.n	8004d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d001      	beq.n	8004d2c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e000      	b.n	8004d2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3718      	adds	r7, #24
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40023800 	.word	0x40023800

08004d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d101      	bne.n	8004d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e0cc      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d50:	4b68      	ldr	r3, [pc, #416]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0307 	and.w	r3, r3, #7
 8004d58:	683a      	ldr	r2, [r7, #0]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d90c      	bls.n	8004d78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d5e:	4b65      	ldr	r3, [pc, #404]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d60:	683a      	ldr	r2, [r7, #0]
 8004d62:	b2d2      	uxtb	r2, r2
 8004d64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d66:	4b63      	ldr	r3, [pc, #396]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0307 	and.w	r3, r3, #7
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d001      	beq.n	8004d78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e0b8      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d020      	beq.n	8004dc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0304 	and.w	r3, r3, #4
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d005      	beq.n	8004d9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d90:	4b59      	ldr	r3, [pc, #356]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	4a58      	ldr	r2, [pc, #352]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004d96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0308 	and.w	r3, r3, #8
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d005      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004da8:	4b53      	ldr	r3, [pc, #332]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	4a52      	ldr	r2, [pc, #328]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004db2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004db4:	4b50      	ldr	r3, [pc, #320]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	494d      	ldr	r1, [pc, #308]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d044      	beq.n	8004e5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d107      	bne.n	8004dea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dda:	4b47      	ldr	r3, [pc, #284]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d119      	bne.n	8004e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e07f      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d003      	beq.n	8004dfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004df6:	2b03      	cmp	r3, #3
 8004df8:	d107      	bne.n	8004e0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dfa:	4b3f      	ldr	r3, [pc, #252]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d109      	bne.n	8004e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e06f      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e0a:	4b3b      	ldr	r3, [pc, #236]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e067      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e1a:	4b37      	ldr	r3, [pc, #220]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f023 0203 	bic.w	r2, r3, #3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	4934      	ldr	r1, [pc, #208]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e2c:	f7fe f9c8 	bl	80031c0 <HAL_GetTick>
 8004e30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e32:	e00a      	b.n	8004e4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e34:	f7fe f9c4 	bl	80031c0 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d901      	bls.n	8004e4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e04f      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e4a:	4b2b      	ldr	r3, [pc, #172]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f003 020c 	and.w	r2, r3, #12
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d1eb      	bne.n	8004e34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e5c:	4b25      	ldr	r3, [pc, #148]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0307 	and.w	r3, r3, #7
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d20c      	bcs.n	8004e84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e6a:	4b22      	ldr	r3, [pc, #136]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	b2d2      	uxtb	r2, r2
 8004e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e72:	4b20      	ldr	r3, [pc, #128]	; (8004ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0307 	and.w	r3, r3, #7
 8004e7a:	683a      	ldr	r2, [r7, #0]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d001      	beq.n	8004e84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e032      	b.n	8004eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0304 	and.w	r3, r3, #4
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d008      	beq.n	8004ea2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e90:	4b19      	ldr	r3, [pc, #100]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	4916      	ldr	r1, [pc, #88]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0308 	and.w	r3, r3, #8
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d009      	beq.n	8004ec2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004eae:	4b12      	ldr	r3, [pc, #72]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	490e      	ldr	r1, [pc, #56]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ec2:	f000 f821 	bl	8004f08 <HAL_RCC_GetSysClockFreq>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	4b0b      	ldr	r3, [pc, #44]	; (8004ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	091b      	lsrs	r3, r3, #4
 8004ece:	f003 030f 	and.w	r3, r3, #15
 8004ed2:	490a      	ldr	r1, [pc, #40]	; (8004efc <HAL_RCC_ClockConfig+0x1c0>)
 8004ed4:	5ccb      	ldrb	r3, [r1, r3]
 8004ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eda:	4a09      	ldr	r2, [pc, #36]	; (8004f00 <HAL_RCC_ClockConfig+0x1c4>)
 8004edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ede:	4b09      	ldr	r3, [pc, #36]	; (8004f04 <HAL_RCC_ClockConfig+0x1c8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fe f928 	bl	8003138 <HAL_InitTick>

  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40023c00 	.word	0x40023c00
 8004ef8:	40023800 	.word	0x40023800
 8004efc:	080079f4 	.word	0x080079f4
 8004f00:	20000028 	.word	0x20000028
 8004f04:	2000002c 	.word	0x2000002c

08004f08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f0c:	b094      	sub	sp, #80	; 0x50
 8004f0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f10:	2300      	movs	r3, #0
 8004f12:	647b      	str	r3, [r7, #68]	; 0x44
 8004f14:	2300      	movs	r3, #0
 8004f16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f18:	2300      	movs	r3, #0
 8004f1a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f20:	4b79      	ldr	r3, [pc, #484]	; (8005108 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f003 030c 	and.w	r3, r3, #12
 8004f28:	2b08      	cmp	r3, #8
 8004f2a:	d00d      	beq.n	8004f48 <HAL_RCC_GetSysClockFreq+0x40>
 8004f2c:	2b08      	cmp	r3, #8
 8004f2e:	f200 80e1 	bhi.w	80050f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <HAL_RCC_GetSysClockFreq+0x34>
 8004f36:	2b04      	cmp	r3, #4
 8004f38:	d003      	beq.n	8004f42 <HAL_RCC_GetSysClockFreq+0x3a>
 8004f3a:	e0db      	b.n	80050f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f3c:	4b73      	ldr	r3, [pc, #460]	; (800510c <HAL_RCC_GetSysClockFreq+0x204>)
 8004f3e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004f40:	e0db      	b.n	80050fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f42:	4b73      	ldr	r3, [pc, #460]	; (8005110 <HAL_RCC_GetSysClockFreq+0x208>)
 8004f44:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004f46:	e0d8      	b.n	80050fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f48:	4b6f      	ldr	r3, [pc, #444]	; (8005108 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f50:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f52:	4b6d      	ldr	r3, [pc, #436]	; (8005108 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d063      	beq.n	8005026 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f5e:	4b6a      	ldr	r3, [pc, #424]	; (8005108 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	099b      	lsrs	r3, r3, #6
 8004f64:	2200      	movs	r2, #0
 8004f66:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f68:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f70:	633b      	str	r3, [r7, #48]	; 0x30
 8004f72:	2300      	movs	r3, #0
 8004f74:	637b      	str	r3, [r7, #52]	; 0x34
 8004f76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004f7a:	4622      	mov	r2, r4
 8004f7c:	462b      	mov	r3, r5
 8004f7e:	f04f 0000 	mov.w	r0, #0
 8004f82:	f04f 0100 	mov.w	r1, #0
 8004f86:	0159      	lsls	r1, r3, #5
 8004f88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f8c:	0150      	lsls	r0, r2, #5
 8004f8e:	4602      	mov	r2, r0
 8004f90:	460b      	mov	r3, r1
 8004f92:	4621      	mov	r1, r4
 8004f94:	1a51      	subs	r1, r2, r1
 8004f96:	6139      	str	r1, [r7, #16]
 8004f98:	4629      	mov	r1, r5
 8004f9a:	eb63 0301 	sbc.w	r3, r3, r1
 8004f9e:	617b      	str	r3, [r7, #20]
 8004fa0:	f04f 0200 	mov.w	r2, #0
 8004fa4:	f04f 0300 	mov.w	r3, #0
 8004fa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fac:	4659      	mov	r1, fp
 8004fae:	018b      	lsls	r3, r1, #6
 8004fb0:	4651      	mov	r1, sl
 8004fb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004fb6:	4651      	mov	r1, sl
 8004fb8:	018a      	lsls	r2, r1, #6
 8004fba:	4651      	mov	r1, sl
 8004fbc:	ebb2 0801 	subs.w	r8, r2, r1
 8004fc0:	4659      	mov	r1, fp
 8004fc2:	eb63 0901 	sbc.w	r9, r3, r1
 8004fc6:	f04f 0200 	mov.w	r2, #0
 8004fca:	f04f 0300 	mov.w	r3, #0
 8004fce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fda:	4690      	mov	r8, r2
 8004fdc:	4699      	mov	r9, r3
 8004fde:	4623      	mov	r3, r4
 8004fe0:	eb18 0303 	adds.w	r3, r8, r3
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	462b      	mov	r3, r5
 8004fe8:	eb49 0303 	adc.w	r3, r9, r3
 8004fec:	60fb      	str	r3, [r7, #12]
 8004fee:	f04f 0200 	mov.w	r2, #0
 8004ff2:	f04f 0300 	mov.w	r3, #0
 8004ff6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ffa:	4629      	mov	r1, r5
 8004ffc:	024b      	lsls	r3, r1, #9
 8004ffe:	4621      	mov	r1, r4
 8005000:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005004:	4621      	mov	r1, r4
 8005006:	024a      	lsls	r2, r1, #9
 8005008:	4610      	mov	r0, r2
 800500a:	4619      	mov	r1, r3
 800500c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800500e:	2200      	movs	r2, #0
 8005010:	62bb      	str	r3, [r7, #40]	; 0x28
 8005012:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005014:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005018:	f7fb fea8 	bl	8000d6c <__aeabi_uldivmod>
 800501c:	4602      	mov	r2, r0
 800501e:	460b      	mov	r3, r1
 8005020:	4613      	mov	r3, r2
 8005022:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005024:	e058      	b.n	80050d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005026:	4b38      	ldr	r3, [pc, #224]	; (8005108 <HAL_RCC_GetSysClockFreq+0x200>)
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	099b      	lsrs	r3, r3, #6
 800502c:	2200      	movs	r2, #0
 800502e:	4618      	mov	r0, r3
 8005030:	4611      	mov	r1, r2
 8005032:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005036:	623b      	str	r3, [r7, #32]
 8005038:	2300      	movs	r3, #0
 800503a:	627b      	str	r3, [r7, #36]	; 0x24
 800503c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005040:	4642      	mov	r2, r8
 8005042:	464b      	mov	r3, r9
 8005044:	f04f 0000 	mov.w	r0, #0
 8005048:	f04f 0100 	mov.w	r1, #0
 800504c:	0159      	lsls	r1, r3, #5
 800504e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005052:	0150      	lsls	r0, r2, #5
 8005054:	4602      	mov	r2, r0
 8005056:	460b      	mov	r3, r1
 8005058:	4641      	mov	r1, r8
 800505a:	ebb2 0a01 	subs.w	sl, r2, r1
 800505e:	4649      	mov	r1, r9
 8005060:	eb63 0b01 	sbc.w	fp, r3, r1
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005070:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005074:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005078:	ebb2 040a 	subs.w	r4, r2, sl
 800507c:	eb63 050b 	sbc.w	r5, r3, fp
 8005080:	f04f 0200 	mov.w	r2, #0
 8005084:	f04f 0300 	mov.w	r3, #0
 8005088:	00eb      	lsls	r3, r5, #3
 800508a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800508e:	00e2      	lsls	r2, r4, #3
 8005090:	4614      	mov	r4, r2
 8005092:	461d      	mov	r5, r3
 8005094:	4643      	mov	r3, r8
 8005096:	18e3      	adds	r3, r4, r3
 8005098:	603b      	str	r3, [r7, #0]
 800509a:	464b      	mov	r3, r9
 800509c:	eb45 0303 	adc.w	r3, r5, r3
 80050a0:	607b      	str	r3, [r7, #4]
 80050a2:	f04f 0200 	mov.w	r2, #0
 80050a6:	f04f 0300 	mov.w	r3, #0
 80050aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050ae:	4629      	mov	r1, r5
 80050b0:	028b      	lsls	r3, r1, #10
 80050b2:	4621      	mov	r1, r4
 80050b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050b8:	4621      	mov	r1, r4
 80050ba:	028a      	lsls	r2, r1, #10
 80050bc:	4610      	mov	r0, r2
 80050be:	4619      	mov	r1, r3
 80050c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050c2:	2200      	movs	r2, #0
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	61fa      	str	r2, [r7, #28]
 80050c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050cc:	f7fb fe4e 	bl	8000d6c <__aeabi_uldivmod>
 80050d0:	4602      	mov	r2, r0
 80050d2:	460b      	mov	r3, r1
 80050d4:	4613      	mov	r3, r2
 80050d6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80050d8:	4b0b      	ldr	r3, [pc, #44]	; (8005108 <HAL_RCC_GetSysClockFreq+0x200>)
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	0c1b      	lsrs	r3, r3, #16
 80050de:	f003 0303 	and.w	r3, r3, #3
 80050e2:	3301      	adds	r3, #1
 80050e4:	005b      	lsls	r3, r3, #1
 80050e6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80050e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050f2:	e002      	b.n	80050fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050f4:	4b05      	ldr	r3, [pc, #20]	; (800510c <HAL_RCC_GetSysClockFreq+0x204>)
 80050f6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80050f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3750      	adds	r7, #80	; 0x50
 8005100:	46bd      	mov	sp, r7
 8005102:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005106:	bf00      	nop
 8005108:	40023800 	.word	0x40023800
 800510c:	00f42400 	.word	0x00f42400
 8005110:	007a1200 	.word	0x007a1200

08005114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005118:	4b03      	ldr	r3, [pc, #12]	; (8005128 <HAL_RCC_GetHCLKFreq+0x14>)
 800511a:	681b      	ldr	r3, [r3, #0]
}
 800511c:	4618      	mov	r0, r3
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	20000028 	.word	0x20000028

0800512c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005130:	f7ff fff0 	bl	8005114 <HAL_RCC_GetHCLKFreq>
 8005134:	4602      	mov	r2, r0
 8005136:	4b05      	ldr	r3, [pc, #20]	; (800514c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	0a9b      	lsrs	r3, r3, #10
 800513c:	f003 0307 	and.w	r3, r3, #7
 8005140:	4903      	ldr	r1, [pc, #12]	; (8005150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005142:	5ccb      	ldrb	r3, [r1, r3]
 8005144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005148:	4618      	mov	r0, r3
 800514a:	bd80      	pop	{r7, pc}
 800514c:	40023800 	.word	0x40023800
 8005150:	08007a04 	.word	0x08007a04

08005154 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005158:	f7ff ffdc 	bl	8005114 <HAL_RCC_GetHCLKFreq>
 800515c:	4602      	mov	r2, r0
 800515e:	4b05      	ldr	r3, [pc, #20]	; (8005174 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	0b5b      	lsrs	r3, r3, #13
 8005164:	f003 0307 	and.w	r3, r3, #7
 8005168:	4903      	ldr	r1, [pc, #12]	; (8005178 <HAL_RCC_GetPCLK2Freq+0x24>)
 800516a:	5ccb      	ldrb	r3, [r1, r3]
 800516c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005170:	4618      	mov	r0, r3
 8005172:	bd80      	pop	{r7, pc}
 8005174:	40023800 	.word	0x40023800
 8005178:	08007a04 	.word	0x08007a04

0800517c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e041      	b.n	8005212 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d106      	bne.n	80051a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f7fd fd7e 	bl	8002ca4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	3304      	adds	r3, #4
 80051b8:	4619      	mov	r1, r3
 80051ba:	4610      	mov	r0, r2
 80051bc:	f000 fcb2 	bl	8005b24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
	...

0800521c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b01      	cmp	r3, #1
 800522e:	d001      	beq.n	8005234 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e03c      	b.n	80052ae <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a1e      	ldr	r2, [pc, #120]	; (80052bc <HAL_TIM_Base_Start+0xa0>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d018      	beq.n	8005278 <HAL_TIM_Base_Start+0x5c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800524e:	d013      	beq.n	8005278 <HAL_TIM_Base_Start+0x5c>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a1a      	ldr	r2, [pc, #104]	; (80052c0 <HAL_TIM_Base_Start+0xa4>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d00e      	beq.n	8005278 <HAL_TIM_Base_Start+0x5c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a19      	ldr	r2, [pc, #100]	; (80052c4 <HAL_TIM_Base_Start+0xa8>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d009      	beq.n	8005278 <HAL_TIM_Base_Start+0x5c>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a17      	ldr	r2, [pc, #92]	; (80052c8 <HAL_TIM_Base_Start+0xac>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d004      	beq.n	8005278 <HAL_TIM_Base_Start+0x5c>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a16      	ldr	r2, [pc, #88]	; (80052cc <HAL_TIM_Base_Start+0xb0>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d111      	bne.n	800529c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f003 0307 	and.w	r3, r3, #7
 8005282:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2b06      	cmp	r3, #6
 8005288:	d010      	beq.n	80052ac <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f042 0201 	orr.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800529a:	e007      	b.n	80052ac <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	40010000 	.word	0x40010000
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800
 80052c8:	40000c00 	.word	0x40000c00
 80052cc:	40014000 	.word	0x40014000

080052d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d001      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e044      	b.n	8005372 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0201 	orr.w	r2, r2, #1
 80052fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a1e      	ldr	r2, [pc, #120]	; (8005380 <HAL_TIM_Base_Start_IT+0xb0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d018      	beq.n	800533c <HAL_TIM_Base_Start_IT+0x6c>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005312:	d013      	beq.n	800533c <HAL_TIM_Base_Start_IT+0x6c>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1a      	ldr	r2, [pc, #104]	; (8005384 <HAL_TIM_Base_Start_IT+0xb4>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d00e      	beq.n	800533c <HAL_TIM_Base_Start_IT+0x6c>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a19      	ldr	r2, [pc, #100]	; (8005388 <HAL_TIM_Base_Start_IT+0xb8>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d009      	beq.n	800533c <HAL_TIM_Base_Start_IT+0x6c>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a17      	ldr	r2, [pc, #92]	; (800538c <HAL_TIM_Base_Start_IT+0xbc>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d004      	beq.n	800533c <HAL_TIM_Base_Start_IT+0x6c>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a16      	ldr	r2, [pc, #88]	; (8005390 <HAL_TIM_Base_Start_IT+0xc0>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d111      	bne.n	8005360 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2b06      	cmp	r3, #6
 800534c:	d010      	beq.n	8005370 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f042 0201 	orr.w	r2, r2, #1
 800535c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800535e:	e007      	b.n	8005370 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f042 0201 	orr.w	r2, r2, #1
 800536e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3714      	adds	r7, #20
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	40010000 	.word	0x40010000
 8005384:	40000400 	.word	0x40000400
 8005388:	40000800 	.word	0x40000800
 800538c:	40000c00 	.word	0x40000c00
 8005390:	40014000 	.word	0x40014000

08005394 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e041      	b.n	800542a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f839 	bl	8005432 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	3304      	adds	r3, #4
 80053d0:	4619      	mov	r1, r3
 80053d2:	4610      	mov	r0, r2
 80053d4:	f000 fba6 	bl	8005b24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005432:	b480      	push	{r7}
 8005434:	b083      	sub	sp, #12
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800543a:	bf00      	nop
 800543c:	370c      	adds	r7, #12
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
	...

08005448 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d109      	bne.n	800546c <HAL_TIM_PWM_Start+0x24>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b01      	cmp	r3, #1
 8005462:	bf14      	ite	ne
 8005464:	2301      	movne	r3, #1
 8005466:	2300      	moveq	r3, #0
 8005468:	b2db      	uxtb	r3, r3
 800546a:	e022      	b.n	80054b2 <HAL_TIM_PWM_Start+0x6a>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2b04      	cmp	r3, #4
 8005470:	d109      	bne.n	8005486 <HAL_TIM_PWM_Start+0x3e>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b01      	cmp	r3, #1
 800547c:	bf14      	ite	ne
 800547e:	2301      	movne	r3, #1
 8005480:	2300      	moveq	r3, #0
 8005482:	b2db      	uxtb	r3, r3
 8005484:	e015      	b.n	80054b2 <HAL_TIM_PWM_Start+0x6a>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b08      	cmp	r3, #8
 800548a:	d109      	bne.n	80054a0 <HAL_TIM_PWM_Start+0x58>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b01      	cmp	r3, #1
 8005496:	bf14      	ite	ne
 8005498:	2301      	movne	r3, #1
 800549a:	2300      	moveq	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	e008      	b.n	80054b2 <HAL_TIM_PWM_Start+0x6a>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	bf14      	ite	ne
 80054ac:	2301      	movne	r3, #1
 80054ae:	2300      	moveq	r3, #0
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e068      	b.n	800558c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d104      	bne.n	80054ca <HAL_TIM_PWM_Start+0x82>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2202      	movs	r2, #2
 80054c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054c8:	e013      	b.n	80054f2 <HAL_TIM_PWM_Start+0xaa>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	d104      	bne.n	80054da <HAL_TIM_PWM_Start+0x92>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2202      	movs	r2, #2
 80054d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054d8:	e00b      	b.n	80054f2 <HAL_TIM_PWM_Start+0xaa>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d104      	bne.n	80054ea <HAL_TIM_PWM_Start+0xa2>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2202      	movs	r2, #2
 80054e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054e8:	e003      	b.n	80054f2 <HAL_TIM_PWM_Start+0xaa>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2202      	movs	r2, #2
 80054ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2201      	movs	r2, #1
 80054f8:	6839      	ldr	r1, [r7, #0]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f000 fdb8 	bl	8006070 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a23      	ldr	r2, [pc, #140]	; (8005594 <HAL_TIM_PWM_Start+0x14c>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d107      	bne.n	800551a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005518:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a1d      	ldr	r2, [pc, #116]	; (8005594 <HAL_TIM_PWM_Start+0x14c>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d018      	beq.n	8005556 <HAL_TIM_PWM_Start+0x10e>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800552c:	d013      	beq.n	8005556 <HAL_TIM_PWM_Start+0x10e>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a19      	ldr	r2, [pc, #100]	; (8005598 <HAL_TIM_PWM_Start+0x150>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00e      	beq.n	8005556 <HAL_TIM_PWM_Start+0x10e>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a17      	ldr	r2, [pc, #92]	; (800559c <HAL_TIM_PWM_Start+0x154>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d009      	beq.n	8005556 <HAL_TIM_PWM_Start+0x10e>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a16      	ldr	r2, [pc, #88]	; (80055a0 <HAL_TIM_PWM_Start+0x158>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d004      	beq.n	8005556 <HAL_TIM_PWM_Start+0x10e>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a14      	ldr	r2, [pc, #80]	; (80055a4 <HAL_TIM_PWM_Start+0x15c>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d111      	bne.n	800557a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2b06      	cmp	r3, #6
 8005566:	d010      	beq.n	800558a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f042 0201 	orr.w	r2, r2, #1
 8005576:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005578:	e007      	b.n	800558a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f042 0201 	orr.w	r2, r2, #1
 8005588:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	40010000 	.word	0x40010000
 8005598:	40000400 	.word	0x40000400
 800559c:	40000800 	.word	0x40000800
 80055a0:	40000c00 	.word	0x40000c00
 80055a4:	40014000 	.word	0x40014000

080055a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d101      	bne.n	80055bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e097      	b.n	80056ec <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d106      	bne.n	80055d6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7fd fb9d 	bl	8002d10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2202      	movs	r2, #2
 80055da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6812      	ldr	r2, [r2, #0]
 80055e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ec:	f023 0307 	bic.w	r3, r3, #7
 80055f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	3304      	adds	r3, #4
 80055fa:	4619      	mov	r1, r3
 80055fc:	4610      	mov	r0, r2
 80055fe:	f000 fa91 	bl	8005b24 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	699b      	ldr	r3, [r3, #24]
 8005610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6a1b      	ldr	r3, [r3, #32]
 8005618:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	4313      	orrs	r3, r2
 8005622:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800562a:	f023 0303 	bic.w	r3, r3, #3
 800562e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	689a      	ldr	r2, [r3, #8]
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	699b      	ldr	r3, [r3, #24]
 8005638:	021b      	lsls	r3, r3, #8
 800563a:	4313      	orrs	r3, r2
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	4313      	orrs	r3, r2
 8005640:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005648:	f023 030c 	bic.w	r3, r3, #12
 800564c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005654:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005658:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	68da      	ldr	r2, [r3, #12]
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	021b      	lsls	r3, r3, #8
 8005664:	4313      	orrs	r3, r2
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	4313      	orrs	r3, r2
 800566a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	011a      	lsls	r2, r3, #4
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	031b      	lsls	r3, r3, #12
 8005678:	4313      	orrs	r3, r2
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	4313      	orrs	r3, r2
 800567e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005686:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800568e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	011b      	lsls	r3, r3, #4
 800569a:	4313      	orrs	r3, r2
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4313      	orrs	r3, r2
 80056a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2201      	movs	r2, #1
 80056be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005704:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800570c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005714:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800571c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d110      	bne.n	8005746 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005724:	7bfb      	ldrb	r3, [r7, #15]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d102      	bne.n	8005730 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800572a:	7b7b      	ldrb	r3, [r7, #13]
 800572c:	2b01      	cmp	r3, #1
 800572e:	d001      	beq.n	8005734 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e069      	b.n	8005808 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2202      	movs	r2, #2
 8005738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005744:	e031      	b.n	80057aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	2b04      	cmp	r3, #4
 800574a:	d110      	bne.n	800576e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800574c:	7bbb      	ldrb	r3, [r7, #14]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d102      	bne.n	8005758 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005752:	7b3b      	ldrb	r3, [r7, #12]
 8005754:	2b01      	cmp	r3, #1
 8005756:	d001      	beq.n	800575c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e055      	b.n	8005808 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2202      	movs	r2, #2
 8005760:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800576c:	e01d      	b.n	80057aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800576e:	7bfb      	ldrb	r3, [r7, #15]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d108      	bne.n	8005786 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005774:	7bbb      	ldrb	r3, [r7, #14]
 8005776:	2b01      	cmp	r3, #1
 8005778:	d105      	bne.n	8005786 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800577a:	7b7b      	ldrb	r3, [r7, #13]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d102      	bne.n	8005786 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005780:	7b3b      	ldrb	r3, [r7, #12]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d001      	beq.n	800578a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e03e      	b.n	8005808 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2202      	movs	r2, #2
 800578e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2202      	movs	r2, #2
 8005796:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2202      	movs	r2, #2
 800579e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2202      	movs	r2, #2
 80057a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <HAL_TIM_Encoder_Start+0xc4>
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d008      	beq.n	80057c8 <HAL_TIM_Encoder_Start+0xd4>
 80057b6:	e00f      	b.n	80057d8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2201      	movs	r2, #1
 80057be:	2100      	movs	r1, #0
 80057c0:	4618      	mov	r0, r3
 80057c2:	f000 fc55 	bl	8006070 <TIM_CCxChannelCmd>
      break;
 80057c6:	e016      	b.n	80057f6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2201      	movs	r2, #1
 80057ce:	2104      	movs	r1, #4
 80057d0:	4618      	mov	r0, r3
 80057d2:	f000 fc4d 	bl	8006070 <TIM_CCxChannelCmd>
      break;
 80057d6:	e00e      	b.n	80057f6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2201      	movs	r2, #1
 80057de:	2100      	movs	r1, #0
 80057e0:	4618      	mov	r0, r3
 80057e2:	f000 fc45 	bl	8006070 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2201      	movs	r2, #1
 80057ec:	2104      	movs	r1, #4
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fc3e 	bl	8006070 <TIM_CCxChannelCmd>
      break;
 80057f4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f042 0201 	orr.w	r2, r2, #1
 8005804:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3710      	adds	r7, #16
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800581c:	2300      	movs	r3, #0
 800581e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005826:	2b01      	cmp	r3, #1
 8005828:	d101      	bne.n	800582e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800582a:	2302      	movs	r3, #2
 800582c:	e0ae      	b.n	800598c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2b0c      	cmp	r3, #12
 800583a:	f200 809f 	bhi.w	800597c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800583e:	a201      	add	r2, pc, #4	; (adr r2, 8005844 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005844:	08005879 	.word	0x08005879
 8005848:	0800597d 	.word	0x0800597d
 800584c:	0800597d 	.word	0x0800597d
 8005850:	0800597d 	.word	0x0800597d
 8005854:	080058b9 	.word	0x080058b9
 8005858:	0800597d 	.word	0x0800597d
 800585c:	0800597d 	.word	0x0800597d
 8005860:	0800597d 	.word	0x0800597d
 8005864:	080058fb 	.word	0x080058fb
 8005868:	0800597d 	.word	0x0800597d
 800586c:	0800597d 	.word	0x0800597d
 8005870:	0800597d 	.word	0x0800597d
 8005874:	0800593b 	.word	0x0800593b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68b9      	ldr	r1, [r7, #8]
 800587e:	4618      	mov	r0, r3
 8005880:	f000 f9d0 	bl	8005c24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699a      	ldr	r2, [r3, #24]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0208 	orr.w	r2, r2, #8
 8005892:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	699a      	ldr	r2, [r3, #24]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0204 	bic.w	r2, r2, #4
 80058a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6999      	ldr	r1, [r3, #24]
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	691a      	ldr	r2, [r3, #16]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	619a      	str	r2, [r3, #24]
      break;
 80058b6:	e064      	b.n	8005982 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68b9      	ldr	r1, [r7, #8]
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 fa16 	bl	8005cf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	699a      	ldr	r2, [r3, #24]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	699a      	ldr	r2, [r3, #24]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	6999      	ldr	r1, [r3, #24]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	021a      	lsls	r2, r3, #8
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	430a      	orrs	r2, r1
 80058f6:	619a      	str	r2, [r3, #24]
      break;
 80058f8:	e043      	b.n	8005982 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68b9      	ldr	r1, [r7, #8]
 8005900:	4618      	mov	r0, r3
 8005902:	f000 fa61 	bl	8005dc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	69da      	ldr	r2, [r3, #28]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f042 0208 	orr.w	r2, r2, #8
 8005914:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	69da      	ldr	r2, [r3, #28]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f022 0204 	bic.w	r2, r2, #4
 8005924:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	69d9      	ldr	r1, [r3, #28]
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	691a      	ldr	r2, [r3, #16]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	430a      	orrs	r2, r1
 8005936:	61da      	str	r2, [r3, #28]
      break;
 8005938:	e023      	b.n	8005982 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68b9      	ldr	r1, [r7, #8]
 8005940:	4618      	mov	r0, r3
 8005942:	f000 faab 	bl	8005e9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	69da      	ldr	r2, [r3, #28]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005954:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	69da      	ldr	r2, [r3, #28]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005964:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	69d9      	ldr	r1, [r3, #28]
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	021a      	lsls	r2, r3, #8
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	430a      	orrs	r2, r1
 8005978:	61da      	str	r2, [r3, #28]
      break;
 800597a:	e002      	b.n	8005982 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	75fb      	strb	r3, [r7, #23]
      break;
 8005980:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800598a:	7dfb      	ldrb	r3, [r7, #23]
}
 800598c:	4618      	mov	r0, r3
 800598e:	3718      	adds	r7, #24
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800599e:	2300      	movs	r3, #0
 80059a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d101      	bne.n	80059b0 <HAL_TIM_ConfigClockSource+0x1c>
 80059ac:	2302      	movs	r3, #2
 80059ae:	e0b4      	b.n	8005b1a <HAL_TIM_ConfigClockSource+0x186>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80059ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059e8:	d03e      	beq.n	8005a68 <HAL_TIM_ConfigClockSource+0xd4>
 80059ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059ee:	f200 8087 	bhi.w	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 80059f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059f6:	f000 8086 	beq.w	8005b06 <HAL_TIM_ConfigClockSource+0x172>
 80059fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059fe:	d87f      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a00:	2b70      	cmp	r3, #112	; 0x70
 8005a02:	d01a      	beq.n	8005a3a <HAL_TIM_ConfigClockSource+0xa6>
 8005a04:	2b70      	cmp	r3, #112	; 0x70
 8005a06:	d87b      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a08:	2b60      	cmp	r3, #96	; 0x60
 8005a0a:	d050      	beq.n	8005aae <HAL_TIM_ConfigClockSource+0x11a>
 8005a0c:	2b60      	cmp	r3, #96	; 0x60
 8005a0e:	d877      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a10:	2b50      	cmp	r3, #80	; 0x50
 8005a12:	d03c      	beq.n	8005a8e <HAL_TIM_ConfigClockSource+0xfa>
 8005a14:	2b50      	cmp	r3, #80	; 0x50
 8005a16:	d873      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a18:	2b40      	cmp	r3, #64	; 0x40
 8005a1a:	d058      	beq.n	8005ace <HAL_TIM_ConfigClockSource+0x13a>
 8005a1c:	2b40      	cmp	r3, #64	; 0x40
 8005a1e:	d86f      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a20:	2b30      	cmp	r3, #48	; 0x30
 8005a22:	d064      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0x15a>
 8005a24:	2b30      	cmp	r3, #48	; 0x30
 8005a26:	d86b      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a28:	2b20      	cmp	r3, #32
 8005a2a:	d060      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0x15a>
 8005a2c:	2b20      	cmp	r3, #32
 8005a2e:	d867      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d05c      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0x15a>
 8005a34:	2b10      	cmp	r3, #16
 8005a36:	d05a      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0x15a>
 8005a38:	e062      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6818      	ldr	r0, [r3, #0]
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	6899      	ldr	r1, [r3, #8]
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	f000 faf1 	bl	8006030 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	609a      	str	r2, [r3, #8]
      break;
 8005a66:	e04f      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6818      	ldr	r0, [r3, #0]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	6899      	ldr	r1, [r3, #8]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	685a      	ldr	r2, [r3, #4]
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f000 fada 	bl	8006030 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	689a      	ldr	r2, [r3, #8]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a8a:	609a      	str	r2, [r3, #8]
      break;
 8005a8c:	e03c      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6818      	ldr	r0, [r3, #0]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	6859      	ldr	r1, [r3, #4]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	f000 fa4e 	bl	8005f3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2150      	movs	r1, #80	; 0x50
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 faa7 	bl	8005ffa <TIM_ITRx_SetConfig>
      break;
 8005aac:	e02c      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6818      	ldr	r0, [r3, #0]
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	6859      	ldr	r1, [r3, #4]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	461a      	mov	r2, r3
 8005abc:	f000 fa6d 	bl	8005f9a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2160      	movs	r1, #96	; 0x60
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f000 fa97 	bl	8005ffa <TIM_ITRx_SetConfig>
      break;
 8005acc:	e01c      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6818      	ldr	r0, [r3, #0]
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	6859      	ldr	r1, [r3, #4]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	461a      	mov	r2, r3
 8005adc:	f000 fa2e 	bl	8005f3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2140      	movs	r1, #64	; 0x40
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f000 fa87 	bl	8005ffa <TIM_ITRx_SetConfig>
      break;
 8005aec:	e00c      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4619      	mov	r1, r3
 8005af8:	4610      	mov	r0, r2
 8005afa:	f000 fa7e 	bl	8005ffa <TIM_ITRx_SetConfig>
      break;
 8005afe:	e003      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	73fb      	strb	r3, [r7, #15]
      break;
 8005b04:	e000      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
	...

08005b24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a34      	ldr	r2, [pc, #208]	; (8005c08 <TIM_Base_SetConfig+0xe4>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d00f      	beq.n	8005b5c <TIM_Base_SetConfig+0x38>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b42:	d00b      	beq.n	8005b5c <TIM_Base_SetConfig+0x38>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a31      	ldr	r2, [pc, #196]	; (8005c0c <TIM_Base_SetConfig+0xe8>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d007      	beq.n	8005b5c <TIM_Base_SetConfig+0x38>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a30      	ldr	r2, [pc, #192]	; (8005c10 <TIM_Base_SetConfig+0xec>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d003      	beq.n	8005b5c <TIM_Base_SetConfig+0x38>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a2f      	ldr	r2, [pc, #188]	; (8005c14 <TIM_Base_SetConfig+0xf0>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d108      	bne.n	8005b6e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a25      	ldr	r2, [pc, #148]	; (8005c08 <TIM_Base_SetConfig+0xe4>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d01b      	beq.n	8005bae <TIM_Base_SetConfig+0x8a>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b7c:	d017      	beq.n	8005bae <TIM_Base_SetConfig+0x8a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a22      	ldr	r2, [pc, #136]	; (8005c0c <TIM_Base_SetConfig+0xe8>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d013      	beq.n	8005bae <TIM_Base_SetConfig+0x8a>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a21      	ldr	r2, [pc, #132]	; (8005c10 <TIM_Base_SetConfig+0xec>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d00f      	beq.n	8005bae <TIM_Base_SetConfig+0x8a>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a20      	ldr	r2, [pc, #128]	; (8005c14 <TIM_Base_SetConfig+0xf0>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d00b      	beq.n	8005bae <TIM_Base_SetConfig+0x8a>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a1f      	ldr	r2, [pc, #124]	; (8005c18 <TIM_Base_SetConfig+0xf4>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d007      	beq.n	8005bae <TIM_Base_SetConfig+0x8a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a1e      	ldr	r2, [pc, #120]	; (8005c1c <TIM_Base_SetConfig+0xf8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d003      	beq.n	8005bae <TIM_Base_SetConfig+0x8a>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a1d      	ldr	r2, [pc, #116]	; (8005c20 <TIM_Base_SetConfig+0xfc>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d108      	bne.n	8005bc0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	689a      	ldr	r2, [r3, #8]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a08      	ldr	r2, [pc, #32]	; (8005c08 <TIM_Base_SetConfig+0xe4>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d103      	bne.n	8005bf4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	615a      	str	r2, [r3, #20]
}
 8005bfa:	bf00      	nop
 8005bfc:	3714      	adds	r7, #20
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	40010000 	.word	0x40010000
 8005c0c:	40000400 	.word	0x40000400
 8005c10:	40000800 	.word	0x40000800
 8005c14:	40000c00 	.word	0x40000c00
 8005c18:	40014000 	.word	0x40014000
 8005c1c:	40014400 	.word	0x40014400
 8005c20:	40014800 	.word	0x40014800

08005c24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	f023 0201 	bic.w	r2, r3, #1
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 0303 	bic.w	r3, r3, #3
 8005c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	f023 0302 	bic.w	r3, r3, #2
 8005c6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a1c      	ldr	r2, [pc, #112]	; (8005cec <TIM_OC1_SetConfig+0xc8>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d10c      	bne.n	8005c9a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	f023 0308 	bic.w	r3, r3, #8
 8005c86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	f023 0304 	bic.w	r3, r3, #4
 8005c98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a13      	ldr	r2, [pc, #76]	; (8005cec <TIM_OC1_SetConfig+0xc8>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d111      	bne.n	8005cc6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ca8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	695b      	ldr	r3, [r3, #20]
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	685a      	ldr	r2, [r3, #4]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	621a      	str	r2, [r3, #32]
}
 8005ce0:	bf00      	nop
 8005ce2:	371c      	adds	r7, #28
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	40010000 	.word	0x40010000

08005cf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	f023 0210 	bic.w	r2, r3, #16
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	699b      	ldr	r3, [r3, #24]
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	021b      	lsls	r3, r3, #8
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f023 0320 	bic.w	r3, r3, #32
 8005d3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a1e      	ldr	r2, [pc, #120]	; (8005dc4 <TIM_OC2_SetConfig+0xd4>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d10d      	bne.n	8005d6c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	011b      	lsls	r3, r3, #4
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d6a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a15      	ldr	r2, [pc, #84]	; (8005dc4 <TIM_OC2_SetConfig+0xd4>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d113      	bne.n	8005d9c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	695b      	ldr	r3, [r3, #20]
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	685a      	ldr	r2, [r3, #4]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	621a      	str	r2, [r3, #32]
}
 8005db6:	bf00      	nop
 8005db8:	371c      	adds	r7, #28
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop
 8005dc4:	40010000 	.word	0x40010000

08005dc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b087      	sub	sp, #28
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f023 0303 	bic.w	r3, r3, #3
 8005dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	021b      	lsls	r3, r3, #8
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a1d      	ldr	r2, [pc, #116]	; (8005e98 <TIM_OC3_SetConfig+0xd0>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d10d      	bne.n	8005e42 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	021b      	lsls	r3, r3, #8
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a14      	ldr	r2, [pc, #80]	; (8005e98 <TIM_OC3_SetConfig+0xd0>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d113      	bne.n	8005e72 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	011b      	lsls	r3, r3, #4
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	011b      	lsls	r3, r3, #4
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	685a      	ldr	r2, [r3, #4]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	621a      	str	r2, [r3, #32]
}
 8005e8c:	bf00      	nop
 8005e8e:	371c      	adds	r7, #28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr
 8005e98:	40010000 	.word	0x40010000

08005e9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b087      	sub	sp, #28
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a1b      	ldr	r3, [r3, #32]
 8005eb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005eca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ed2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	021b      	lsls	r3, r3, #8
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ee6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	031b      	lsls	r3, r3, #12
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a10      	ldr	r2, [pc, #64]	; (8005f38 <TIM_OC4_SetConfig+0x9c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d109      	bne.n	8005f10 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	019b      	lsls	r3, r3, #6
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	621a      	str	r2, [r3, #32]
}
 8005f2a:	bf00      	nop
 8005f2c:	371c      	adds	r7, #28
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
 8005f36:	bf00      	nop
 8005f38:	40010000 	.word	0x40010000

08005f3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	f023 0201 	bic.w	r2, r3, #1
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	699b      	ldr	r3, [r3, #24]
 8005f5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	011b      	lsls	r3, r3, #4
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f023 030a 	bic.w	r3, r3, #10
 8005f78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	697a      	ldr	r2, [r7, #20]
 8005f8c:	621a      	str	r2, [r3, #32]
}
 8005f8e:	bf00      	nop
 8005f90:	371c      	adds	r7, #28
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr

08005f9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b087      	sub	sp, #28
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	60f8      	str	r0, [r7, #12]
 8005fa2:	60b9      	str	r1, [r7, #8]
 8005fa4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	f023 0210 	bic.w	r2, r3, #16
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	699b      	ldr	r3, [r3, #24]
 8005fb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005fc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	031b      	lsls	r3, r3, #12
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005fd6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	011b      	lsls	r3, r3, #4
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	621a      	str	r2, [r3, #32]
}
 8005fee:	bf00      	nop
 8005ff0:	371c      	adds	r7, #28
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
 8006002:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006010:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	f043 0307 	orr.w	r3, r3, #7
 800601c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	609a      	str	r2, [r3, #8]
}
 8006024:	bf00      	nop
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006030:	b480      	push	{r7}
 8006032:	b087      	sub	sp, #28
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
 800603c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800604a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	021a      	lsls	r2, r3, #8
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	431a      	orrs	r2, r3
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4313      	orrs	r3, r2
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	4313      	orrs	r3, r2
 800605c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	609a      	str	r2, [r3, #8]
}
 8006064:	bf00      	nop
 8006066:	371c      	adds	r7, #28
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006070:	b480      	push	{r7}
 8006072:	b087      	sub	sp, #28
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	f003 031f 	and.w	r3, r3, #31
 8006082:	2201      	movs	r2, #1
 8006084:	fa02 f303 	lsl.w	r3, r2, r3
 8006088:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6a1a      	ldr	r2, [r3, #32]
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	43db      	mvns	r3, r3
 8006092:	401a      	ands	r2, r3
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6a1a      	ldr	r2, [r3, #32]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f003 031f 	and.w	r3, r3, #31
 80060a2:	6879      	ldr	r1, [r7, #4]
 80060a4:	fa01 f303 	lsl.w	r3, r1, r3
 80060a8:	431a      	orrs	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
	...

080060bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d101      	bne.n	80060d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060d0:	2302      	movs	r3, #2
 80060d2:	e050      	b.n	8006176 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2201      	movs	r2, #1
 80060d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2202      	movs	r2, #2
 80060e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	4313      	orrs	r3, r2
 8006104:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a1c      	ldr	r2, [pc, #112]	; (8006184 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d018      	beq.n	800614a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006120:	d013      	beq.n	800614a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a18      	ldr	r2, [pc, #96]	; (8006188 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d00e      	beq.n	800614a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a16      	ldr	r2, [pc, #88]	; (800618c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d009      	beq.n	800614a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a15      	ldr	r2, [pc, #84]	; (8006190 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d004      	beq.n	800614a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a13      	ldr	r2, [pc, #76]	; (8006194 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d10c      	bne.n	8006164 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006150:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	4313      	orrs	r3, r2
 800615a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68ba      	ldr	r2, [r7, #8]
 8006162:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40010000 	.word	0x40010000
 8006188:	40000400 	.word	0x40000400
 800618c:	40000800 	.word	0x40000800
 8006190:	40000c00 	.word	0x40000c00
 8006194:	40014000 	.word	0x40014000

08006198 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006198:	b480      	push	{r7}
 800619a:	b085      	sub	sp, #20
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80061a2:	2300      	movs	r3, #0
 80061a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d101      	bne.n	80061b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061b0:	2302      	movs	r3, #2
 80061b2:	e03d      	b.n	8006230 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	695b      	ldr	r3, [r3, #20]
 800620c:	4313      	orrs	r3, r2
 800620e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	69db      	ldr	r3, [r3, #28]
 800621a:	4313      	orrs	r3, r2
 800621c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3714      	adds	r7, #20
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr

0800623c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b082      	sub	sp, #8
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d101      	bne.n	800624e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e03f      	b.n	80062ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b00      	cmp	r3, #0
 8006258:	d106      	bne.n	8006268 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f7fc fdd6 	bl	8002e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2224      	movs	r2, #36	; 0x24
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68da      	ldr	r2, [r3, #12]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800627e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 ff53 	bl	800712c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	691a      	ldr	r2, [r3, #16]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006294:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	695a      	ldr	r2, [r3, #20]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80062a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68da      	ldr	r2, [r3, #12]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2220      	movs	r2, #32
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2220      	movs	r2, #32
 80062c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3708      	adds	r7, #8
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
	...

080062d8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b08c      	sub	sp, #48	; 0x30
 80062dc:	af00      	add	r7, sp, #0
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	4613      	mov	r3, r2
 80062e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b20      	cmp	r3, #32
 80062f0:	d165      	bne.n	80063be <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d002      	beq.n	80062fe <HAL_UART_Transmit_DMA+0x26>
 80062f8:	88fb      	ldrh	r3, [r7, #6]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e05e      	b.n	80063c0 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006308:	2b01      	cmp	r3, #1
 800630a:	d101      	bne.n	8006310 <HAL_UART_Transmit_DMA+0x38>
 800630c:	2302      	movs	r3, #2
 800630e:	e057      	b.n	80063c0 <HAL_UART_Transmit_DMA+0xe8>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006318:	68ba      	ldr	r2, [r7, #8]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	88fa      	ldrh	r2, [r7, #6]
 8006322:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	88fa      	ldrh	r2, [r7, #6]
 8006328:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2221      	movs	r2, #33	; 0x21
 8006334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800633c:	4a22      	ldr	r2, [pc, #136]	; (80063c8 <HAL_UART_Transmit_DMA+0xf0>)
 800633e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006344:	4a21      	ldr	r2, [pc, #132]	; (80063cc <HAL_UART_Transmit_DMA+0xf4>)
 8006346:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800634c:	4a20      	ldr	r2, [pc, #128]	; (80063d0 <HAL_UART_Transmit_DMA+0xf8>)
 800634e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006354:	2200      	movs	r2, #0
 8006356:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8006358:	f107 0308 	add.w	r3, r7, #8
 800635c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006364:	6819      	ldr	r1, [r3, #0]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	3304      	adds	r3, #4
 800636c:	461a      	mov	r2, r3
 800636e:	88fb      	ldrh	r3, [r7, #6]
 8006370:	f7fd f916 	bl	80035a0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800637c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3314      	adds	r3, #20
 800638c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	e853 3f00 	ldrex	r3, [r3]
 8006394:	617b      	str	r3, [r7, #20]
   return(result);
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800639c:	62bb      	str	r3, [r7, #40]	; 0x28
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3314      	adds	r3, #20
 80063a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063a6:	627a      	str	r2, [r7, #36]	; 0x24
 80063a8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063aa:	6a39      	ldr	r1, [r7, #32]
 80063ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ae:	e841 2300 	strex	r3, r2, [r1]
 80063b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1e5      	bne.n	8006386 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80063ba:	2300      	movs	r3, #0
 80063bc:	e000      	b.n	80063c0 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80063be:	2302      	movs	r3, #2
  }
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3730      	adds	r7, #48	; 0x30
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	080069cd 	.word	0x080069cd
 80063cc:	08006a67 	.word	0x08006a67
 80063d0:	08006bdf 	.word	0x08006bdf

080063d4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	4613      	mov	r3, r2
 80063e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b20      	cmp	r3, #32
 80063ec:	d11d      	bne.n	800642a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d002      	beq.n	80063fa <HAL_UART_Receive_DMA+0x26>
 80063f4:	88fb      	ldrh	r3, [r7, #6]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d101      	bne.n	80063fe <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e016      	b.n	800642c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006404:	2b01      	cmp	r3, #1
 8006406:	d101      	bne.n	800640c <HAL_UART_Receive_DMA+0x38>
 8006408:	2302      	movs	r3, #2
 800640a:	e00f      	b.n	800642c <HAL_UART_Receive_DMA+0x58>
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800641a:	88fb      	ldrh	r3, [r7, #6]
 800641c:	461a      	mov	r2, r3
 800641e:	68b9      	ldr	r1, [r7, #8]
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f000 fc27 	bl	8006c74 <UART_Start_Receive_DMA>
 8006426:	4603      	mov	r3, r0
 8006428:	e000      	b.n	800642c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800642a:	2302      	movs	r3, #2
  }
}
 800642c:	4618      	mov	r0, r3
 800642e:	3710      	adds	r7, #16
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b0ba      	sub	sp, #232	; 0xe8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	695b      	ldr	r3, [r3, #20]
 8006456:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800645a:	2300      	movs	r3, #0
 800645c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006460:	2300      	movs	r3, #0
 8006462:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800646a:	f003 030f 	and.w	r3, r3, #15
 800646e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006472:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10f      	bne.n	800649a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800647a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800647e:	f003 0320 	and.w	r3, r3, #32
 8006482:	2b00      	cmp	r3, #0
 8006484:	d009      	beq.n	800649a <HAL_UART_IRQHandler+0x66>
 8006486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800648a:	f003 0320 	and.w	r3, r3, #32
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 fd8f 	bl	8006fb6 <UART_Receive_IT>
      return;
 8006498:	e256      	b.n	8006948 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800649a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800649e:	2b00      	cmp	r3, #0
 80064a0:	f000 80de 	beq.w	8006660 <HAL_UART_IRQHandler+0x22c>
 80064a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d106      	bne.n	80064be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064b4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f000 80d1 	beq.w	8006660 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00b      	beq.n	80064e2 <HAL_UART_IRQHandler+0xae>
 80064ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d005      	beq.n	80064e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064da:	f043 0201 	orr.w	r2, r3, #1
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064e6:	f003 0304 	and.w	r3, r3, #4
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00b      	beq.n	8006506 <HAL_UART_IRQHandler+0xd2>
 80064ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064f2:	f003 0301 	and.w	r3, r3, #1
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d005      	beq.n	8006506 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fe:	f043 0202 	orr.w	r2, r3, #2
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800650a:	f003 0302 	and.w	r3, r3, #2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00b      	beq.n	800652a <HAL_UART_IRQHandler+0xf6>
 8006512:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006516:	f003 0301 	and.w	r3, r3, #1
 800651a:	2b00      	cmp	r3, #0
 800651c:	d005      	beq.n	800652a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006522:	f043 0204 	orr.w	r2, r3, #4
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800652a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800652e:	f003 0308 	and.w	r3, r3, #8
 8006532:	2b00      	cmp	r3, #0
 8006534:	d011      	beq.n	800655a <HAL_UART_IRQHandler+0x126>
 8006536:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800653a:	f003 0320 	and.w	r3, r3, #32
 800653e:	2b00      	cmp	r3, #0
 8006540:	d105      	bne.n	800654e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006542:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b00      	cmp	r3, #0
 800654c:	d005      	beq.n	800655a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006552:	f043 0208 	orr.w	r2, r3, #8
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655e:	2b00      	cmp	r3, #0
 8006560:	f000 81ed 	beq.w	800693e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006568:	f003 0320 	and.w	r3, r3, #32
 800656c:	2b00      	cmp	r3, #0
 800656e:	d008      	beq.n	8006582 <HAL_UART_IRQHandler+0x14e>
 8006570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d002      	beq.n	8006582 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 fd1a 	bl	8006fb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800658c:	2b40      	cmp	r3, #64	; 0x40
 800658e:	bf0c      	ite	eq
 8006590:	2301      	moveq	r3, #1
 8006592:	2300      	movne	r3, #0
 8006594:	b2db      	uxtb	r3, r3
 8006596:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d103      	bne.n	80065ae <HAL_UART_IRQHandler+0x17a>
 80065a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d04f      	beq.n	800664e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 fc22 	bl	8006df8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	695b      	ldr	r3, [r3, #20]
 80065ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065be:	2b40      	cmp	r3, #64	; 0x40
 80065c0:	d141      	bne.n	8006646 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	3314      	adds	r3, #20
 80065c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065d0:	e853 3f00 	ldrex	r3, [r3]
 80065d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80065d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3314      	adds	r3, #20
 80065ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80065ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80065f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80065fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80065fe:	e841 2300 	strex	r3, r2, [r1]
 8006602:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006606:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1d9      	bne.n	80065c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006612:	2b00      	cmp	r3, #0
 8006614:	d013      	beq.n	800663e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661a:	4a7d      	ldr	r2, [pc, #500]	; (8006810 <HAL_UART_IRQHandler+0x3dc>)
 800661c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006622:	4618      	mov	r0, r3
 8006624:	f7fd f884 	bl	8003730 <HAL_DMA_Abort_IT>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d016      	beq.n	800665c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006632:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006638:	4610      	mov	r0, r2
 800663a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800663c:	e00e      	b.n	800665c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 f9ae 	bl	80069a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006644:	e00a      	b.n	800665c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f9aa 	bl	80069a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800664c:	e006      	b.n	800665c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f9a6 	bl	80069a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800665a:	e170      	b.n	800693e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800665c:	bf00      	nop
    return;
 800665e:	e16e      	b.n	800693e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006664:	2b01      	cmp	r3, #1
 8006666:	f040 814a 	bne.w	80068fe <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800666a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800666e:	f003 0310 	and.w	r3, r3, #16
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 8143 	beq.w	80068fe <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 813c 	beq.w	80068fe <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006686:	2300      	movs	r3, #0
 8006688:	60bb      	str	r3, [r7, #8]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	60bb      	str	r3, [r7, #8]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	60bb      	str	r3, [r7, #8]
 800669a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a6:	2b40      	cmp	r3, #64	; 0x40
 80066a8:	f040 80b4 	bne.w	8006814 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 8140 	beq.w	8006942 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066ca:	429a      	cmp	r2, r3
 80066cc:	f080 8139 	bcs.w	8006942 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066d6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066e2:	f000 8088 	beq.w	80067f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	330c      	adds	r3, #12
 80066ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80066f4:	e853 3f00 	ldrex	r3, [r3]
 80066f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80066fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006700:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006704:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	330c      	adds	r3, #12
 800670e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006712:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006716:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800671e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006722:	e841 2300 	strex	r3, r2, [r1]
 8006726:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800672a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1d9      	bne.n	80066e6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3314      	adds	r3, #20
 8006738:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800673c:	e853 3f00 	ldrex	r3, [r3]
 8006740:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006742:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006744:	f023 0301 	bic.w	r3, r3, #1
 8006748:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3314      	adds	r3, #20
 8006752:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006756:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800675a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800675e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006762:	e841 2300 	strex	r3, r2, [r1]
 8006766:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006768:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1e1      	bne.n	8006732 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	3314      	adds	r3, #20
 8006774:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006776:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800677e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006780:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006784:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3314      	adds	r3, #20
 800678e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006792:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006794:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006796:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006798:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800679a:	e841 2300 	strex	r3, r2, [r1]
 800679e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80067a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1e3      	bne.n	800676e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2220      	movs	r2, #32
 80067aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	330c      	adds	r3, #12
 80067ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067be:	e853 3f00 	ldrex	r3, [r3]
 80067c2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80067c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067c6:	f023 0310 	bic.w	r3, r3, #16
 80067ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	330c      	adds	r3, #12
 80067d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80067d8:	65ba      	str	r2, [r7, #88]	; 0x58
 80067da:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067dc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067e0:	e841 2300 	strex	r3, r2, [r1]
 80067e4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80067e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1e3      	bne.n	80067b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7fc ff2d 	bl	8003650 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067fe:	b29b      	uxth	r3, r3
 8006800:	1ad3      	subs	r3, r2, r3
 8006802:	b29b      	uxth	r3, r3
 8006804:	4619      	mov	r1, r3
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 f8d4 	bl	80069b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800680c:	e099      	b.n	8006942 <HAL_UART_IRQHandler+0x50e>
 800680e:	bf00      	nop
 8006810:	08006ebf 	.word	0x08006ebf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800681c:	b29b      	uxth	r3, r3
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006828:	b29b      	uxth	r3, r3
 800682a:	2b00      	cmp	r3, #0
 800682c:	f000 808b 	beq.w	8006946 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006830:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006834:	2b00      	cmp	r3, #0
 8006836:	f000 8086 	beq.w	8006946 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	330c      	adds	r3, #12
 8006840:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006844:	e853 3f00 	ldrex	r3, [r3]
 8006848:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800684a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800684c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006850:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	330c      	adds	r3, #12
 800685a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800685e:	647a      	str	r2, [r7, #68]	; 0x44
 8006860:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006862:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006864:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006866:	e841 2300 	strex	r3, r2, [r1]
 800686a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800686c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800686e:	2b00      	cmp	r3, #0
 8006870:	d1e3      	bne.n	800683a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	3314      	adds	r3, #20
 8006878:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687c:	e853 3f00 	ldrex	r3, [r3]
 8006880:	623b      	str	r3, [r7, #32]
   return(result);
 8006882:	6a3b      	ldr	r3, [r7, #32]
 8006884:	f023 0301 	bic.w	r3, r3, #1
 8006888:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	3314      	adds	r3, #20
 8006892:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006896:	633a      	str	r2, [r7, #48]	; 0x30
 8006898:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800689c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800689e:	e841 2300 	strex	r3, r2, [r1]
 80068a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d1e3      	bne.n	8006872 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2220      	movs	r2, #32
 80068ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	330c      	adds	r3, #12
 80068be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	e853 3f00 	ldrex	r3, [r3]
 80068c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 0310 	bic.w	r3, r3, #16
 80068ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	330c      	adds	r3, #12
 80068d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80068dc:	61fa      	str	r2, [r7, #28]
 80068de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e0:	69b9      	ldr	r1, [r7, #24]
 80068e2:	69fa      	ldr	r2, [r7, #28]
 80068e4:	e841 2300 	strex	r3, r2, [r1]
 80068e8:	617b      	str	r3, [r7, #20]
   return(result);
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d1e3      	bne.n	80068b8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80068f4:	4619      	mov	r1, r3
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f85c 	bl	80069b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068fc:	e023      	b.n	8006946 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80068fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006906:	2b00      	cmp	r3, #0
 8006908:	d009      	beq.n	800691e <HAL_UART_IRQHandler+0x4ea>
 800690a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800690e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fae5 	bl	8006ee6 <UART_Transmit_IT>
    return;
 800691c:	e014      	b.n	8006948 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800691e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006926:	2b00      	cmp	r3, #0
 8006928:	d00e      	beq.n	8006948 <HAL_UART_IRQHandler+0x514>
 800692a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800692e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006932:	2b00      	cmp	r3, #0
 8006934:	d008      	beq.n	8006948 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 fb25 	bl	8006f86 <UART_EndTransmit_IT>
    return;
 800693c:	e004      	b.n	8006948 <HAL_UART_IRQHandler+0x514>
    return;
 800693e:	bf00      	nop
 8006940:	e002      	b.n	8006948 <HAL_UART_IRQHandler+0x514>
      return;
 8006942:	bf00      	nop
 8006944:	e000      	b.n	8006948 <HAL_UART_IRQHandler+0x514>
      return;
 8006946:	bf00      	nop
  }
}
 8006948:	37e8      	adds	r7, #232	; 0xe8
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop

08006950 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	460b      	mov	r3, r1
 80069be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069c0:	bf00      	nop
 80069c2:	370c      	adds	r7, #12
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr

080069cc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b090      	sub	sp, #64	; 0x40
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d137      	bne.n	8006a58 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80069e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ea:	2200      	movs	r2, #0
 80069ec:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80069ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	3314      	adds	r3, #20
 80069f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f8:	e853 3f00 	ldrex	r3, [r3]
 80069fc:	623b      	str	r3, [r7, #32]
   return(result);
 80069fe:	6a3b      	ldr	r3, [r7, #32]
 8006a00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a04:	63bb      	str	r3, [r7, #56]	; 0x38
 8006a06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	3314      	adds	r3, #20
 8006a0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a0e:	633a      	str	r2, [r7, #48]	; 0x30
 8006a10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a16:	e841 2300 	strex	r3, r2, [r1]
 8006a1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d1e5      	bne.n	80069ee <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	330c      	adds	r3, #12
 8006a28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	e853 3f00 	ldrex	r3, [r3]
 8006a30:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a38:	637b      	str	r3, [r7, #52]	; 0x34
 8006a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	330c      	adds	r3, #12
 8006a40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a42:	61fa      	str	r2, [r7, #28]
 8006a44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a46:	69b9      	ldr	r1, [r7, #24]
 8006a48:	69fa      	ldr	r2, [r7, #28]
 8006a4a:	e841 2300 	strex	r3, r2, [r1]
 8006a4e:	617b      	str	r3, [r7, #20]
   return(result);
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1e5      	bne.n	8006a22 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a56:	e002      	b.n	8006a5e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006a58:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8006a5a:	f7ff ff79 	bl	8006950 <HAL_UART_TxCpltCallback>
}
 8006a5e:	bf00      	nop
 8006a60:	3740      	adds	r7, #64	; 0x40
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b084      	sub	sp, #16
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a72:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f7ff ff75 	bl	8006964 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a7a:	bf00      	nop
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b09c      	sub	sp, #112	; 0x70
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a8e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d172      	bne.n	8006b84 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006a9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006aa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	330c      	adds	r3, #12
 8006aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006aae:	e853 3f00 	ldrex	r3, [r3]
 8006ab2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006ab4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ab6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006aba:	66bb      	str	r3, [r7, #104]	; 0x68
 8006abc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	330c      	adds	r3, #12
 8006ac2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006ac4:	65ba      	str	r2, [r7, #88]	; 0x58
 8006ac6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006aca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006acc:	e841 2300 	strex	r3, r2, [r1]
 8006ad0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006ad2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1e5      	bne.n	8006aa4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ad8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	3314      	adds	r3, #20
 8006ade:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aea:	f023 0301 	bic.w	r3, r3, #1
 8006aee:	667b      	str	r3, [r7, #100]	; 0x64
 8006af0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	3314      	adds	r3, #20
 8006af6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006af8:	647a      	str	r2, [r7, #68]	; 0x44
 8006afa:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006afe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b00:	e841 2300 	strex	r3, r2, [r1]
 8006b04:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e5      	bne.n	8006ad8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	3314      	adds	r3, #20
 8006b12:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b16:	e853 3f00 	ldrex	r3, [r3]
 8006b1a:	623b      	str	r3, [r7, #32]
   return(result);
 8006b1c:	6a3b      	ldr	r3, [r7, #32]
 8006b1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b22:	663b      	str	r3, [r7, #96]	; 0x60
 8006b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	3314      	adds	r3, #20
 8006b2a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006b2c:	633a      	str	r2, [r7, #48]	; 0x30
 8006b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b34:	e841 2300 	strex	r3, r2, [r1]
 8006b38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d1e5      	bne.n	8006b0c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b42:	2220      	movs	r2, #32
 8006b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d119      	bne.n	8006b84 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	330c      	adds	r3, #12
 8006b56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	e853 3f00 	ldrex	r3, [r3]
 8006b5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0310 	bic.w	r3, r3, #16
 8006b66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	330c      	adds	r3, #12
 8006b6e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006b70:	61fa      	str	r2, [r7, #28]
 8006b72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b74:	69b9      	ldr	r1, [r7, #24]
 8006b76:	69fa      	ldr	r2, [r7, #28]
 8006b78:	e841 2300 	strex	r3, r2, [r1]
 8006b7c:	617b      	str	r3, [r7, #20]
   return(result);
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d1e5      	bne.n	8006b50 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d106      	bne.n	8006b9a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b8e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b90:	4619      	mov	r1, r3
 8006b92:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006b94:	f7ff ff0e 	bl	80069b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b98:	e002      	b.n	8006ba0 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006b9a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006b9c:	f7ff feec 	bl	8006978 <HAL_UART_RxCpltCallback>
}
 8006ba0:	bf00      	nop
 8006ba2:	3770      	adds	r7, #112	; 0x70
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d108      	bne.n	8006bd0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006bc2:	085b      	lsrs	r3, r3, #1
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	68f8      	ldr	r0, [r7, #12]
 8006bca:	f7ff fef3 	bl	80069b4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006bce:	e002      	b.n	8006bd6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f7ff fedb 	bl	800698c <HAL_UART_RxHalfCpltCallback>
}
 8006bd6:	bf00      	nop
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}

08006bde <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b084      	sub	sp, #16
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006be6:	2300      	movs	r3, #0
 8006be8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bee:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	695b      	ldr	r3, [r3, #20]
 8006bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bfa:	2b80      	cmp	r3, #128	; 0x80
 8006bfc:	bf0c      	ite	eq
 8006bfe:	2301      	moveq	r3, #1
 8006c00:	2300      	movne	r3, #0
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b21      	cmp	r3, #33	; 0x21
 8006c10:	d108      	bne.n	8006c24 <UART_DMAError+0x46>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d005      	beq.n	8006c24 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006c1e:	68b8      	ldr	r0, [r7, #8]
 8006c20:	f000 f8c2 	bl	8006da8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	695b      	ldr	r3, [r3, #20]
 8006c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c2e:	2b40      	cmp	r3, #64	; 0x40
 8006c30:	bf0c      	ite	eq
 8006c32:	2301      	moveq	r3, #1
 8006c34:	2300      	movne	r3, #0
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b22      	cmp	r3, #34	; 0x22
 8006c44:	d108      	bne.n	8006c58 <UART_DMAError+0x7a>
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d005      	beq.n	8006c58 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006c52:	68b8      	ldr	r0, [r7, #8]
 8006c54:	f000 f8d0 	bl	8006df8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5c:	f043 0210 	orr.w	r2, r3, #16
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c64:	68b8      	ldr	r0, [r7, #8]
 8006c66:	f7ff fe9b 	bl	80069a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c6a:	bf00      	nop
 8006c6c:	3710      	adds	r7, #16
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
	...

08006c74 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b098      	sub	sp, #96	; 0x60
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006c82:	68ba      	ldr	r2, [r7, #8]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	88fa      	ldrh	r2, [r7, #6]
 8006c8c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2222      	movs	r2, #34	; 0x22
 8006c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca0:	4a3e      	ldr	r2, [pc, #248]	; (8006d9c <UART_Start_Receive_DMA+0x128>)
 8006ca2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca8:	4a3d      	ldr	r2, [pc, #244]	; (8006da0 <UART_Start_Receive_DMA+0x12c>)
 8006caa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb0:	4a3c      	ldr	r2, [pc, #240]	; (8006da4 <UART_Start_Receive_DMA+0x130>)
 8006cb2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb8:	2200      	movs	r2, #0
 8006cba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006cbc:	f107 0308 	add.w	r3, r7, #8
 8006cc0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3304      	adds	r3, #4
 8006ccc:	4619      	mov	r1, r3
 8006cce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	88fb      	ldrh	r3, [r7, #6]
 8006cd4:	f7fc fc64 	bl	80035a0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006cd8:	2300      	movs	r3, #0
 8006cda:	613b      	str	r3, [r7, #16]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	613b      	str	r3, [r7, #16]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	613b      	str	r3, [r7, #16]
 8006cec:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	330c      	adds	r3, #12
 8006cfc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d00:	e853 3f00 	ldrex	r3, [r3]
 8006d04:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006d06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d0c:	65bb      	str	r3, [r7, #88]	; 0x58
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	330c      	adds	r3, #12
 8006d14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d16:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006d18:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d1a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006d1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d1e:	e841 2300 	strex	r3, r2, [r1]
 8006d22:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006d24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d1e5      	bne.n	8006cf6 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	3314      	adds	r3, #20
 8006d30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d34:	e853 3f00 	ldrex	r3, [r3]
 8006d38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d3c:	f043 0301 	orr.w	r3, r3, #1
 8006d40:	657b      	str	r3, [r7, #84]	; 0x54
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	3314      	adds	r3, #20
 8006d48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006d4a:	63ba      	str	r2, [r7, #56]	; 0x38
 8006d4c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006d50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d52:	e841 2300 	strex	r3, r2, [r1]
 8006d56:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1e5      	bne.n	8006d2a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	3314      	adds	r3, #20
 8006d64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	e853 3f00 	ldrex	r3, [r3]
 8006d6c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d74:	653b      	str	r3, [r7, #80]	; 0x50
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	3314      	adds	r3, #20
 8006d7c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006d7e:	627a      	str	r2, [r7, #36]	; 0x24
 8006d80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d82:	6a39      	ldr	r1, [r7, #32]
 8006d84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d86:	e841 2300 	strex	r3, r2, [r1]
 8006d8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1e5      	bne.n	8006d5e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8006d92:	2300      	movs	r3, #0
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3760      	adds	r7, #96	; 0x60
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	08006a83 	.word	0x08006a83
 8006da0:	08006ba9 	.word	0x08006ba9
 8006da4:	08006bdf 	.word	0x08006bdf

08006da8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b089      	sub	sp, #36	; 0x24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	330c      	adds	r3, #12
 8006db6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	e853 3f00 	ldrex	r3, [r3]
 8006dbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006dc6:	61fb      	str	r3, [r7, #28]
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	330c      	adds	r3, #12
 8006dce:	69fa      	ldr	r2, [r7, #28]
 8006dd0:	61ba      	str	r2, [r7, #24]
 8006dd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd4:	6979      	ldr	r1, [r7, #20]
 8006dd6:	69ba      	ldr	r2, [r7, #24]
 8006dd8:	e841 2300 	strex	r3, r2, [r1]
 8006ddc:	613b      	str	r3, [r7, #16]
   return(result);
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1e5      	bne.n	8006db0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2220      	movs	r2, #32
 8006de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006dec:	bf00      	nop
 8006dee:	3724      	adds	r7, #36	; 0x24
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b095      	sub	sp, #84	; 0x54
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	330c      	adds	r3, #12
 8006e06:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e0a:	e853 3f00 	ldrex	r3, [r3]
 8006e0e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	330c      	adds	r3, #12
 8006e1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e20:	643a      	str	r2, [r7, #64]	; 0x40
 8006e22:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e24:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006e26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006e28:	e841 2300 	strex	r3, r2, [r1]
 8006e2c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1e5      	bne.n	8006e00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3314      	adds	r3, #20
 8006e3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3c:	6a3b      	ldr	r3, [r7, #32]
 8006e3e:	e853 3f00 	ldrex	r3, [r3]
 8006e42:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e44:	69fb      	ldr	r3, [r7, #28]
 8006e46:	f023 0301 	bic.w	r3, r3, #1
 8006e4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3314      	adds	r3, #20
 8006e52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e5      	bne.n	8006e34 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d119      	bne.n	8006ea4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	330c      	adds	r3, #12
 8006e76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	e853 3f00 	ldrex	r3, [r3]
 8006e7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f023 0310 	bic.w	r3, r3, #16
 8006e86:	647b      	str	r3, [r7, #68]	; 0x44
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	330c      	adds	r3, #12
 8006e8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e90:	61ba      	str	r2, [r7, #24]
 8006e92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6979      	ldr	r1, [r7, #20]
 8006e96:	69ba      	ldr	r2, [r7, #24]
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	613b      	str	r3, [r7, #16]
   return(result);
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e5      	bne.n	8006e70 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006eb2:	bf00      	nop
 8006eb4:	3754      	adds	r7, #84	; 0x54
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr

08006ebe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ebe:	b580      	push	{r7, lr}
 8006ec0:	b084      	sub	sp, #16
 8006ec2:	af00      	add	r7, sp, #0
 8006ec4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f7ff fd61 	bl	80069a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ede:	bf00      	nop
 8006ee0:	3710      	adds	r7, #16
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ee6:	b480      	push	{r7}
 8006ee8:	b085      	sub	sp, #20
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	2b21      	cmp	r3, #33	; 0x21
 8006ef8:	d13e      	bne.n	8006f78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f02:	d114      	bne.n	8006f2e <UART_Transmit_IT+0x48>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d110      	bne.n	8006f2e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	881b      	ldrh	r3, [r3, #0]
 8006f16:	461a      	mov	r2, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a1b      	ldr	r3, [r3, #32]
 8006f26:	1c9a      	adds	r2, r3, #2
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	621a      	str	r2, [r3, #32]
 8006f2c:	e008      	b.n	8006f40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	1c59      	adds	r1, r3, #1
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	6211      	str	r1, [r2, #32]
 8006f38:	781a      	ldrb	r2, [r3, #0]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	3b01      	subs	r3, #1
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d10f      	bne.n	8006f74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68da      	ldr	r2, [r3, #12]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006f62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68da      	ldr	r2, [r3, #12]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006f74:	2300      	movs	r3, #0
 8006f76:	e000      	b.n	8006f7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006f78:	2302      	movs	r3, #2
  }
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr

08006f86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b082      	sub	sp, #8
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68da      	ldr	r2, [r3, #12]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2220      	movs	r2, #32
 8006fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f7ff fcd2 	bl	8006950 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b08c      	sub	sp, #48	; 0x30
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	2b22      	cmp	r3, #34	; 0x22
 8006fc8:	f040 80ab 	bne.w	8007122 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fd4:	d117      	bne.n	8007006 <UART_Receive_IT+0x50>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d113      	bne.n	8007006 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ffe:	1c9a      	adds	r2, r3, #2
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	629a      	str	r2, [r3, #40]	; 0x28
 8007004:	e026      	b.n	8007054 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800700c:	2300      	movs	r3, #0
 800700e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007018:	d007      	beq.n	800702a <UART_Receive_IT+0x74>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d10a      	bne.n	8007038 <UART_Receive_IT+0x82>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d106      	bne.n	8007038 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	b2da      	uxtb	r2, r3
 8007032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007034:	701a      	strb	r2, [r3, #0]
 8007036:	e008      	b.n	800704a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	b2db      	uxtb	r3, r3
 8007040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007044:	b2da      	uxtb	r2, r3
 8007046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007048:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800704e:	1c5a      	adds	r2, r3, #1
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007058:	b29b      	uxth	r3, r3
 800705a:	3b01      	subs	r3, #1
 800705c:	b29b      	uxth	r3, r3
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	4619      	mov	r1, r3
 8007062:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007064:	2b00      	cmp	r3, #0
 8007066:	d15a      	bne.n	800711e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68da      	ldr	r2, [r3, #12]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f022 0220 	bic.w	r2, r2, #32
 8007076:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68da      	ldr	r2, [r3, #12]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007086:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	695a      	ldr	r2, [r3, #20]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f022 0201 	bic.w	r2, r2, #1
 8007096:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2220      	movs	r2, #32
 800709c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d135      	bne.n	8007114 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	330c      	adds	r3, #12
 80070b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	e853 3f00 	ldrex	r3, [r3]
 80070bc:	613b      	str	r3, [r7, #16]
   return(result);
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	f023 0310 	bic.w	r3, r3, #16
 80070c4:	627b      	str	r3, [r7, #36]	; 0x24
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	330c      	adds	r3, #12
 80070cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070ce:	623a      	str	r2, [r7, #32]
 80070d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	69f9      	ldr	r1, [r7, #28]
 80070d4:	6a3a      	ldr	r2, [r7, #32]
 80070d6:	e841 2300 	strex	r3, r2, [r1]
 80070da:	61bb      	str	r3, [r7, #24]
   return(result);
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1e5      	bne.n	80070ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0310 	and.w	r3, r3, #16
 80070ec:	2b10      	cmp	r3, #16
 80070ee:	d10a      	bne.n	8007106 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070f0:	2300      	movs	r3, #0
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	60fb      	str	r3, [r7, #12]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	60fb      	str	r3, [r7, #12]
 8007104:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800710a:	4619      	mov	r1, r3
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f7ff fc51 	bl	80069b4 <HAL_UARTEx_RxEventCallback>
 8007112:	e002      	b.n	800711a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f7ff fc2f 	bl	8006978 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800711a:	2300      	movs	r3, #0
 800711c:	e002      	b.n	8007124 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800711e:	2300      	movs	r3, #0
 8007120:	e000      	b.n	8007124 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007122:	2302      	movs	r3, #2
  }
}
 8007124:	4618      	mov	r0, r3
 8007126:	3730      	adds	r7, #48	; 0x30
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800712c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007130:	b0c0      	sub	sp, #256	; 0x100
 8007132:	af00      	add	r7, sp, #0
 8007134:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007148:	68d9      	ldr	r1, [r3, #12]
 800714a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	ea40 0301 	orr.w	r3, r0, r1
 8007154:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	431a      	orrs	r2, r3
 8007164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007168:	695b      	ldr	r3, [r3, #20]
 800716a:	431a      	orrs	r2, r3
 800716c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007170:	69db      	ldr	r3, [r3, #28]
 8007172:	4313      	orrs	r3, r2
 8007174:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007184:	f021 010c 	bic.w	r1, r1, #12
 8007188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007192:	430b      	orrs	r3, r1
 8007194:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	695b      	ldr	r3, [r3, #20]
 800719e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80071a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071a6:	6999      	ldr	r1, [r3, #24]
 80071a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	ea40 0301 	orr.w	r3, r0, r1
 80071b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80071b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	4b8f      	ldr	r3, [pc, #572]	; (80073f8 <UART_SetConfig+0x2cc>)
 80071bc:	429a      	cmp	r2, r3
 80071be:	d005      	beq.n	80071cc <UART_SetConfig+0xa0>
 80071c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	4b8d      	ldr	r3, [pc, #564]	; (80073fc <UART_SetConfig+0x2d0>)
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d104      	bne.n	80071d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80071cc:	f7fd ffc2 	bl	8005154 <HAL_RCC_GetPCLK2Freq>
 80071d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80071d4:	e003      	b.n	80071de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80071d6:	f7fd ffa9 	bl	800512c <HAL_RCC_GetPCLK1Freq>
 80071da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071e2:	69db      	ldr	r3, [r3, #28]
 80071e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071e8:	f040 810c 	bne.w	8007404 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80071ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071f0:	2200      	movs	r2, #0
 80071f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80071f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80071fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80071fe:	4622      	mov	r2, r4
 8007200:	462b      	mov	r3, r5
 8007202:	1891      	adds	r1, r2, r2
 8007204:	65b9      	str	r1, [r7, #88]	; 0x58
 8007206:	415b      	adcs	r3, r3
 8007208:	65fb      	str	r3, [r7, #92]	; 0x5c
 800720a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800720e:	4621      	mov	r1, r4
 8007210:	eb12 0801 	adds.w	r8, r2, r1
 8007214:	4629      	mov	r1, r5
 8007216:	eb43 0901 	adc.w	r9, r3, r1
 800721a:	f04f 0200 	mov.w	r2, #0
 800721e:	f04f 0300 	mov.w	r3, #0
 8007222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800722a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800722e:	4690      	mov	r8, r2
 8007230:	4699      	mov	r9, r3
 8007232:	4623      	mov	r3, r4
 8007234:	eb18 0303 	adds.w	r3, r8, r3
 8007238:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800723c:	462b      	mov	r3, r5
 800723e:	eb49 0303 	adc.w	r3, r9, r3
 8007242:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007252:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007256:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800725a:	460b      	mov	r3, r1
 800725c:	18db      	adds	r3, r3, r3
 800725e:	653b      	str	r3, [r7, #80]	; 0x50
 8007260:	4613      	mov	r3, r2
 8007262:	eb42 0303 	adc.w	r3, r2, r3
 8007266:	657b      	str	r3, [r7, #84]	; 0x54
 8007268:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800726c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007270:	f7f9 fd7c 	bl	8000d6c <__aeabi_uldivmod>
 8007274:	4602      	mov	r2, r0
 8007276:	460b      	mov	r3, r1
 8007278:	4b61      	ldr	r3, [pc, #388]	; (8007400 <UART_SetConfig+0x2d4>)
 800727a:	fba3 2302 	umull	r2, r3, r3, r2
 800727e:	095b      	lsrs	r3, r3, #5
 8007280:	011c      	lsls	r4, r3, #4
 8007282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007286:	2200      	movs	r2, #0
 8007288:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800728c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007290:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007294:	4642      	mov	r2, r8
 8007296:	464b      	mov	r3, r9
 8007298:	1891      	adds	r1, r2, r2
 800729a:	64b9      	str	r1, [r7, #72]	; 0x48
 800729c:	415b      	adcs	r3, r3
 800729e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80072a4:	4641      	mov	r1, r8
 80072a6:	eb12 0a01 	adds.w	sl, r2, r1
 80072aa:	4649      	mov	r1, r9
 80072ac:	eb43 0b01 	adc.w	fp, r3, r1
 80072b0:	f04f 0200 	mov.w	r2, #0
 80072b4:	f04f 0300 	mov.w	r3, #0
 80072b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072c4:	4692      	mov	sl, r2
 80072c6:	469b      	mov	fp, r3
 80072c8:	4643      	mov	r3, r8
 80072ca:	eb1a 0303 	adds.w	r3, sl, r3
 80072ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80072d2:	464b      	mov	r3, r9
 80072d4:	eb4b 0303 	adc.w	r3, fp, r3
 80072d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80072dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	2200      	movs	r2, #0
 80072e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80072ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80072f0:	460b      	mov	r3, r1
 80072f2:	18db      	adds	r3, r3, r3
 80072f4:	643b      	str	r3, [r7, #64]	; 0x40
 80072f6:	4613      	mov	r3, r2
 80072f8:	eb42 0303 	adc.w	r3, r2, r3
 80072fc:	647b      	str	r3, [r7, #68]	; 0x44
 80072fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007302:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007306:	f7f9 fd31 	bl	8000d6c <__aeabi_uldivmod>
 800730a:	4602      	mov	r2, r0
 800730c:	460b      	mov	r3, r1
 800730e:	4611      	mov	r1, r2
 8007310:	4b3b      	ldr	r3, [pc, #236]	; (8007400 <UART_SetConfig+0x2d4>)
 8007312:	fba3 2301 	umull	r2, r3, r3, r1
 8007316:	095b      	lsrs	r3, r3, #5
 8007318:	2264      	movs	r2, #100	; 0x64
 800731a:	fb02 f303 	mul.w	r3, r2, r3
 800731e:	1acb      	subs	r3, r1, r3
 8007320:	00db      	lsls	r3, r3, #3
 8007322:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007326:	4b36      	ldr	r3, [pc, #216]	; (8007400 <UART_SetConfig+0x2d4>)
 8007328:	fba3 2302 	umull	r2, r3, r3, r2
 800732c:	095b      	lsrs	r3, r3, #5
 800732e:	005b      	lsls	r3, r3, #1
 8007330:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007334:	441c      	add	r4, r3
 8007336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800733a:	2200      	movs	r2, #0
 800733c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007340:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007344:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007348:	4642      	mov	r2, r8
 800734a:	464b      	mov	r3, r9
 800734c:	1891      	adds	r1, r2, r2
 800734e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007350:	415b      	adcs	r3, r3
 8007352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007354:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007358:	4641      	mov	r1, r8
 800735a:	1851      	adds	r1, r2, r1
 800735c:	6339      	str	r1, [r7, #48]	; 0x30
 800735e:	4649      	mov	r1, r9
 8007360:	414b      	adcs	r3, r1
 8007362:	637b      	str	r3, [r7, #52]	; 0x34
 8007364:	f04f 0200 	mov.w	r2, #0
 8007368:	f04f 0300 	mov.w	r3, #0
 800736c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007370:	4659      	mov	r1, fp
 8007372:	00cb      	lsls	r3, r1, #3
 8007374:	4651      	mov	r1, sl
 8007376:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800737a:	4651      	mov	r1, sl
 800737c:	00ca      	lsls	r2, r1, #3
 800737e:	4610      	mov	r0, r2
 8007380:	4619      	mov	r1, r3
 8007382:	4603      	mov	r3, r0
 8007384:	4642      	mov	r2, r8
 8007386:	189b      	adds	r3, r3, r2
 8007388:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800738c:	464b      	mov	r3, r9
 800738e:	460a      	mov	r2, r1
 8007390:	eb42 0303 	adc.w	r3, r2, r3
 8007394:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80073a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80073a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80073ac:	460b      	mov	r3, r1
 80073ae:	18db      	adds	r3, r3, r3
 80073b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80073b2:	4613      	mov	r3, r2
 80073b4:	eb42 0303 	adc.w	r3, r2, r3
 80073b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80073c2:	f7f9 fcd3 	bl	8000d6c <__aeabi_uldivmod>
 80073c6:	4602      	mov	r2, r0
 80073c8:	460b      	mov	r3, r1
 80073ca:	4b0d      	ldr	r3, [pc, #52]	; (8007400 <UART_SetConfig+0x2d4>)
 80073cc:	fba3 1302 	umull	r1, r3, r3, r2
 80073d0:	095b      	lsrs	r3, r3, #5
 80073d2:	2164      	movs	r1, #100	; 0x64
 80073d4:	fb01 f303 	mul.w	r3, r1, r3
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	00db      	lsls	r3, r3, #3
 80073dc:	3332      	adds	r3, #50	; 0x32
 80073de:	4a08      	ldr	r2, [pc, #32]	; (8007400 <UART_SetConfig+0x2d4>)
 80073e0:	fba2 2303 	umull	r2, r3, r2, r3
 80073e4:	095b      	lsrs	r3, r3, #5
 80073e6:	f003 0207 	and.w	r2, r3, #7
 80073ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4422      	add	r2, r4
 80073f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80073f4:	e105      	b.n	8007602 <UART_SetConfig+0x4d6>
 80073f6:	bf00      	nop
 80073f8:	40011000 	.word	0x40011000
 80073fc:	40011400 	.word	0x40011400
 8007400:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007404:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007408:	2200      	movs	r2, #0
 800740a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800740e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007412:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007416:	4642      	mov	r2, r8
 8007418:	464b      	mov	r3, r9
 800741a:	1891      	adds	r1, r2, r2
 800741c:	6239      	str	r1, [r7, #32]
 800741e:	415b      	adcs	r3, r3
 8007420:	627b      	str	r3, [r7, #36]	; 0x24
 8007422:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007426:	4641      	mov	r1, r8
 8007428:	1854      	adds	r4, r2, r1
 800742a:	4649      	mov	r1, r9
 800742c:	eb43 0501 	adc.w	r5, r3, r1
 8007430:	f04f 0200 	mov.w	r2, #0
 8007434:	f04f 0300 	mov.w	r3, #0
 8007438:	00eb      	lsls	r3, r5, #3
 800743a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800743e:	00e2      	lsls	r2, r4, #3
 8007440:	4614      	mov	r4, r2
 8007442:	461d      	mov	r5, r3
 8007444:	4643      	mov	r3, r8
 8007446:	18e3      	adds	r3, r4, r3
 8007448:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800744c:	464b      	mov	r3, r9
 800744e:	eb45 0303 	adc.w	r3, r5, r3
 8007452:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007462:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007466:	f04f 0200 	mov.w	r2, #0
 800746a:	f04f 0300 	mov.w	r3, #0
 800746e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007472:	4629      	mov	r1, r5
 8007474:	008b      	lsls	r3, r1, #2
 8007476:	4621      	mov	r1, r4
 8007478:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800747c:	4621      	mov	r1, r4
 800747e:	008a      	lsls	r2, r1, #2
 8007480:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007484:	f7f9 fc72 	bl	8000d6c <__aeabi_uldivmod>
 8007488:	4602      	mov	r2, r0
 800748a:	460b      	mov	r3, r1
 800748c:	4b60      	ldr	r3, [pc, #384]	; (8007610 <UART_SetConfig+0x4e4>)
 800748e:	fba3 2302 	umull	r2, r3, r3, r2
 8007492:	095b      	lsrs	r3, r3, #5
 8007494:	011c      	lsls	r4, r3, #4
 8007496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800749a:	2200      	movs	r2, #0
 800749c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80074a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80074a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80074a8:	4642      	mov	r2, r8
 80074aa:	464b      	mov	r3, r9
 80074ac:	1891      	adds	r1, r2, r2
 80074ae:	61b9      	str	r1, [r7, #24]
 80074b0:	415b      	adcs	r3, r3
 80074b2:	61fb      	str	r3, [r7, #28]
 80074b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074b8:	4641      	mov	r1, r8
 80074ba:	1851      	adds	r1, r2, r1
 80074bc:	6139      	str	r1, [r7, #16]
 80074be:	4649      	mov	r1, r9
 80074c0:	414b      	adcs	r3, r1
 80074c2:	617b      	str	r3, [r7, #20]
 80074c4:	f04f 0200 	mov.w	r2, #0
 80074c8:	f04f 0300 	mov.w	r3, #0
 80074cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80074d0:	4659      	mov	r1, fp
 80074d2:	00cb      	lsls	r3, r1, #3
 80074d4:	4651      	mov	r1, sl
 80074d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074da:	4651      	mov	r1, sl
 80074dc:	00ca      	lsls	r2, r1, #3
 80074de:	4610      	mov	r0, r2
 80074e0:	4619      	mov	r1, r3
 80074e2:	4603      	mov	r3, r0
 80074e4:	4642      	mov	r2, r8
 80074e6:	189b      	adds	r3, r3, r2
 80074e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80074ec:	464b      	mov	r3, r9
 80074ee:	460a      	mov	r2, r1
 80074f0:	eb42 0303 	adc.w	r3, r2, r3
 80074f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80074f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	67bb      	str	r3, [r7, #120]	; 0x78
 8007502:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007504:	f04f 0200 	mov.w	r2, #0
 8007508:	f04f 0300 	mov.w	r3, #0
 800750c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007510:	4649      	mov	r1, r9
 8007512:	008b      	lsls	r3, r1, #2
 8007514:	4641      	mov	r1, r8
 8007516:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800751a:	4641      	mov	r1, r8
 800751c:	008a      	lsls	r2, r1, #2
 800751e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007522:	f7f9 fc23 	bl	8000d6c <__aeabi_uldivmod>
 8007526:	4602      	mov	r2, r0
 8007528:	460b      	mov	r3, r1
 800752a:	4b39      	ldr	r3, [pc, #228]	; (8007610 <UART_SetConfig+0x4e4>)
 800752c:	fba3 1302 	umull	r1, r3, r3, r2
 8007530:	095b      	lsrs	r3, r3, #5
 8007532:	2164      	movs	r1, #100	; 0x64
 8007534:	fb01 f303 	mul.w	r3, r1, r3
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	011b      	lsls	r3, r3, #4
 800753c:	3332      	adds	r3, #50	; 0x32
 800753e:	4a34      	ldr	r2, [pc, #208]	; (8007610 <UART_SetConfig+0x4e4>)
 8007540:	fba2 2303 	umull	r2, r3, r2, r3
 8007544:	095b      	lsrs	r3, r3, #5
 8007546:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800754a:	441c      	add	r4, r3
 800754c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007550:	2200      	movs	r2, #0
 8007552:	673b      	str	r3, [r7, #112]	; 0x70
 8007554:	677a      	str	r2, [r7, #116]	; 0x74
 8007556:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800755a:	4642      	mov	r2, r8
 800755c:	464b      	mov	r3, r9
 800755e:	1891      	adds	r1, r2, r2
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	415b      	adcs	r3, r3
 8007564:	60fb      	str	r3, [r7, #12]
 8007566:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800756a:	4641      	mov	r1, r8
 800756c:	1851      	adds	r1, r2, r1
 800756e:	6039      	str	r1, [r7, #0]
 8007570:	4649      	mov	r1, r9
 8007572:	414b      	adcs	r3, r1
 8007574:	607b      	str	r3, [r7, #4]
 8007576:	f04f 0200 	mov.w	r2, #0
 800757a:	f04f 0300 	mov.w	r3, #0
 800757e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007582:	4659      	mov	r1, fp
 8007584:	00cb      	lsls	r3, r1, #3
 8007586:	4651      	mov	r1, sl
 8007588:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800758c:	4651      	mov	r1, sl
 800758e:	00ca      	lsls	r2, r1, #3
 8007590:	4610      	mov	r0, r2
 8007592:	4619      	mov	r1, r3
 8007594:	4603      	mov	r3, r0
 8007596:	4642      	mov	r2, r8
 8007598:	189b      	adds	r3, r3, r2
 800759a:	66bb      	str	r3, [r7, #104]	; 0x68
 800759c:	464b      	mov	r3, r9
 800759e:	460a      	mov	r2, r1
 80075a0:	eb42 0303 	adc.w	r3, r2, r3
 80075a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80075a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	663b      	str	r3, [r7, #96]	; 0x60
 80075b0:	667a      	str	r2, [r7, #100]	; 0x64
 80075b2:	f04f 0200 	mov.w	r2, #0
 80075b6:	f04f 0300 	mov.w	r3, #0
 80075ba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80075be:	4649      	mov	r1, r9
 80075c0:	008b      	lsls	r3, r1, #2
 80075c2:	4641      	mov	r1, r8
 80075c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075c8:	4641      	mov	r1, r8
 80075ca:	008a      	lsls	r2, r1, #2
 80075cc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80075d0:	f7f9 fbcc 	bl	8000d6c <__aeabi_uldivmod>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	4b0d      	ldr	r3, [pc, #52]	; (8007610 <UART_SetConfig+0x4e4>)
 80075da:	fba3 1302 	umull	r1, r3, r3, r2
 80075de:	095b      	lsrs	r3, r3, #5
 80075e0:	2164      	movs	r1, #100	; 0x64
 80075e2:	fb01 f303 	mul.w	r3, r1, r3
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	011b      	lsls	r3, r3, #4
 80075ea:	3332      	adds	r3, #50	; 0x32
 80075ec:	4a08      	ldr	r2, [pc, #32]	; (8007610 <UART_SetConfig+0x4e4>)
 80075ee:	fba2 2303 	umull	r2, r3, r2, r3
 80075f2:	095b      	lsrs	r3, r3, #5
 80075f4:	f003 020f 	and.w	r2, r3, #15
 80075f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4422      	add	r2, r4
 8007600:	609a      	str	r2, [r3, #8]
}
 8007602:	bf00      	nop
 8007604:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007608:	46bd      	mov	sp, r7
 800760a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800760e:	bf00      	nop
 8007610:	51eb851f 	.word	0x51eb851f

08007614 <calloc>:
 8007614:	4b02      	ldr	r3, [pc, #8]	; (8007620 <calloc+0xc>)
 8007616:	460a      	mov	r2, r1
 8007618:	4601      	mov	r1, r0
 800761a:	6818      	ldr	r0, [r3, #0]
 800761c:	f000 b834 	b.w	8007688 <_calloc_r>
 8007620:	20000034 	.word	0x20000034

08007624 <__errno>:
 8007624:	4b01      	ldr	r3, [pc, #4]	; (800762c <__errno+0x8>)
 8007626:	6818      	ldr	r0, [r3, #0]
 8007628:	4770      	bx	lr
 800762a:	bf00      	nop
 800762c:	20000034 	.word	0x20000034

08007630 <__libc_init_array>:
 8007630:	b570      	push	{r4, r5, r6, lr}
 8007632:	4d0d      	ldr	r5, [pc, #52]	; (8007668 <__libc_init_array+0x38>)
 8007634:	4c0d      	ldr	r4, [pc, #52]	; (800766c <__libc_init_array+0x3c>)
 8007636:	1b64      	subs	r4, r4, r5
 8007638:	10a4      	asrs	r4, r4, #2
 800763a:	2600      	movs	r6, #0
 800763c:	42a6      	cmp	r6, r4
 800763e:	d109      	bne.n	8007654 <__libc_init_array+0x24>
 8007640:	4d0b      	ldr	r5, [pc, #44]	; (8007670 <__libc_init_array+0x40>)
 8007642:	4c0c      	ldr	r4, [pc, #48]	; (8007674 <__libc_init_array+0x44>)
 8007644:	f000 f9c6 	bl	80079d4 <_init>
 8007648:	1b64      	subs	r4, r4, r5
 800764a:	10a4      	asrs	r4, r4, #2
 800764c:	2600      	movs	r6, #0
 800764e:	42a6      	cmp	r6, r4
 8007650:	d105      	bne.n	800765e <__libc_init_array+0x2e>
 8007652:	bd70      	pop	{r4, r5, r6, pc}
 8007654:	f855 3b04 	ldr.w	r3, [r5], #4
 8007658:	4798      	blx	r3
 800765a:	3601      	adds	r6, #1
 800765c:	e7ee      	b.n	800763c <__libc_init_array+0xc>
 800765e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007662:	4798      	blx	r3
 8007664:	3601      	adds	r6, #1
 8007666:	e7f2      	b.n	800764e <__libc_init_array+0x1e>
 8007668:	08007a1c 	.word	0x08007a1c
 800766c:	08007a1c 	.word	0x08007a1c
 8007670:	08007a1c 	.word	0x08007a1c
 8007674:	08007a20 	.word	0x08007a20

08007678 <memset>:
 8007678:	4402      	add	r2, r0
 800767a:	4603      	mov	r3, r0
 800767c:	4293      	cmp	r3, r2
 800767e:	d100      	bne.n	8007682 <memset+0xa>
 8007680:	4770      	bx	lr
 8007682:	f803 1b01 	strb.w	r1, [r3], #1
 8007686:	e7f9      	b.n	800767c <memset+0x4>

08007688 <_calloc_r>:
 8007688:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800768a:	fba1 2402 	umull	r2, r4, r1, r2
 800768e:	b94c      	cbnz	r4, 80076a4 <_calloc_r+0x1c>
 8007690:	4611      	mov	r1, r2
 8007692:	9201      	str	r2, [sp, #4]
 8007694:	f000 f82e 	bl	80076f4 <_malloc_r>
 8007698:	9a01      	ldr	r2, [sp, #4]
 800769a:	4605      	mov	r5, r0
 800769c:	b930      	cbnz	r0, 80076ac <_calloc_r+0x24>
 800769e:	4628      	mov	r0, r5
 80076a0:	b003      	add	sp, #12
 80076a2:	bd30      	pop	{r4, r5, pc}
 80076a4:	220c      	movs	r2, #12
 80076a6:	6002      	str	r2, [r0, #0]
 80076a8:	2500      	movs	r5, #0
 80076aa:	e7f8      	b.n	800769e <_calloc_r+0x16>
 80076ac:	4621      	mov	r1, r4
 80076ae:	f7ff ffe3 	bl	8007678 <memset>
 80076b2:	e7f4      	b.n	800769e <_calloc_r+0x16>

080076b4 <sbrk_aligned>:
 80076b4:	b570      	push	{r4, r5, r6, lr}
 80076b6:	4e0e      	ldr	r6, [pc, #56]	; (80076f0 <sbrk_aligned+0x3c>)
 80076b8:	460c      	mov	r4, r1
 80076ba:	6831      	ldr	r1, [r6, #0]
 80076bc:	4605      	mov	r5, r0
 80076be:	b911      	cbnz	r1, 80076c6 <sbrk_aligned+0x12>
 80076c0:	f000 f88c 	bl	80077dc <_sbrk_r>
 80076c4:	6030      	str	r0, [r6, #0]
 80076c6:	4621      	mov	r1, r4
 80076c8:	4628      	mov	r0, r5
 80076ca:	f000 f887 	bl	80077dc <_sbrk_r>
 80076ce:	1c43      	adds	r3, r0, #1
 80076d0:	d00a      	beq.n	80076e8 <sbrk_aligned+0x34>
 80076d2:	1cc4      	adds	r4, r0, #3
 80076d4:	f024 0403 	bic.w	r4, r4, #3
 80076d8:	42a0      	cmp	r0, r4
 80076da:	d007      	beq.n	80076ec <sbrk_aligned+0x38>
 80076dc:	1a21      	subs	r1, r4, r0
 80076de:	4628      	mov	r0, r5
 80076e0:	f000 f87c 	bl	80077dc <_sbrk_r>
 80076e4:	3001      	adds	r0, #1
 80076e6:	d101      	bne.n	80076ec <sbrk_aligned+0x38>
 80076e8:	f04f 34ff 	mov.w	r4, #4294967295
 80076ec:	4620      	mov	r0, r4
 80076ee:	bd70      	pop	{r4, r5, r6, pc}
 80076f0:	20000410 	.word	0x20000410

080076f4 <_malloc_r>:
 80076f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076f8:	1ccd      	adds	r5, r1, #3
 80076fa:	f025 0503 	bic.w	r5, r5, #3
 80076fe:	3508      	adds	r5, #8
 8007700:	2d0c      	cmp	r5, #12
 8007702:	bf38      	it	cc
 8007704:	250c      	movcc	r5, #12
 8007706:	2d00      	cmp	r5, #0
 8007708:	4607      	mov	r7, r0
 800770a:	db01      	blt.n	8007710 <_malloc_r+0x1c>
 800770c:	42a9      	cmp	r1, r5
 800770e:	d905      	bls.n	800771c <_malloc_r+0x28>
 8007710:	230c      	movs	r3, #12
 8007712:	603b      	str	r3, [r7, #0]
 8007714:	2600      	movs	r6, #0
 8007716:	4630      	mov	r0, r6
 8007718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800771c:	4e2e      	ldr	r6, [pc, #184]	; (80077d8 <_malloc_r+0xe4>)
 800771e:	f000 f86d 	bl	80077fc <__malloc_lock>
 8007722:	6833      	ldr	r3, [r6, #0]
 8007724:	461c      	mov	r4, r3
 8007726:	bb34      	cbnz	r4, 8007776 <_malloc_r+0x82>
 8007728:	4629      	mov	r1, r5
 800772a:	4638      	mov	r0, r7
 800772c:	f7ff ffc2 	bl	80076b4 <sbrk_aligned>
 8007730:	1c43      	adds	r3, r0, #1
 8007732:	4604      	mov	r4, r0
 8007734:	d14d      	bne.n	80077d2 <_malloc_r+0xde>
 8007736:	6834      	ldr	r4, [r6, #0]
 8007738:	4626      	mov	r6, r4
 800773a:	2e00      	cmp	r6, #0
 800773c:	d140      	bne.n	80077c0 <_malloc_r+0xcc>
 800773e:	6823      	ldr	r3, [r4, #0]
 8007740:	4631      	mov	r1, r6
 8007742:	4638      	mov	r0, r7
 8007744:	eb04 0803 	add.w	r8, r4, r3
 8007748:	f000 f848 	bl	80077dc <_sbrk_r>
 800774c:	4580      	cmp	r8, r0
 800774e:	d13a      	bne.n	80077c6 <_malloc_r+0xd2>
 8007750:	6821      	ldr	r1, [r4, #0]
 8007752:	3503      	adds	r5, #3
 8007754:	1a6d      	subs	r5, r5, r1
 8007756:	f025 0503 	bic.w	r5, r5, #3
 800775a:	3508      	adds	r5, #8
 800775c:	2d0c      	cmp	r5, #12
 800775e:	bf38      	it	cc
 8007760:	250c      	movcc	r5, #12
 8007762:	4629      	mov	r1, r5
 8007764:	4638      	mov	r0, r7
 8007766:	f7ff ffa5 	bl	80076b4 <sbrk_aligned>
 800776a:	3001      	adds	r0, #1
 800776c:	d02b      	beq.n	80077c6 <_malloc_r+0xd2>
 800776e:	6823      	ldr	r3, [r4, #0]
 8007770:	442b      	add	r3, r5
 8007772:	6023      	str	r3, [r4, #0]
 8007774:	e00e      	b.n	8007794 <_malloc_r+0xa0>
 8007776:	6822      	ldr	r2, [r4, #0]
 8007778:	1b52      	subs	r2, r2, r5
 800777a:	d41e      	bmi.n	80077ba <_malloc_r+0xc6>
 800777c:	2a0b      	cmp	r2, #11
 800777e:	d916      	bls.n	80077ae <_malloc_r+0xba>
 8007780:	1961      	adds	r1, r4, r5
 8007782:	42a3      	cmp	r3, r4
 8007784:	6025      	str	r5, [r4, #0]
 8007786:	bf18      	it	ne
 8007788:	6059      	strne	r1, [r3, #4]
 800778a:	6863      	ldr	r3, [r4, #4]
 800778c:	bf08      	it	eq
 800778e:	6031      	streq	r1, [r6, #0]
 8007790:	5162      	str	r2, [r4, r5]
 8007792:	604b      	str	r3, [r1, #4]
 8007794:	4638      	mov	r0, r7
 8007796:	f104 060b 	add.w	r6, r4, #11
 800779a:	f000 f835 	bl	8007808 <__malloc_unlock>
 800779e:	f026 0607 	bic.w	r6, r6, #7
 80077a2:	1d23      	adds	r3, r4, #4
 80077a4:	1af2      	subs	r2, r6, r3
 80077a6:	d0b6      	beq.n	8007716 <_malloc_r+0x22>
 80077a8:	1b9b      	subs	r3, r3, r6
 80077aa:	50a3      	str	r3, [r4, r2]
 80077ac:	e7b3      	b.n	8007716 <_malloc_r+0x22>
 80077ae:	6862      	ldr	r2, [r4, #4]
 80077b0:	42a3      	cmp	r3, r4
 80077b2:	bf0c      	ite	eq
 80077b4:	6032      	streq	r2, [r6, #0]
 80077b6:	605a      	strne	r2, [r3, #4]
 80077b8:	e7ec      	b.n	8007794 <_malloc_r+0xa0>
 80077ba:	4623      	mov	r3, r4
 80077bc:	6864      	ldr	r4, [r4, #4]
 80077be:	e7b2      	b.n	8007726 <_malloc_r+0x32>
 80077c0:	4634      	mov	r4, r6
 80077c2:	6876      	ldr	r6, [r6, #4]
 80077c4:	e7b9      	b.n	800773a <_malloc_r+0x46>
 80077c6:	230c      	movs	r3, #12
 80077c8:	603b      	str	r3, [r7, #0]
 80077ca:	4638      	mov	r0, r7
 80077cc:	f000 f81c 	bl	8007808 <__malloc_unlock>
 80077d0:	e7a1      	b.n	8007716 <_malloc_r+0x22>
 80077d2:	6025      	str	r5, [r4, #0]
 80077d4:	e7de      	b.n	8007794 <_malloc_r+0xa0>
 80077d6:	bf00      	nop
 80077d8:	2000040c 	.word	0x2000040c

080077dc <_sbrk_r>:
 80077dc:	b538      	push	{r3, r4, r5, lr}
 80077de:	4d06      	ldr	r5, [pc, #24]	; (80077f8 <_sbrk_r+0x1c>)
 80077e0:	2300      	movs	r3, #0
 80077e2:	4604      	mov	r4, r0
 80077e4:	4608      	mov	r0, r1
 80077e6:	602b      	str	r3, [r5, #0]
 80077e8:	f7fb fc12 	bl	8003010 <_sbrk>
 80077ec:	1c43      	adds	r3, r0, #1
 80077ee:	d102      	bne.n	80077f6 <_sbrk_r+0x1a>
 80077f0:	682b      	ldr	r3, [r5, #0]
 80077f2:	b103      	cbz	r3, 80077f6 <_sbrk_r+0x1a>
 80077f4:	6023      	str	r3, [r4, #0]
 80077f6:	bd38      	pop	{r3, r4, r5, pc}
 80077f8:	20000414 	.word	0x20000414

080077fc <__malloc_lock>:
 80077fc:	4801      	ldr	r0, [pc, #4]	; (8007804 <__malloc_lock+0x8>)
 80077fe:	f000 b809 	b.w	8007814 <__retarget_lock_acquire_recursive>
 8007802:	bf00      	nop
 8007804:	20000418 	.word	0x20000418

08007808 <__malloc_unlock>:
 8007808:	4801      	ldr	r0, [pc, #4]	; (8007810 <__malloc_unlock+0x8>)
 800780a:	f000 b804 	b.w	8007816 <__retarget_lock_release_recursive>
 800780e:	bf00      	nop
 8007810:	20000418 	.word	0x20000418

08007814 <__retarget_lock_acquire_recursive>:
 8007814:	4770      	bx	lr

08007816 <__retarget_lock_release_recursive>:
 8007816:	4770      	bx	lr

08007818 <sqrt>:
 8007818:	b538      	push	{r3, r4, r5, lr}
 800781a:	ed2d 8b02 	vpush	{d8}
 800781e:	ec55 4b10 	vmov	r4, r5, d0
 8007822:	f000 f825 	bl	8007870 <__ieee754_sqrt>
 8007826:	4622      	mov	r2, r4
 8007828:	462b      	mov	r3, r5
 800782a:	4620      	mov	r0, r4
 800782c:	4629      	mov	r1, r5
 800782e:	eeb0 8a40 	vmov.f32	s16, s0
 8007832:	eef0 8a60 	vmov.f32	s17, s1
 8007836:	f7f9 f925 	bl	8000a84 <__aeabi_dcmpun>
 800783a:	b990      	cbnz	r0, 8007862 <sqrt+0x4a>
 800783c:	2200      	movs	r2, #0
 800783e:	2300      	movs	r3, #0
 8007840:	4620      	mov	r0, r4
 8007842:	4629      	mov	r1, r5
 8007844:	f7f9 f8f6 	bl	8000a34 <__aeabi_dcmplt>
 8007848:	b158      	cbz	r0, 8007862 <sqrt+0x4a>
 800784a:	f7ff feeb 	bl	8007624 <__errno>
 800784e:	2321      	movs	r3, #33	; 0x21
 8007850:	6003      	str	r3, [r0, #0]
 8007852:	2200      	movs	r2, #0
 8007854:	2300      	movs	r3, #0
 8007856:	4610      	mov	r0, r2
 8007858:	4619      	mov	r1, r3
 800785a:	f7f8 ffa3 	bl	80007a4 <__aeabi_ddiv>
 800785e:	ec41 0b18 	vmov	d8, r0, r1
 8007862:	eeb0 0a48 	vmov.f32	s0, s16
 8007866:	eef0 0a68 	vmov.f32	s1, s17
 800786a:	ecbd 8b02 	vpop	{d8}
 800786e:	bd38      	pop	{r3, r4, r5, pc}

08007870 <__ieee754_sqrt>:
 8007870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007874:	ec55 4b10 	vmov	r4, r5, d0
 8007878:	4e55      	ldr	r6, [pc, #340]	; (80079d0 <__ieee754_sqrt+0x160>)
 800787a:	43ae      	bics	r6, r5
 800787c:	ee10 0a10 	vmov	r0, s0
 8007880:	ee10 3a10 	vmov	r3, s0
 8007884:	462a      	mov	r2, r5
 8007886:	4629      	mov	r1, r5
 8007888:	d110      	bne.n	80078ac <__ieee754_sqrt+0x3c>
 800788a:	ee10 2a10 	vmov	r2, s0
 800788e:	462b      	mov	r3, r5
 8007890:	f7f8 fe5e 	bl	8000550 <__aeabi_dmul>
 8007894:	4602      	mov	r2, r0
 8007896:	460b      	mov	r3, r1
 8007898:	4620      	mov	r0, r4
 800789a:	4629      	mov	r1, r5
 800789c:	f7f8 fca2 	bl	80001e4 <__adddf3>
 80078a0:	4604      	mov	r4, r0
 80078a2:	460d      	mov	r5, r1
 80078a4:	ec45 4b10 	vmov	d0, r4, r5
 80078a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078ac:	2d00      	cmp	r5, #0
 80078ae:	dc10      	bgt.n	80078d2 <__ieee754_sqrt+0x62>
 80078b0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80078b4:	4330      	orrs	r0, r6
 80078b6:	d0f5      	beq.n	80078a4 <__ieee754_sqrt+0x34>
 80078b8:	b15d      	cbz	r5, 80078d2 <__ieee754_sqrt+0x62>
 80078ba:	ee10 2a10 	vmov	r2, s0
 80078be:	462b      	mov	r3, r5
 80078c0:	ee10 0a10 	vmov	r0, s0
 80078c4:	f7f8 fc8c 	bl	80001e0 <__aeabi_dsub>
 80078c8:	4602      	mov	r2, r0
 80078ca:	460b      	mov	r3, r1
 80078cc:	f7f8 ff6a 	bl	80007a4 <__aeabi_ddiv>
 80078d0:	e7e6      	b.n	80078a0 <__ieee754_sqrt+0x30>
 80078d2:	1512      	asrs	r2, r2, #20
 80078d4:	d074      	beq.n	80079c0 <__ieee754_sqrt+0x150>
 80078d6:	07d4      	lsls	r4, r2, #31
 80078d8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80078dc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80078e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80078e4:	bf5e      	ittt	pl
 80078e6:	0fda      	lsrpl	r2, r3, #31
 80078e8:	005b      	lslpl	r3, r3, #1
 80078ea:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80078ee:	2400      	movs	r4, #0
 80078f0:	0fda      	lsrs	r2, r3, #31
 80078f2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80078f6:	107f      	asrs	r7, r7, #1
 80078f8:	005b      	lsls	r3, r3, #1
 80078fa:	2516      	movs	r5, #22
 80078fc:	4620      	mov	r0, r4
 80078fe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007902:	1886      	adds	r6, r0, r2
 8007904:	428e      	cmp	r6, r1
 8007906:	bfde      	ittt	le
 8007908:	1b89      	suble	r1, r1, r6
 800790a:	18b0      	addle	r0, r6, r2
 800790c:	18a4      	addle	r4, r4, r2
 800790e:	0049      	lsls	r1, r1, #1
 8007910:	3d01      	subs	r5, #1
 8007912:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8007916:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800791a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800791e:	d1f0      	bne.n	8007902 <__ieee754_sqrt+0x92>
 8007920:	462a      	mov	r2, r5
 8007922:	f04f 0e20 	mov.w	lr, #32
 8007926:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800792a:	4281      	cmp	r1, r0
 800792c:	eb06 0c05 	add.w	ip, r6, r5
 8007930:	dc02      	bgt.n	8007938 <__ieee754_sqrt+0xc8>
 8007932:	d113      	bne.n	800795c <__ieee754_sqrt+0xec>
 8007934:	459c      	cmp	ip, r3
 8007936:	d811      	bhi.n	800795c <__ieee754_sqrt+0xec>
 8007938:	f1bc 0f00 	cmp.w	ip, #0
 800793c:	eb0c 0506 	add.w	r5, ip, r6
 8007940:	da43      	bge.n	80079ca <__ieee754_sqrt+0x15a>
 8007942:	2d00      	cmp	r5, #0
 8007944:	db41      	blt.n	80079ca <__ieee754_sqrt+0x15a>
 8007946:	f100 0801 	add.w	r8, r0, #1
 800794a:	1a09      	subs	r1, r1, r0
 800794c:	459c      	cmp	ip, r3
 800794e:	bf88      	it	hi
 8007950:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8007954:	eba3 030c 	sub.w	r3, r3, ip
 8007958:	4432      	add	r2, r6
 800795a:	4640      	mov	r0, r8
 800795c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8007960:	f1be 0e01 	subs.w	lr, lr, #1
 8007964:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8007968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800796c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007970:	d1db      	bne.n	800792a <__ieee754_sqrt+0xba>
 8007972:	430b      	orrs	r3, r1
 8007974:	d006      	beq.n	8007984 <__ieee754_sqrt+0x114>
 8007976:	1c50      	adds	r0, r2, #1
 8007978:	bf13      	iteet	ne
 800797a:	3201      	addne	r2, #1
 800797c:	3401      	addeq	r4, #1
 800797e:	4672      	moveq	r2, lr
 8007980:	f022 0201 	bicne.w	r2, r2, #1
 8007984:	1063      	asrs	r3, r4, #1
 8007986:	0852      	lsrs	r2, r2, #1
 8007988:	07e1      	lsls	r1, r4, #31
 800798a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800798e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007992:	bf48      	it	mi
 8007994:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8007998:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800799c:	4614      	mov	r4, r2
 800799e:	e781      	b.n	80078a4 <__ieee754_sqrt+0x34>
 80079a0:	0ad9      	lsrs	r1, r3, #11
 80079a2:	3815      	subs	r0, #21
 80079a4:	055b      	lsls	r3, r3, #21
 80079a6:	2900      	cmp	r1, #0
 80079a8:	d0fa      	beq.n	80079a0 <__ieee754_sqrt+0x130>
 80079aa:	02cd      	lsls	r5, r1, #11
 80079ac:	d50a      	bpl.n	80079c4 <__ieee754_sqrt+0x154>
 80079ae:	f1c2 0420 	rsb	r4, r2, #32
 80079b2:	fa23 f404 	lsr.w	r4, r3, r4
 80079b6:	1e55      	subs	r5, r2, #1
 80079b8:	4093      	lsls	r3, r2
 80079ba:	4321      	orrs	r1, r4
 80079bc:	1b42      	subs	r2, r0, r5
 80079be:	e78a      	b.n	80078d6 <__ieee754_sqrt+0x66>
 80079c0:	4610      	mov	r0, r2
 80079c2:	e7f0      	b.n	80079a6 <__ieee754_sqrt+0x136>
 80079c4:	0049      	lsls	r1, r1, #1
 80079c6:	3201      	adds	r2, #1
 80079c8:	e7ef      	b.n	80079aa <__ieee754_sqrt+0x13a>
 80079ca:	4680      	mov	r8, r0
 80079cc:	e7bd      	b.n	800794a <__ieee754_sqrt+0xda>
 80079ce:	bf00      	nop
 80079d0:	7ff00000 	.word	0x7ff00000

080079d4 <_init>:
 80079d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079d6:	bf00      	nop
 80079d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079da:	bc08      	pop	{r3}
 80079dc:	469e      	mov	lr, r3
 80079de:	4770      	bx	lr

080079e0 <_fini>:
 80079e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079e2:	bf00      	nop
 80079e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079e6:	bc08      	pop	{r3}
 80079e8:	469e      	mov	lr, r3
 80079ea:	4770      	bx	lr
