#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep  4 21:38:24 2020
# Process ID: 15586
# Current directory: /home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.runs/design_1_StreamingFCLayer_Bat_0_0_synth_1
# Command line: vivado -log design_1_StreamingFCLayer_Bat_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_StreamingFCLayer_Bat_0_0.tcl
# Log file: /home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.runs/design_1_StreamingFCLayer_Bat_0_0_synth_1/design_1_StreamingFCLayer_Bat_0_0.vds
# Journal file: /home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.runs/design_1_StreamingFCLayer_Bat_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_StreamingFCLayer_Bat_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/ip_deployment_test'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/ip-bridge'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/project_StreamingFCLayer_Batch_3/sol1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1415.836 ; gain = 14.844 ; free physical = 57087 ; free virtual = 122428
Command: synth_design -top design_1_StreamingFCLayer_Bat_0_0 -part xczu19eg-ffvc1760-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2539.309 ; gain = 0.000 ; free physical = 47783 ; free virtual = 113125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_StreamingFCLayer_Bat_0_0' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ip/design_1_StreamingFCLayer_Bat_0_0/synth/design_1_StreamingFCLayer_Bat_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_3_memstream' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_memstream.v:2]
INFO: [Synth 8-6157] synthesizing module 'memstream' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:31]
	Parameter CONFIG_EN bound to: 1 - type: integer 
	Parameter NSTREAMS bound to: 1 - type: integer 
	Parameter MEM_DEPTH bound to: 1024 - type: integer 
	Parameter MEM_WIDTH bound to: 80 - type: integer 
	Parameter MEM_INIT bound to: ./ - type: string 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module memstream 
	Parameter RAM_STYLE bound to: distributed - type: string 
	Parameter STRM0_WIDTH bound to: 80 - type: integer 
	Parameter STRM1_WIDTH bound to: 80 - type: integer 
	Parameter STRM2_WIDTH bound to: 80 - type: integer 
	Parameter STRM3_WIDTH bound to: 80 - type: integer 
	Parameter STRM4_WIDTH bound to: 80 - type: integer 
	Parameter STRM5_WIDTH bound to: 80 - type: integer 
	Parameter STRM0_DEPTH bound to: 8 - type: integer 
	Parameter STRM1_DEPTH bound to: 1 - type: integer 
	Parameter STRM2_DEPTH bound to: 1 - type: integer 
	Parameter STRM3_DEPTH bound to: 1 - type: integer 
	Parameter STRM4_DEPTH bound to: 1 - type: integer 
	Parameter STRM5_DEPTH bound to: 1 - type: integer 
	Parameter STRM0_OFFSET bound to: 0 - type: integer 
	Parameter STRM1_OFFSET bound to: 0 - type: integer 
	Parameter STRM2_OFFSET bound to: 0 - type: integer 
	Parameter STRM3_OFFSET bound to: 0 - type: integer 
	Parameter STRM4_OFFSET bound to: 0 - type: integer 
	Parameter STRM5_OFFSET bound to: 0 - type: integer 
	Parameter NMEMBLOCKS bound to: 1 - type: integer 
	Parameter BLOCKADRWIDTH bound to: 10 - type: integer 
	Parameter STRM0_MUX bound to: 1'b0 
	Parameter STRM1_MUX bound to: 1'b0 
	Parameter STRM2_MUX bound to: 1'b0 
	Parameter STRM3_MUX bound to: 1'b0 
	Parameter STRM4_MUX bound to: 1'b0 
	Parameter STRM5_MUX bound to: 1'b0 
	Parameter STRM0_BLOCK bound to: 0 - type: integer 
	Parameter STRM1_BLOCK bound to: 0 - type: integer 
	Parameter STRM2_BLOCK bound to: 0 - type: integer 
	Parameter STRM3_BLOCK bound to: 0 - type: integer 
	Parameter STRM4_BLOCK bound to: 0 - type: integer 
	Parameter STRM5_BLOCK bound to: 0 - type: integer 
	Parameter STRM0_END_BLOCK bound to: 0 - type: integer 
	Parameter STRM1_END_BLOCK bound to: 0 - type: integer 
	Parameter STRM2_END_BLOCK bound to: 0 - type: integer 
	Parameter STRM3_END_BLOCK bound to: 0 - type: integer 
	Parameter STRM4_END_BLOCK bound to: 0 - type: integer 
	Parameter STRM5_END_BLOCK bound to: 0 - type: integer 
	Parameter STRM0_NBLOCKS bound to: 1 - type: integer 
	Parameter STRM1_NBLOCKS bound to: 1 - type: integer 
	Parameter STRM2_NBLOCKS bound to: 1 - type: integer 
	Parameter STRM3_NBLOCKS bound to: 1 - type: integer 
	Parameter STRM4_NBLOCKS bound to: 1 - type: integer 
	Parameter STRM5_NBLOCKS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ramb18_wf_dualport' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/ramb18_wf_dualport.v:31]
	Parameter ID bound to: 0 - type: integer 
	Parameter DWIDTH bound to: 80 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_INIT bound to: ./ - type: string 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module ramb18_wf_dualport 
	Parameter RAM_STYLE bound to: distributed - type: string 
INFO: [Synth 8-3876] $readmem data file './memblock_0.dat' is read successfully [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/ramb18_wf_dualport.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ramb18_wf_dualport' (1#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/ramb18_wf_dualport.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:298]
INFO: [Synth 8-4471] merging register 'strm2_ready_reg' into 'strm1_ready_reg' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:244]
INFO: [Synth 8-4471] merging register 'strm3_ready_reg' into 'strm1_ready_reg' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:245]
INFO: [Synth 8-4471] merging register 'strm4_ready_reg' into 'strm1_ready_reg' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:246]
INFO: [Synth 8-4471] merging register 'strm5_ready_reg' into 'strm1_ready_reg' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:247]
WARNING: [Synth 8-6014] Unused sequential element strm2_ready_reg was removed.  [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:244]
WARNING: [Synth 8-6014] Unused sequential element strm3_ready_reg was removed.  [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:245]
WARNING: [Synth 8-6014] Unused sequential element strm4_ready_reg was removed.  [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:246]
WARNING: [Synth 8-6014] Unused sequential element strm5_ready_reg was removed.  [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:247]
WARNING: [Synth 8-3848] Net m_axis_1_tdata in module/entity memstream does not have driver. [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:87]
WARNING: [Synth 8-3848] Net m_axis_2_tdata in module/entity memstream does not have driver. [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:92]
WARNING: [Synth 8-3848] Net m_axis_3_tdata in module/entity memstream does not have driver. [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:97]
WARNING: [Synth 8-3848] Net m_axis_4_tdata in module/entity memstream does not have driver. [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:102]
WARNING: [Synth 8-3848] Net m_axis_5_tdata in module/entity memstream does not have driver. [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:107]
INFO: [Synth 8-6155] done synthesizing module 'memstream' (2#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/memstream.v:31]
INFO: [Synth 8-6157] synthesizing module 'Q_srl' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/Q_srl.v:72]
	Parameter depth bound to: 32 - type: integer 
	Parameter width bound to: 80 - type: integer 
	Parameter addrwidth bound to: 5 - type: integer 
	Parameter state_empty bound to: 2'b00 
	Parameter state_one bound to: 2'b01 
	Parameter state_more bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Q_srl' (3#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/Q_srl.v:72]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:98]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_3_Matrix_Vector_Activa' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:55]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_mux_83_8_1_1' [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_mux_83_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_mux_83_8_1_1' (4#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_mux_83_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1071]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1075]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:1091]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_3_Matrix_Vector_Activa' (5#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_Matrix_Vector_Activa.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3' (6#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3.v:12]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_3_memstream' (7#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ipshared/755a/StreamingFCLayer_Batch_3_memstream.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_StreamingFCLayer_Bat_0_0' (8#1) [/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.srcs/sources_1/bd/design_1/ip/design_1_StreamingFCLayer_Bat_0_0/synth/design_1_StreamingFCLayer_Bat_0_0.v:57]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[79]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[78]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[77]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[76]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[75]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[74]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[73]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[72]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[71]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[70]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[69]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[68]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[67]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[66]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[65]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[64]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[63]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[62]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[61]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[60]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[59]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[58]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[57]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[56]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[55]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[54]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[53]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[52]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[51]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[50]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[49]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[48]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[47]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[46]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[45]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[44]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[43]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[42]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[41]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[40]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[39]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[38]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[37]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[36]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[35]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[34]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[33]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[32]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[31]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[30]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[29]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[28]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[27]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[26]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[25]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[24]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[23]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[22]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[21]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[20]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[19]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[18]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[17]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[16]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[15]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[14]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[13]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[12]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[11]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[10]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[9]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[8]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[7]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[6]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[5]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[4]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[3]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[2]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[1]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_1_tdata[0]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[79]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[78]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[77]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[76]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[75]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[74]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[73]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[72]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[71]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[70]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[69]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[68]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[67]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[66]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[65]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[64]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[63]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[62]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[61]
WARNING: [Synth 8-3331] design memstream has unconnected port m_axis_2_tdata[60]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2539.309 ; gain = 0.000 ; free physical = 47828 ; free virtual = 113170
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2543.273 ; gain = 3.965 ; free physical = 47727 ; free virtual = 113068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2543.273 ; gain = 3.965 ; free physical = 47727 ; free virtual = 113068
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2699.086 ; gain = 0.000 ; free physical = 47427 ; free virtual = 112768
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2725.867 ; gain = 26.781 ; free physical = 47394 ; free virtual = 112735
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2725.867 ; gain = 186.559 ; free physical = 47442 ; free virtual = 112783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2725.867 ; gain = 186.559 ; free physical = 47440 ; free virtual = 112782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2725.867 ; gain = 186.559 ; free physical = 47439 ; free virtual = 112781
---------------------------------------------------------------------------------
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (mem_reg)
INFO: [Synth 8-802] inferred FSM for state register 'current_stream_porta_reg' in module 'memstream'
INFO: [Synth 8-802] inferred FSM for state register 'current_stream_portb_reg' in module 'memstream'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q_srl'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ramb18_wf_dualport:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "ramb18_wf_dualport:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "ramb18_wf_dualport:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ramb18_wf_dualport:/mem_reg"
INFO: [Synth 8-3971] The signal "ramb18_wf_dualport:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_stream_porta_reg' using encoding 'one-hot' in module 'memstream'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_stream_portb_reg' using encoding 'one-hot' in module 'memstream'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             state_empty |                               00 |                               00
               state_one |                               01 |                               01
              state_more |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Q_srl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2725.867 ; gain = 186.559 ; free physical = 47377 ; free virtual = 112718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 10    
	   3 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 80    
+---Registers : 
	              320 Bit    Registers := 2     
	               80 Bit    Registers := 7     
	               32 Bit    Registers := 10    
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 70    
+---RAMs : 
	              80K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    320 Bit        Muxes := 1     
	   3 Input     80 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ramb18_wf_dualport 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 4     
+---RAMs : 
	              80K Bit         RAMs := 1     
Module memstream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module Q_srl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     80 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_mux_83_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
Module StreamingFCLayer_Batch_3_Matrix_Vector_Activa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 10    
	   3 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 80    
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
Module StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 
Detailed RTL Component Info : 
+---Registers : 
	              320 Bit    Registers := 2     
	               80 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    320 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/mem/blockports[0].ram/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mem/strm1_ready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mem/addr_select_porta_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mem/addr_select_porta_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/mem/FSM_onehot_current_stream_porta_reg[2]) is unused and will be removed from module design_1_StreamingFCLayer_Bat_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem/FSM_onehot_current_stream_porta_reg[1]) is unused and will be removed from module design_1_StreamingFCLayer_Bat_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem/FSM_onehot_current_stream_porta_reg[0]) is unused and will be removed from module design_1_StreamingFCLayer_Bat_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem/FSM_onehot_current_stream_portb_reg[2]) is unused and will be removed from module design_1_StreamingFCLayer_Bat_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem/FSM_onehot_current_stream_portb_reg[1]) is unused and will be removed from module design_1_StreamingFCLayer_Bat_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mem/FSM_onehot_current_stream_portb_reg[0]) is unused and will be removed from module design_1_StreamingFCLayer_Bat_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2725.867 ; gain = 186.559 ; free physical = 47070 ; free virtual = 112411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------------------------------+----------------+----------------------+-------------------+
|Module Name                       | RTL Object                         | Inference      | Size (Depth x Width) | Primitives        | 
+----------------------------------+------------------------------------+----------------+----------------------+-------------------+
|design_1_StreamingFCLayer_Bat_0_0 | inst/mem/blockports[0].ram/mem_reg | User Attribute | 1 K x 80             | RAM512X1S x 160   | 
+----------------------------------+------------------------------------+----------------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 3128.844 ; gain = 589.535 ; free physical = 45472 ; free virtual = 110813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:49 . Memory (MB): peak = 3129.844 ; gain = 590.535 ; free physical = 46717 ; free virtual = 112058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------------------+------------------------------------+----------------+----------------------+-------------------+
|Module Name                       | RTL Object                         | Inference      | Size (Depth x Width) | Primitives        | 
+----------------------------------+------------------------------------+----------------+----------------------+-------------------+
|design_1_StreamingFCLayer_Bat_0_0 | inst/mem/blockports[0].ram/mem_reg | User Attribute | 1 K x 80             | RAM512X1S x 160   | 
+----------------------------------+------------------------------------+----------------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:50 . Memory (MB): peak = 3159.508 ; gain = 620.199 ; free physical = 46836 ; free virtual = 112178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3162.477 ; gain = 623.168 ; free physical = 48698 ; free virtual = 114039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3162.477 ; gain = 623.168 ; free physical = 48752 ; free virtual = 114093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3162.477 ; gain = 623.168 ; free physical = 48914 ; free virtual = 114256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3162.477 ; gain = 623.168 ; free physical = 48921 ; free virtual = 114262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3162.477 ; gain = 623.168 ; free physical = 49001 ; free virtual = 114343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3162.477 ; gain = 623.168 ; free physical = 49013 ; free virtual = 114354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_StreamingFCLayer_Bat_0_0 | inst/mem/tvalid_pipe0_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_reg[30] | 80     | 80         | 0      | 80      | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |    52|
|2     |LUT1      |     5|
|3     |LUT2      |   316|
|4     |LUT3      |   465|
|5     |LUT4      |   168|
|6     |LUT5      |    36|
|7     |LUT6      |   128|
|8     |MUXF7     |     7|
|9     |RAM512X1S |   160|
|10    |SRL16E    |     1|
|11    |SRLC32E   |    80|
|12    |FDRE      |  1660|
|13    |FDSE      |     2|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                       |Module                                            |Cells |
+------+---------------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                            |                                                  |  3080|
|2     |  inst                                                         |StreamingFCLayer_Batch_3_memstream                |  3080|
|3     |    MVA_Stream_U                                               |StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 |  2329|
|4     |      grp_Matrix_Vector_Activa_fu_28                           |StreamingFCLayer_Batch_3_Matrix_Vector_Activa     |  1162|
|5     |    StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3_w_fifo_1 |Q_srl                                             |   275|
|6     |    mem                                                        |memstream                                         |   476|
|7     |      \blockports[0].ram                                       |ramb18_wf_dualport                                |   400|
+------+---------------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 3162.477 ; gain = 623.168 ; free physical = 49022 ; free virtual = 114363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 413 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:43 . Memory (MB): peak = 3162.477 ; gain = 440.574 ; free physical = 49144 ; free virtual = 114486
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:52 . Memory (MB): peak = 3162.484 ; gain = 623.168 ; free physical = 49162 ; free virtual = 114503
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3238.242 ; gain = 0.000 ; free physical = 52403 ; free virtual = 117745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  RAM512X1S => RAM512X1S (MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, MUXF9, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1): 160 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:02:29 . Memory (MB): peak = 3238.242 ; gain = 1815.406 ; free physical = 52593 ; free virtual = 117934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3238.242 ; gain = 0.000 ; free physical = 52604 ; free virtual = 117946
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.runs/design_1_StreamingFCLayer_Bat_0_0_synth_1/design_1_StreamingFCLayer_Bat_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_StreamingFCLayer_Bat_0_0, cache-ID = c07f4ba972ce2472
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3262.254 ; gain = 0.000 ; free physical = 54197 ; free virtual = 119538
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/justin/paulchowresearch2020/Galapagos/finn_galapagos_bridge/bridge_deployment_test/deployment_test_project_with_finn_core/deployment_test_project_with_finn_core.runs/design_1_StreamingFCLayer_Bat_0_0_synth_1/design_1_StreamingFCLayer_Bat_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_StreamingFCLayer_Bat_0_0_utilization_synth.rpt -pb design_1_StreamingFCLayer_Bat_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  4 21:41:17 2020...
