<stg><name>syr2k_Pipeline_lpwr_1_lpwr_2</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten163 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten163"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D_out, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i13 0, i13 %indvar_flatten163

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body157

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body157:0 %indvar_flatten163_load = load i13 %indvar_flatten163

]]></Node>
<StgValue><ssdm name="indvar_flatten163_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body157:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body157:2 %icmp_ln52 = icmp_eq  i13 %indvar_flatten163_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body157:3 %add_ln52_1 = add i13 %indvar_flatten163_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body157:4 %br_ln52 = br i1 %icmp_ln52, void %for.inc174, void %for.end176.exitStub

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc174:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc174:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc174:2 %add_ln52 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc174:5 %icmp_ln53 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc174:6 %select_ln52 = select i1 %icmp_ln53, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc174:7 %select_ln52_1 = select i1 %icmp_ln53, i7 %add_ln52, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="7">
<![CDATA[
for.inc174:8 %trunc_ln55 = trunc i7 %select_ln52_1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc174:9 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln55, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="7">
<![CDATA[
for.inc174:11 %zext_ln55 = zext i7 %select_ln52

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc174:12 %add_ln55 = add i12 %tmp_s, i12 %zext_ln55

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="12">
<![CDATA[
for.inc174:13 %zext_ln55_1 = zext i12 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc174:15 %buff_D_out_addr = getelementptr i32 %buff_D_out, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="buff_D_out_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc174:17 %icmp_ln54 = icmp_ugt  i7 %select_ln52, i7 %select_ln52_1

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
for.inc174:18 %buff_D_out_load = load i12 %buff_D_out_addr

]]></Node>
<StgValue><ssdm name="buff_D_out_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc174:22 %add_ln53 = add i7 %select_ln52, i7 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc174:23 %store_ln53 = store i13 %add_ln52_1, i13 %indvar_flatten163

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc174:24 %store_ln53 = store i7 %select_ln52_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc174:25 %store_ln53 = store i7 %add_ln53, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.end176.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc174:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lpwr_1_lpwr_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc174:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc174:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc174:14 %D_out_addr = getelementptr i32 %D_out, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="D_out_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc174:16 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="12">
<![CDATA[
for.inc174:18 %buff_D_out_load = load i12 %buff_D_out_addr

]]></Node>
<StgValue><ssdm name="buff_D_out_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc174:19 %bitcast_ln55 = bitcast i32 %buff_D_out_load

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc174:20 %select_ln54 = select i1 %icmp_ln54, i32 0, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc174:21 %store_ln54 = store i32 %select_ln54, i12 %D_out_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc174:26 %br_ln53 = br void %for.body157

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="D_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="D_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="buff_D_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_D_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="j" fromId="58" toId="5">
</dataflow>
<dataflow id="60" from="StgValue_58" to="i" fromId="58" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_58" to="indvar_flatten163" fromId="58" toId="7">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="64" from="D_out" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="65" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="71" from="empty" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="75" from="empty" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="76" from="empty" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="77" from="empty" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="82" from="empty" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="83" from="empty" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="88" from="indvar_flatten163" to="store_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="i" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_89" to="store_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="93" from="j" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="94" from="indvar_flatten163" to="indvar_flatten163_load" fromId="7" toId="13">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="102" from="p_str" to="specpipeline_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="103" from="indvar_flatten163_load" to="icmp_ln52" fromId="13" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_104" to="icmp_ln52" fromId="104" toId="15">
</dataflow>
<dataflow id="106" from="indvar_flatten163_load" to="add_ln52_1" fromId="13" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln52_1" fromId="107" toId="16">
</dataflow>
<dataflow id="109" from="icmp_ln52" to="br_ln52" fromId="15" toId="17">
</dataflow>
<dataflow id="110" from="j" to="j_load" fromId="5" toId="18">
</dataflow>
<dataflow id="111" from="i" to="i_load" fromId="6" toId="19">
</dataflow>
<dataflow id="112" from="i_load" to="add_ln52" fromId="19" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln52" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="j_load" to="icmp_ln53" fromId="18" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln53" fromId="116" toId="21">
</dataflow>
<dataflow id="118" from="icmp_ln53" to="select_ln52" fromId="21" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_89" to="select_ln52" fromId="89" toId="22">
</dataflow>
<dataflow id="120" from="j_load" to="select_ln52" fromId="18" toId="22">
</dataflow>
<dataflow id="121" from="icmp_ln53" to="select_ln52_1" fromId="21" toId="23">
</dataflow>
<dataflow id="122" from="add_ln52" to="select_ln52_1" fromId="20" toId="23">
</dataflow>
<dataflow id="123" from="i_load" to="select_ln52_1" fromId="19" toId="23">
</dataflow>
<dataflow id="124" from="select_ln52_1" to="trunc_ln55" fromId="23" toId="24">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_s" fromId="125" toId="25">
</dataflow>
<dataflow id="127" from="trunc_ln55" to="tmp_s" fromId="24" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_128" to="tmp_s" fromId="128" toId="25">
</dataflow>
<dataflow id="130" from="select_ln52" to="zext_ln55" fromId="22" toId="26">
</dataflow>
<dataflow id="131" from="tmp_s" to="add_ln55" fromId="25" toId="27">
</dataflow>
<dataflow id="132" from="zext_ln55" to="add_ln55" fromId="26" toId="27">
</dataflow>
<dataflow id="133" from="add_ln55" to="zext_ln55_1" fromId="27" toId="28">
</dataflow>
<dataflow id="134" from="buff_D_out" to="buff_D_out_addr" fromId="57" toId="29">
</dataflow>
<dataflow id="136" from="StgValue_135" to="buff_D_out_addr" fromId="135" toId="29">
</dataflow>
<dataflow id="137" from="zext_ln55_1" to="buff_D_out_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="138" from="select_ln52" to="icmp_ln54" fromId="22" toId="30">
</dataflow>
<dataflow id="139" from="select_ln52_1" to="icmp_ln54" fromId="23" toId="30">
</dataflow>
<dataflow id="140" from="buff_D_out_addr" to="buff_D_out_load" fromId="29" toId="31">
</dataflow>
<dataflow id="141" from="select_ln52" to="add_ln53" fromId="22" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_113" to="add_ln53" fromId="113" toId="32">
</dataflow>
<dataflow id="143" from="add_ln52_1" to="store_ln53" fromId="16" toId="33">
</dataflow>
<dataflow id="144" from="indvar_flatten163" to="store_ln53" fromId="7" toId="33">
</dataflow>
<dataflow id="145" from="select_ln52_1" to="store_ln53" fromId="23" toId="34">
</dataflow>
<dataflow id="146" from="i" to="store_ln53" fromId="6" toId="34">
</dataflow>
<dataflow id="147" from="add_ln53" to="store_ln53" fromId="32" toId="35">
</dataflow>
<dataflow id="148" from="j" to="store_ln53" fromId="5" toId="35">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="149" toId="36">
</dataflow>
<dataflow id="152" from="lpwr_1_lpwr_2_str" to="specloopname_ln0" fromId="151" toId="36">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="153" toId="37">
</dataflow>
<dataflow id="156" from="StgValue_155" to="empty" fromId="155" toId="37">
</dataflow>
<dataflow id="157" from="StgValue_155" to="empty" fromId="155" toId="37">
</dataflow>
<dataflow id="158" from="StgValue_155" to="empty" fromId="155" toId="37">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="95" toId="38">
</dataflow>
<dataflow id="160" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="38">
</dataflow>
<dataflow id="161" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="38">
</dataflow>
<dataflow id="162" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="38">
</dataflow>
<dataflow id="163" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="38">
</dataflow>
<dataflow id="164" from="p_str" to="specpipeline_ln0" fromId="101" toId="38">
</dataflow>
<dataflow id="165" from="D_out" to="D_out_addr" fromId="56" toId="39">
</dataflow>
<dataflow id="166" from="StgValue_135" to="D_out_addr" fromId="135" toId="39">
</dataflow>
<dataflow id="167" from="zext_ln55_1" to="D_out_addr" fromId="28" toId="39">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="149" toId="40">
</dataflow>
<dataflow id="170" from="empty_2" to="specloopname_ln5" fromId="169" toId="40">
</dataflow>
<dataflow id="171" from="buff_D_out_addr" to="buff_D_out_load" fromId="29" toId="41">
</dataflow>
<dataflow id="172" from="buff_D_out_load" to="bitcast_ln55" fromId="41" toId="42">
</dataflow>
<dataflow id="173" from="icmp_ln54" to="select_ln54" fromId="30" toId="43">
</dataflow>
<dataflow id="174" from="StgValue_67" to="select_ln54" fromId="67" toId="43">
</dataflow>
<dataflow id="175" from="bitcast_ln55" to="select_ln54" fromId="42" toId="43">
</dataflow>
<dataflow id="176" from="select_ln54" to="store_ln54" fromId="43" toId="44">
</dataflow>
<dataflow id="177" from="D_out_addr" to="store_ln54" fromId="39" toId="44">
</dataflow>
<dataflow id="178" from="icmp_ln52" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="179" from="icmp_ln54" to="StgValue_3" fromId="30" toId="3">
</dataflow>
</dataflows>


</stg>
