#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Mar 10 18:53:45 2022
# Process ID: 23256
# Current directory: C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8096 C:\Users\Owner\ECE532\project\Client_FPGA\Feb_27_proj\client_proj\client_proj.xpr
# Log file: C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/vivado.log
# Journal file: C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
set_property -dict [list CONFIG.Input_Data_Width {64} CONFIG.Output_Data_Width {64} CONFIG.Data_Count {false}] [get_bd_cells fifo_generator_0]
set_property location {1 -173 721} [get_bd_cells fifo_generator_0]
create_peripheral xilinx.com user spam_detection_inference 1.0 -dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:spam_detection_inference:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:spam_detection_inference:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:spam_detection_inference:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:spam_detection_inference:1.0]
set_property  ip_repo_paths  {C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/../ip_repo/spam_detection_inference_1.0 C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/hash_func_ip} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_spam_detection_inference_v1_0 -directory C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/../ip_repo c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src {C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/FPU/fcmp/verilog/fcmp.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/FPU/verilog/except.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/FPU/verilog/fpu.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/FPU/verilog/post_norm.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/FPU/verilog/pre_norm.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/FPU/verilog/pre_norm_fmul.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/FPU/verilog/primitives.v}
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src
set_property -dict [list CONFIG.Input_Data_Width {32} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {32} CONFIG.Output_Depth {512} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {510} CONFIG.Full_Threshold_Negate_Value {509}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 4 fifo_generator_0_synth_1
export_simulation -of_objects [get_files c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0.xci] -directory c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files/sim_scripts -ip_user_files_dir c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files -ipstatic_source_dir c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/compile_simlib/modelsim} {questa=c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/compile_simlib/questa} {riviera=c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/compile_simlib/riviera} {activehdl=c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project client_proj
current_project edit_spam_detection_inference_v1_0
set_property -dict [list CONFIG.Data_Count {true}] [get_ips fifo_generator_0]
generate_target all [get_files  c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 4 fifo_generator_0_synth_1
export_simulation -of_objects [get_files c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0/fifo_generator_0.xci] -directory c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files/sim_scripts -ip_user_files_dir c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files -ipstatic_source_dir c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/compile_simlib/modelsim} {questa=c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/compile_simlib/questa} {riviera=c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/compile_simlib/riviera} {activehdl=c:/users/owner/ece532/project/client_fpga/feb_27_proj/ip_repo/edit_spam_detection_inference_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
current_project client_proj
delete_bd_objs [get_bd_cells fifo_generator_0]
current_project edit_spam_detection_inference_v1_0
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
startgroup
current_project client_proj
create_bd_cell -type ip -vlnv xilinx.com:user:spam_detection_inference:1.0 spam_detection_infer_0
endgroup
set_property location {1.5 -113 685} [get_bd_cells spam_detection_infer_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/spam_detection_infer_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins spam_detection_infer_0/S00_AXI]
save_bd_design
validate_bd_design
regenerate_bd_layout
save_bd_design
reset_run design_1_xbar_0_synth_1
reset_run design_1_mig_7series_0_1_synth_1
reset_run synth_1
make_wrapper -files [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project edit_spam_detection_inference_v1_0
current_project client_proj
generate_target all [get_files  C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_spam_detection_infer_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_spam_detection_infer_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files -ipstatic_source_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/modelsim} {questa=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/questa} {riviera=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project edit_spam_detection_inference_v1_0
current_project client_proj
reset_run design_1_spam_detection_infer_0_0_synth_1
reset_run synth_1
current_project edit_spam_detection_inference_v1_0
current_project client_proj
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project edit_spam_detection_inference_v1_0
current_project client_proj
validate_bd_design -force
current_project edit_spam_detection_inference_v1_0
add_files -norecurse -scan_for_includes -copy_to c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src {C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/primitives.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/except.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/fpu.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/pre_norm_fmul.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/pre_norm.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/fcmp/verilog/fcmp.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/post_norm.v}
add_files -norecurse -copy_to c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src {C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/primitives.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/except.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/fpu.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/pre_norm_fmul.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/pre_norm.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/fcmp/verilog/fcmp.v C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/hdl/FPU/verilog/post_norm.v}
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project client_proj
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_spam_detection_inference_v1_0
current_project client_proj
upgrade_ip -vlnv xilinx.com:user:spam_detection_inference:1.0 [get_ips  design_1_spam_detection_infer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_spam_detection_infer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_spam_detection_infer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_spam_detection_infer_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files -ipstatic_source_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/modelsim} {questa=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/questa} {riviera=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project edit_spam_detection_inference_v1_0
current_project client_proj
validate_bd_design -force
report_ip_status -name ip_status 
reset_run design_1_spam_detection_infer_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project edit_spam_detection_inference_v1_0
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project client_proj
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_spam_detection_inference_v1_0
current_project client_proj
upgrade_ip -vlnv xilinx.com:user:spam_detection_inference:1.0 [get_ips  design_1_spam_detection_infer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_spam_detection_infer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_spam_detection_infer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_spam_detection_infer_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files -ipstatic_source_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/modelsim} {questa=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/questa} {riviera=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins spam_detection_infer_0/write_done]
validate_bd_design
regenerate_bd_layout
save_bd_design
close_bd_design [get_bd_designs design_1]
generate_target all [get_files  C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_xbar_0_synth_1 design_1_axi_gpio_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files -ipstatic_source_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/modelsim} {questa=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/questa} {riviera=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[25]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[1]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[8]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/srst design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/rd_en {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[12]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[19]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[25]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[4]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[21]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[26]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[8]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[3]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[6]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[2]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[14]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[0]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[8]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[31]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[11]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[19]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[6]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[5]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[16]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[16]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/empty design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/full {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[24]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[7]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[9]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[10]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[27]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[5]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[0]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[22]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[23]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[28]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[22]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[28]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[29]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[31]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[1]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[3]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[12]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[13]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[15]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[24]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/wr_en {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[27]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[0]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[1]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[6]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[11]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[18]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[23]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[21]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[13]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[20]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[17]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/clk {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[7]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[2]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[2]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[3]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[29]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[30]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[5]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[26]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[30]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[15]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[9]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[4]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[4]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[17]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[7]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[18]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[10]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[14]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[20]}]]
set_property mark_debug true [get_nets [list {design_1_i/spam_detection_infer_0/inst/cnt[0]} {design_1_i/spam_detection_infer_0/inst/cnt[1]}]]
current_project edit_spam_detection_inference_v1_0
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project client_proj
close [ open C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
close_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:spam_detection_inference:1.0 [get_ips  design_1_spam_detection_infer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_spam_detection_infer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_spam_detection_infer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_spam_detection_infer_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files -ipstatic_source_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/modelsim} {questa=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/questa} {riviera=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project edit_spam_detection_inference_v1_0
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project client_proj
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_spam_detection_inference_v1_0
current_project client_proj
upgrade_ip -vlnv xilinx.com:user:spam_detection_inference:1.0 [get_ips  design_1_spam_detection_infer_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_spam_detection_infer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_spam_detection_infer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_spam_detection_infer_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files -ipstatic_source_dir C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/modelsim} {questa=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/questa} {riviera=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/riviera} {activehdl=C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins spam_detection_infer_0/spam_prob] [get_bd_pins axi_gpio_0/gpio2_io_i]
validate_bd_design
open_run synth_1 -name synth_1
set_property mark_debug false [get_nets [list {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[3]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[5]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[8]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[4]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[20]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[13]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[17]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[22]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/rd_en {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[21]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[2]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/empty {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[31]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[10]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[16]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[18]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[3]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[19]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[23]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[21]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[27]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[0]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[12]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[22]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[6]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[7]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[15]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[18]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[25]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[26]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[1]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[3]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[28]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[0]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[8]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[9]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[14]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/<const0> design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/full {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[28]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[31]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[8]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[2]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[15]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[5]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[7]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[17]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[10]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[16]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/clk design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/wr_en {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[5]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[6]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[9]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[0]} design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/srst {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[4]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[7]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[11]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[20]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[29]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[24]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[4]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/data_count[1]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[12]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[14]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[23]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[25]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[13]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[1]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[30]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[29]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[30]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[6]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[2]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[11]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[24]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/din[27]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[19]} {design_1_i/spam_detection_infer_0/inst/spam_prob_buffer/dout[26]}]]
save_constraints
close_design
validate_bd_design -force
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_axi_gpio_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/spam_detection_infer_0/inst/fifo_dout[0]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[1]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[2]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[3]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[4]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[5]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[6]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[7]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[8]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[9]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[10]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[11]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[12]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[13]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[14]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[15]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[16]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[17]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[18]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[19]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[20]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[21]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[22]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[23]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[24]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[25]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[26]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[27]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[28]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[29]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[30]} {design_1_i/spam_detection_infer_0/inst/fifo_dout[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/spam_detection_infer_0/inst/cnt[0]} {design_1_i/spam_detection_infer_0/inst/cnt[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/spam_detection_infer_0/inst/cnt_1[0]} {design_1_i/spam_detection_infer_0/inst/cnt_1[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/spam_detection_infer_0/inst/spam_opb[0]} {design_1_i/spam_detection_infer_0/inst/spam_opb[1]} {design_1_i/spam_detection_infer_0/inst/spam_opb[2]} {design_1_i/spam_detection_infer_0/inst/spam_opb[3]} {design_1_i/spam_detection_infer_0/inst/spam_opb[4]} {design_1_i/spam_detection_infer_0/inst/spam_opb[5]} {design_1_i/spam_detection_infer_0/inst/spam_opb[6]} {design_1_i/spam_detection_infer_0/inst/spam_opb[7]} {design_1_i/spam_detection_infer_0/inst/spam_opb[8]} {design_1_i/spam_detection_infer_0/inst/spam_opb[9]} {design_1_i/spam_detection_infer_0/inst/spam_opb[10]} {design_1_i/spam_detection_infer_0/inst/spam_opb[11]} {design_1_i/spam_detection_infer_0/inst/spam_opb[12]} {design_1_i/spam_detection_infer_0/inst/spam_opb[13]} {design_1_i/spam_detection_infer_0/inst/spam_opb[14]} {design_1_i/spam_detection_infer_0/inst/spam_opb[15]} {design_1_i/spam_detection_infer_0/inst/spam_opb[16]} {design_1_i/spam_detection_infer_0/inst/spam_opb[17]} {design_1_i/spam_detection_infer_0/inst/spam_opb[18]} {design_1_i/spam_detection_infer_0/inst/spam_opb[19]} {design_1_i/spam_detection_infer_0/inst/spam_opb[20]} {design_1_i/spam_detection_infer_0/inst/spam_opb[21]} {design_1_i/spam_detection_infer_0/inst/spam_opb[22]} {design_1_i/spam_detection_infer_0/inst/spam_opb[23]} {design_1_i/spam_detection_infer_0/inst/spam_opb[24]} {design_1_i/spam_detection_infer_0/inst/spam_opb[25]} {design_1_i/spam_detection_infer_0/inst/spam_opb[26]} {design_1_i/spam_detection_infer_0/inst/spam_opb[27]} {design_1_i/spam_detection_infer_0/inst/spam_opb[28]} {design_1_i/spam_detection_infer_0/inst/spam_opb[29]} {design_1_i/spam_detection_infer_0/inst/spam_opb[30]} {design_1_i/spam_detection_infer_0/inst/spam_opb[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/spam_detection_infer_0/inst/fifo_count[0]} {design_1_i/spam_detection_infer_0/inst/fifo_count[1]} {design_1_i/spam_detection_infer_0/inst/fifo_count[2]} {design_1_i/spam_detection_infer_0/inst/fifo_count[3]} {design_1_i/spam_detection_infer_0/inst/fifo_count[4]} {design_1_i/spam_detection_infer_0/inst/fifo_count[5]} {design_1_i/spam_detection_infer_0/inst/fifo_count[6]} {design_1_i/spam_detection_infer_0/inst/fifo_count[7]} {design_1_i/spam_detection_infer_0/inst/fifo_count[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/spam_detection_infer_0/inst/spam_opa[0]} {design_1_i/spam_detection_infer_0/inst/spam_opa[1]} {design_1_i/spam_detection_infer_0/inst/spam_opa[2]} {design_1_i/spam_detection_infer_0/inst/spam_opa[3]} {design_1_i/spam_detection_infer_0/inst/spam_opa[4]} {design_1_i/spam_detection_infer_0/inst/spam_opa[5]} {design_1_i/spam_detection_infer_0/inst/spam_opa[6]} {design_1_i/spam_detection_infer_0/inst/spam_opa[7]} {design_1_i/spam_detection_infer_0/inst/spam_opa[8]} {design_1_i/spam_detection_infer_0/inst/spam_opa[9]} {design_1_i/spam_detection_infer_0/inst/spam_opa[10]} {design_1_i/spam_detection_infer_0/inst/spam_opa[11]} {design_1_i/spam_detection_infer_0/inst/spam_opa[12]} {design_1_i/spam_detection_infer_0/inst/spam_opa[13]} {design_1_i/spam_detection_infer_0/inst/spam_opa[14]} {design_1_i/spam_detection_infer_0/inst/spam_opa[15]} {design_1_i/spam_detection_infer_0/inst/spam_opa[16]} {design_1_i/spam_detection_infer_0/inst/spam_opa[17]} {design_1_i/spam_detection_infer_0/inst/spam_opa[18]} {design_1_i/spam_detection_infer_0/inst/spam_opa[19]} {design_1_i/spam_detection_infer_0/inst/spam_opa[20]} {design_1_i/spam_detection_infer_0/inst/spam_opa[21]} {design_1_i/spam_detection_infer_0/inst/spam_opa[22]} {design_1_i/spam_detection_infer_0/inst/spam_opa[23]} {design_1_i/spam_detection_infer_0/inst/spam_opa[24]} {design_1_i/spam_detection_infer_0/inst/spam_opa[25]} {design_1_i/spam_detection_infer_0/inst/spam_opa[26]} {design_1_i/spam_detection_infer_0/inst/spam_opa[27]} {design_1_i/spam_detection_infer_0/inst/spam_opa[28]} {design_1_i/spam_detection_infer_0/inst/spam_opa[29]} {design_1_i/spam_detection_infer_0/inst/spam_opa[30]} {design_1_i/spam_detection_infer_0/inst/spam_opa[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/spam_detection_infer_0/inst/fifo_din[0]} {design_1_i/spam_detection_infer_0/inst/fifo_din[1]} {design_1_i/spam_detection_infer_0/inst/fifo_din[2]} {design_1_i/spam_detection_infer_0/inst/fifo_din[3]} {design_1_i/spam_detection_infer_0/inst/fifo_din[4]} {design_1_i/spam_detection_infer_0/inst/fifo_din[5]} {design_1_i/spam_detection_infer_0/inst/fifo_din[6]} {design_1_i/spam_detection_infer_0/inst/fifo_din[7]} {design_1_i/spam_detection_infer_0/inst/fifo_din[8]} {design_1_i/spam_detection_infer_0/inst/fifo_din[9]} {design_1_i/spam_detection_infer_0/inst/fifo_din[10]} {design_1_i/spam_detection_infer_0/inst/fifo_din[11]} {design_1_i/spam_detection_infer_0/inst/fifo_din[12]} {design_1_i/spam_detection_infer_0/inst/fifo_din[13]} {design_1_i/spam_detection_infer_0/inst/fifo_din[14]} {design_1_i/spam_detection_infer_0/inst/fifo_din[15]} {design_1_i/spam_detection_infer_0/inst/fifo_din[16]} {design_1_i/spam_detection_infer_0/inst/fifo_din[17]} {design_1_i/spam_detection_infer_0/inst/fifo_din[18]} {design_1_i/spam_detection_infer_0/inst/fifo_din[19]} {design_1_i/spam_detection_infer_0/inst/fifo_din[20]} {design_1_i/spam_detection_infer_0/inst/fifo_din[21]} {design_1_i/spam_detection_infer_0/inst/fifo_din[22]} {design_1_i/spam_detection_infer_0/inst/fifo_din[23]} {design_1_i/spam_detection_infer_0/inst/fifo_din[24]} {design_1_i/spam_detection_infer_0/inst/fifo_din[25]} {design_1_i/spam_detection_infer_0/inst/fifo_din[26]} {design_1_i/spam_detection_infer_0/inst/fifo_din[27]} {design_1_i/spam_detection_infer_0/inst/fifo_din[28]} {design_1_i/spam_detection_infer_0/inst/fifo_din[29]} {design_1_i/spam_detection_infer_0/inst/fifo_din[30]} {design_1_i/spam_detection_infer_0/inst/fifo_din[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/spam_detection_infer_0/inst/spam_out[0]} {design_1_i/spam_detection_infer_0/inst/spam_out[1]} {design_1_i/spam_detection_infer_0/inst/spam_out[2]} {design_1_i/spam_detection_infer_0/inst/spam_out[3]} {design_1_i/spam_detection_infer_0/inst/spam_out[4]} {design_1_i/spam_detection_infer_0/inst/spam_out[5]} {design_1_i/spam_detection_infer_0/inst/spam_out[6]} {design_1_i/spam_detection_infer_0/inst/spam_out[7]} {design_1_i/spam_detection_infer_0/inst/spam_out[8]} {design_1_i/spam_detection_infer_0/inst/spam_out[9]} {design_1_i/spam_detection_infer_0/inst/spam_out[10]} {design_1_i/spam_detection_infer_0/inst/spam_out[11]} {design_1_i/spam_detection_infer_0/inst/spam_out[12]} {design_1_i/spam_detection_infer_0/inst/spam_out[13]} {design_1_i/spam_detection_infer_0/inst/spam_out[14]} {design_1_i/spam_detection_infer_0/inst/spam_out[15]} {design_1_i/spam_detection_infer_0/inst/spam_out[16]} {design_1_i/spam_detection_infer_0/inst/spam_out[17]} {design_1_i/spam_detection_infer_0/inst/spam_out[18]} {design_1_i/spam_detection_infer_0/inst/spam_out[19]} {design_1_i/spam_detection_infer_0/inst/spam_out[20]} {design_1_i/spam_detection_infer_0/inst/spam_out[21]} {design_1_i/spam_detection_infer_0/inst/spam_out[22]} {design_1_i/spam_detection_infer_0/inst/spam_out[23]} {design_1_i/spam_detection_infer_0/inst/spam_out[24]} {design_1_i/spam_detection_infer_0/inst/spam_out[25]} {design_1_i/spam_detection_infer_0/inst/spam_out[26]} {design_1_i/spam_detection_infer_0/inst/spam_out[27]} {design_1_i/spam_detection_infer_0/inst/spam_out[28]} {design_1_i/spam_detection_infer_0/inst/spam_out[29]} {design_1_i/spam_detection_infer_0/inst/spam_out[30]} {design_1_i/spam_detection_infer_0/inst/spam_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/spam_detection_infer_0/inst/spam_result[0]} {design_1_i/spam_detection_infer_0/inst/spam_result[1]} {design_1_i/spam_detection_infer_0/inst/spam_result[2]} {design_1_i/spam_detection_infer_0/inst/spam_result[3]} {design_1_i/spam_detection_infer_0/inst/spam_result[4]} {design_1_i/spam_detection_infer_0/inst/spam_result[5]} {design_1_i/spam_detection_infer_0/inst/spam_result[6]} {design_1_i/spam_detection_infer_0/inst/spam_result[7]} {design_1_i/spam_detection_infer_0/inst/spam_result[8]} {design_1_i/spam_detection_infer_0/inst/spam_result[9]} {design_1_i/spam_detection_infer_0/inst/spam_result[10]} {design_1_i/spam_detection_infer_0/inst/spam_result[11]} {design_1_i/spam_detection_infer_0/inst/spam_result[12]} {design_1_i/spam_detection_infer_0/inst/spam_result[13]} {design_1_i/spam_detection_infer_0/inst/spam_result[14]} {design_1_i/spam_detection_infer_0/inst/spam_result[15]} {design_1_i/spam_detection_infer_0/inst/spam_result[16]} {design_1_i/spam_detection_infer_0/inst/spam_result[17]} {design_1_i/spam_detection_infer_0/inst/spam_result[18]} {design_1_i/spam_detection_infer_0/inst/spam_result[19]} {design_1_i/spam_detection_infer_0/inst/spam_result[20]} {design_1_i/spam_detection_infer_0/inst/spam_result[21]} {design_1_i/spam_detection_infer_0/inst/spam_result[22]} {design_1_i/spam_detection_infer_0/inst/spam_result[23]} {design_1_i/spam_detection_infer_0/inst/spam_result[24]} {design_1_i/spam_detection_infer_0/inst/spam_result[25]} {design_1_i/spam_detection_infer_0/inst/spam_result[26]} {design_1_i/spam_detection_infer_0/inst/spam_result[27]} {design_1_i/spam_detection_infer_0/inst/spam_result[28]} {design_1_i/spam_detection_infer_0/inst/spam_result[29]} {design_1_i/spam_detection_infer_0/inst/spam_result[30]} {design_1_i/spam_detection_infer_0/inst/spam_result[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/spam_detection_infer_0/inst/fifo_almost_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/spam_detection_infer_0/inst/fifo_empty ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/spam_detection_infer_0/inst/fifo_full ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/spam_detection_infer_0/inst/fifo_rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/spam_detection_infer_0/inst/fifo_wr_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/spam_detection_infer_0/inst/fpu_out_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/spam_detection_infer_0/inst/spam_fpu_done ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing -from [get_clocks -of_objects [get_pins design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_2
write_hwdef -force  -file C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/client_proj/client_proj.sdk/design_1_wrapper.hdf
current_project edit_spam_detection_inference_v1_0
close [ open C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller.v w ]
add_files C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller_tb.v w ]
add_files -fileset sim_1 C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/spam_detection_controller_tb.v
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top spam_detection_controller [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation -mode post-synthesis -type functional
source fpu.tcl
restart
run 3000 ns
close_sim
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top spam_detection_inference_v1_0 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
current_project client_proj
close_design
current_project edit_spam_detection_inference_v1_0
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src C:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0/src/fifo_generator_0.v
launch_simulation
set_property library xil_defaultlib [get_files]
launch_simulation
launch_simulation
launch_simulation
source fpu.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top spam_detection_controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source spam_detection_controller_tb.tcl
restart
run 3000 ns
current_sim simulation_2
close_sim
close_sim
launch_simulation
source spam_detection_controller_tb.tcl
close_sim
launch_simulation
source spam_detection_controller_tb.tcl
restart
run 3000 ns
