#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 22:58:46 2024
# Process ID: 27892
# Current directory: D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28856 D:\NEW\TYUT\FPGA\Code\3_Test\UART_RAM_TFT\UART_RAM_TFT\UART_RAM_TFT.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.xpr
update_compile_order -fileset sources_1
launch_runs impl_2 -to_step write_bitstream -jobs 8
wait_on_run impl_2
reset_run synth_1
reset_run RAM_synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_2/new/UART_RAM_TFT.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_2/new/UART_RAM_TFT.xdc
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_2]
reset_run synth_1
reset_run RAM_synth_1
reset_run RAM_synth_1
launch_runs RAM_synth_1
wait_on_run RAM_synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_2 -jobs 8
wait_on_run impl_2
open_run impl_2
place_ports Clk A1
file mkdir D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new
close [ open D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/tft.xdc w ]
add_files -fileset constrs_1 D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/tft.xdc
set_property target_constrs_file D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/tft.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_2 -jobs 8
wait_on_run impl_2
refresh_design
launch_runs impl_2 -to_step write_bitstream -jobs 8
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/impl_2/UART_RAM_TFT.bit} [get_hw_devices xc7z015_1]
current_hw_device [get_hw_devices xc7z015_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z015_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z015_1]
set_property PROGRAM.FILE {D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.runs/impl_2/UART_RAM_TFT.bit} [get_hw_devices xc7z015_1]
program_hw_devices [get_hw_devices xc7z015_1]
refresh_hw_device [lindex [get_hw_devices xc7z015_1] 0]
