<stg><name>xfdilate<2160, 3840, 1, 0, 1, 0, 3841, 3, 3></name>


<trans_list>

<trans id="186" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="15" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="16" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="32">
<![CDATA[
:0 %row_ind_V_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_0_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
:1 %row_ind_V_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_1_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
:2 %row_ind_V_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_ind_V_2_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height

]]></Node>
<StgValue><ssdm name="img_height_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="16">
<![CDATA[
:5 %empty = trunc i16 %img_width_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper2_4102, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper3_4103, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
:8 %buf_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
:9 %buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
:10 %buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
:11 %specmemcore_ln251 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_0, i8 %buf_V_1, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln251"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln259 = br void

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %row_ind_V_1 = phi i2 0, void, i2 %init_row_ind, void %.split3258

]]></Node>
<StgValue><ssdm name="row_ind_V_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %init_row_ind = add i2 %row_ind_V_1, i2 1

]]></Node>
<StgValue><ssdm name="init_row_ind"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13">
<![CDATA[
:2 %row_ind_V_0_0_load = load i13 %row_ind_V_0_0

]]></Node>
<StgValue><ssdm name="row_ind_V_0_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13">
<![CDATA[
:3 %row_ind_V_1_0_load = load i13 %row_ind_V_1_0

]]></Node>
<StgValue><ssdm name="row_ind_V_1_0_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13">
<![CDATA[
:4 %row_ind_V_2_0_load = load i13 %row_ind_V_2_0

]]></Node>
<StgValue><ssdm name="row_ind_V_2_0_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %icmp_ln259 = icmp_eq  i2 %row_ind_V_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln259 = br i1 %icmp_ln259, void %.split32, void %.split30.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:0 %specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln301"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="2">
<![CDATA[
.split32:1 %zext_ln301 = zext i2 %row_ind_V_1

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split32:2 %switch_ln263 = switch i2 %row_ind_V_1, void %branch2, i2 0, void %.split32..split3258_crit_edge, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln263"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
<literal name="row_ind_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch1:0 %store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_1_0

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
<literal name="row_ind_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln263 = br void %.split3258

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
<literal name="row_ind_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
.split32..split3258_crit_edge:0 %store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_0_0

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
<literal name="row_ind_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.split32..split3258_crit_edge:1 %br_ln263 = br void %.split3258

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
<literal name="row_ind_V_1" val="!0"/>
<literal name="row_ind_V_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln263 = store i13 %zext_ln301, i13 %row_ind_V_2_0

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
<literal name="row_ind_V_1" val="!0"/>
<literal name="row_ind_V_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln263 = br void %.split3258

]]></Node>
<StgValue><ssdm name="br_ln263"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.split3258:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.split30.0.preheader:0 %br_ln878 = br void %.split30.0

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.split30.0:0 %i_col_046_0 = phi i13 %add_ln691, void %.split27.0, i13 0, void %.split30.0.preheader

]]></Node>
<StgValue><ssdm name="i_col_046_0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split30.0:1 %add_ln691 = add i13 %i_col_046_0, i13 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="13">
<![CDATA[
.split30.0:2 %zext_ln878 = zext i13 %i_col_046_0

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split30.0:3 %icmp_ln878 = icmp_ult  i16 %zext_ln878, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split30.0:4 %br_ln274 = br i1 %icmp_ln878, void %.split25.0.preheader, void %.split27.0

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split27.0:0 %specpipeline_ln274 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln274"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split27.0:1 %speclooptripcount_ln274 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln274"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27.0:2 %specloopname_ln274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln274"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split27.0:3 %imgHelper2_4102_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgHelper2_4102

]]></Node>
<StgValue><ssdm name="imgHelper2_4102_read"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="13">
<![CDATA[
.split27.0:4 %zext_ln534 = zext i13 %i_col_046_0

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split27.0:5 %buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
.split27.0:6 %store_ln280 = store i8 %imgHelper2_4102_read, i12 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.split27.0:7 %br_ln0 = br void %.split30.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.split25.0.preheader:0 %br_ln0 = br void %.split25.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.split25.0:0 %i_col_V_0 = phi i13 %add_ln691_4, void %.split22.0, i13 0, void %.split25.0.preheader

]]></Node>
<StgValue><ssdm name="i_col_V_0"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split25.0:1 %add_ln691_4 = add i13 %i_col_V_0, i13 1

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split25.0:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="13">
<![CDATA[
.split25.0:3 %zext_ln878_6 = zext i13 %i_col_V_0

]]></Node>
<StgValue><ssdm name="zext_ln878_6"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split25.0:4 %icmp_ln878_14 = icmp_ult  i16 %zext_ln878_6, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln878_14"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split25.0:5 %br_ln291 = br i1 %icmp_ln878_14, void %._crit_edge50.loopexit.0.1, void %.split22.0

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split22.0:0 %speclooptripcount_ln291 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln291"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22.0:1 %specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln291"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="13">
<![CDATA[
.split22.0:2 %zext_ln534_4 = zext i13 %i_col_V_0

]]></Node>
<StgValue><ssdm name="zext_ln534_4"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22.0:3 %buf_V_0_addr = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_4

]]></Node>
<StgValue><ssdm name="buf_V_0_addr"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
.split22.0:4 %store_ln296 = store i8 0, i12 %buf_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.split22.0:5 %br_ln0 = br void %.split25.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge50.loopexit.0.1:0 %img_height_cast = zext i16 %img_height_read

]]></Node>
<StgValue><ssdm name="img_height_cast"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge50.loopexit.0.1:1 %op2_assign = add i17 %img_height_cast, i17 1

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge50.loopexit.0.1:2 %add_ln1616 = add i14 %empty, i14 1

]]></Node>
<StgValue><ssdm name="add_ln1616"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge50.loopexit.0.1:3 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %op2_assign, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge50.loopexit.0.1:4 %icmp_ln878_15 = icmp_eq  i16 %tmp_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_15"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge50.loopexit.0.1:5 %br_ln302 = br i1 %icmp_ln878_15, void %.lr.ph.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln235 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.lr.ph:0 %row_ind_V_2 = phi i13 %row_ind_V_0, void, i13 %row_ind_V_2_0_load, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="row_ind_V_2"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.lr.ph:1 %row_ind_V_1_2 = phi i13 %row_ind_V_2, void, i13 %row_ind_V_1_0_load, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="row_ind_V_1_2"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.lr.ph:2 %row_ind_V_0 = phi i13 %row_ind_V_1_2, void, i13 %row_ind_V_0_0_load, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="row_ind_V_0"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.lr.ph:3 %row_V = phi i13 %row_V_2, void, i13 1, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="row_V"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="13">
<![CDATA[
.lr.ph:4 %zext_ln878_7 = zext i13 %row_V

]]></Node>
<StgValue><ssdm name="zext_ln878_7"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="13">
<![CDATA[
.lr.ph:5 %zext_ln878_8 = zext i13 %row_V

]]></Node>
<StgValue><ssdm name="zext_ln878_8"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.lr.ph:6 %icmp_ln878_16 = icmp_ult  i17 %zext_ln878_8, i17 %op2_assign

]]></Node>
<StgValue><ssdm name="icmp_ln878_16"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:7 %br_ln302 = br i1 %icmp_ln878_16, void %._crit_edge.loopexit, void %.split19

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split19:0 %speclooptripcount_ln241 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2160, i64 1080

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln241"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:1 %specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln241"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split19:2 %cmp_i_i115_i = icmp_ult  i16 %zext_ln878_7, i16 %img_height_read

]]></Node>
<StgValue><ssdm name="cmp_i_i115_i"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="13">
<![CDATA[
.split19:3 %trunc_ln123 = trunc i13 %row_ind_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="13">
<![CDATA[
.split19:4 %trunc_ln136 = trunc i13 %row_ind_V_0

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="13">
<![CDATA[
.split19:5 %trunc_ln136_1 = trunc i13 %row_ind_V_1_2

]]></Node>
<StgValue><ssdm name="trunc_ln136_1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.split19:6 %br_ln112 = br void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="0"/>
<literal name="icmp_ln878_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_16" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln322 = ret

]]></Node>
<StgValue><ssdm name="ret_ln322"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:6 %col_V = phi i13 0, void %.split19, i13 %col_V_2, void %.split14.0

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %col_V_2 = add i13 %col_V, i13 1

]]></Node>
<StgValue><ssdm name="col_V_2"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="13">
<![CDATA[
:8 %zext_ln878_9 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln878_9"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="13">
<![CDATA[
:9 %zext_ln878_10 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln878_10"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:10 %icmp_ln878_17 = icmp_ult  i14 %zext_ln878_10, i14 %add_ln1616

]]></Node>
<StgValue><ssdm name="icmp_ln878_17"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln112 = br i1 %icmp_ln878_17, void, void %.split16

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split16:0 %specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split16:1 %speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3841, i64 1921

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln112"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:2 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split16:3 %icmp_ln878_18 = icmp_ult  i16 %zext_ln878_9, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln878_18"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16:4 %br_ln121 = br i1 %icmp_ln878_18, void %arrayctor.loop58.i, void

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln122 = br i1 %cmp_i_i115_i, void, void

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4 %switch_ln126 = switch i2 %trunc_ln123, void %branch5, i2 0, void %branch3, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln126"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:5 %switch_ln123 = switch i2 %trunc_ln123, void %branch8, i2 0, void %branch6, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln123"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.split14.0:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="13">
<![CDATA[
:0 %zext_ln534_6 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln534_6"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %buf_V_0_addr_4 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_6

]]></Node>
<StgValue><ssdm name="buf_V_0_addr_4"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %buf_V_1_addr_4 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_6

]]></Node>
<StgValue><ssdm name="buf_V_1_addr_4"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %buf_V_2_addr_2 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_6

]]></Node>
<StgValue><ssdm name="buf_V_2_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
<literal name="trunc_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch4:0 %store_ln126 = store i8 0, i12 %buf_V_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
<literal name="trunc_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln126 = br void

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
<literal name="trunc_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch3:0 %store_ln126 = store i8 0, i12 %buf_V_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
<literal name="trunc_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln126 = br void

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
<literal name="trunc_ln123" val="!0"/>
<literal name="trunc_ln123" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch5:0 %store_ln126 = store i8 0, i12 %buf_V_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="0"/>
<literal name="trunc_ln123" val="!0"/>
<literal name="trunc_ln123" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln126 = br void

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %imgHelper2_4102

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="13">
<![CDATA[
:1 %zext_ln534_5 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln534_5"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %buf_V_0_addr_3 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_5

]]></Node>
<StgValue><ssdm name="buf_V_0_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %buf_V_1_addr_3 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_5

]]></Node>
<StgValue><ssdm name="buf_V_1_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_5

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
<literal name="trunc_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch7:0 %store_ln123 = store i8 %tmp_V, i12 %buf_V_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
<literal name="trunc_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln123 = br void

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
<literal name="trunc_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch6:0 %store_ln123 = store i8 %tmp_V, i12 %buf_V_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
<literal name="trunc_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln123 = br void

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
<literal name="trunc_ln123" val="!0"/>
<literal name="trunc_ln123" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch8:0 %store_ln123 = store i8 %tmp_V, i12 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
<literal name="trunc_ln123" val="!0"/>
<literal name="trunc_ln123" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln123 = br void

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
<literal name="cmp_i_i115_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln125 = br void

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="13">
<![CDATA[
:1 %zext_ln1616 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln1616"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %buf_V_0_addr_5 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln1616

]]></Node>
<StgValue><ssdm name="buf_V_0_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %buf_V_0_load = load i12 %buf_V_0_addr_5

]]></Node>
<StgValue><ssdm name="buf_V_0_load"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %buf_V_1_addr_5 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln1616

]]></Node>
<StgValue><ssdm name="buf_V_1_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %buf_V_1_load = load i12 %buf_V_1_addr_5

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %buf_V_2_addr_3 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln1616

]]></Node>
<StgValue><ssdm name="buf_V_2_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %buf_V_2_load = load i12 %buf_V_2_addr_3

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayctor.loop58.i:22 %icmp_ln882 = icmp_eq  i13 %col_V, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln882"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop58.i:23 %br_ln202 = br i1 %icmp_ln882, void, void %.split14.0

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %src_buf_V_0_0 = phi i8 0, void %.split19, i8 %src_buf_V_0_1, void %.split14.0

]]></Node>
<StgValue><ssdm name="src_buf_V_0_0"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %p_Val2_s = phi i8 0, void %.split19, i8 %src_buf_V_0_0, void %.split14.0

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %arrayidx396_i179246_load_0_2 = phi i8 %tmp_V, void, i8 0, void

]]></Node>
<StgValue><ssdm name="arrayidx396_i179246_load_0_2"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %buf_V_0_load = load i12 %buf_V_0_addr_5

]]></Node>
<StgValue><ssdm name="buf_V_0_load"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %buf_V_1_load = load i12 %buf_V_1_addr_5

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %buf_V_2_load = load i12 %buf_V_2_addr_3

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:8 %buf_cop_V_0 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="buf_cop_V_0"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:9 %tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %trunc_ln136_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
<literal name="icmp_ln878_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln136 = br void %arrayctor.loop58.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop58.i:0 %buf_cop_V_0_0 = phi i8 %buf_cop_V_0, void, i8 0, void %.split16

]]></Node>
<StgValue><ssdm name="buf_cop_V_0_0"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:3 %src_buf_V_0_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_0_0

]]></Node>
<StgValue><ssdm name="src_buf_V_0_1"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:6 %icmp_ln886 = icmp_ugt  i8 %src_buf_V_0_0, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop58.i:7 %max_V_10 = select i1 %icmp_ln886, i8 %src_buf_V_0_0, i8 %p_Val2_s

]]></Node>
<StgValue><ssdm name="max_V_10"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:8 %icmp_ln886_1 = icmp_ugt  i8 %src_buf_V_0_1, i8 %max_V_10

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop58.i:9 %max_V_11 = select i1 %icmp_ln886_1, i8 %src_buf_V_0_1, i8 %max_V_10

]]></Node>
<StgValue><ssdm name="max_V_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %p_Val2_4 = phi i8 0, void %.split19, i8 %src_buf_V_2_0, void %.split14.0

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %src_buf_V_1_0 = phi i8 0, void %.split19, i8 %src_buf_V_1_1, void %.split14.0

]]></Node>
<StgValue><ssdm name="src_buf_V_1_0"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %p_Val2_3 = phi i8 0, void %.split19, i8 %src_buf_V_1_0, void %.split14.0

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5 %src_buf_V_2_0 = phi i8 0, void %.split19, i8 %src_buf_V_2_1, void %.split14.0

]]></Node>
<StgValue><ssdm name="src_buf_V_2_0"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop58.i:1 %buf_cop_V_1 = phi i8 %tmp, void, i8 0, void %.split16

]]></Node>
<StgValue><ssdm name="buf_cop_V_1"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop58.i:2 %buf_cop_V_2 = phi i8 %arrayidx396_i179246_load_0_2, void, i8 0, void %.split16

]]></Node>
<StgValue><ssdm name="buf_cop_V_2"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:4 %src_buf_V_1_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_1

]]></Node>
<StgValue><ssdm name="src_buf_V_1_1"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:5 %src_buf_V_2_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_2

]]></Node>
<StgValue><ssdm name="src_buf_V_2_1"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:10 %icmp_ln886_2 = icmp_ugt  i8 %p_Val2_3, i8 %max_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln886_2"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop58.i:11 %max_V_12 = select i1 %icmp_ln886_2, i8 %p_Val2_3, i8 %max_V_11

]]></Node>
<StgValue><ssdm name="max_V_12"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:12 %icmp_ln886_3 = icmp_ugt  i8 %src_buf_V_1_0, i8 %max_V_12

]]></Node>
<StgValue><ssdm name="icmp_ln886_3"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop58.i:13 %max_V_13 = select i1 %icmp_ln886_3, i8 %src_buf_V_1_0, i8 %max_V_12

]]></Node>
<StgValue><ssdm name="max_V_13"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:14 %icmp_ln886_4 = icmp_ugt  i8 %src_buf_V_1_1, i8 %max_V_13

]]></Node>
<StgValue><ssdm name="icmp_ln886_4"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop58.i:15 %max_V_14 = select i1 %icmp_ln886_4, i8 %src_buf_V_1_1, i8 %max_V_13

]]></Node>
<StgValue><ssdm name="max_V_14"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:16 %icmp_ln886_5 = icmp_ugt  i8 %p_Val2_4, i8 %max_V_14

]]></Node>
<StgValue><ssdm name="icmp_ln886_5"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop58.i:17 %max_V_15 = select i1 %icmp_ln886_5, i8 %p_Val2_4, i8 %max_V_14

]]></Node>
<StgValue><ssdm name="max_V_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="178" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:18 %icmp_ln886_6 = icmp_ugt  i8 %src_buf_V_2_0, i8 %max_V_15

]]></Node>
<StgValue><ssdm name="icmp_ln886_6"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop58.i:19 %max_V_16 = select i1 %icmp_ln886_6, i8 %src_buf_V_2_0, i8 %max_V_15

]]></Node>
<StgValue><ssdm name="max_V_16"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop58.i:20 %icmp_ln886_7 = icmp_ugt  i8 %src_buf_V_2_1, i8 %max_V_16

]]></Node>
<StgValue><ssdm name="icmp_ln886_7"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayctor.loop58.i:21 %max_V = select i1 %icmp_ln886_7, i8 %src_buf_V_2_1, i8 %max_V_16

]]></Node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %imgHelper3_4103, i8 %max_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln205 = br void %.split14.0

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="184" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0 %row_V_2 = add i13 %row_V, i13 1

]]></Node>
<StgValue><ssdm name="row_V_2"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
