{"position": "Test R&D Engineer", "company": "Intel Corporation", "profiles": ["Summary Test R&D Engineer working on Sort Test Technology Development. Completed Master's degree in Electrical Engineering from Arizona State University and Bachelor's degree in Electronics and Communication from B M S College of Engineering. Summary Test R&D Engineer working on Sort Test Technology Development. Completed Master's degree in Electrical Engineering from Arizona State University and Bachelor's degree in Electronics and Communication from B M S College of Engineering. Test R&D Engineer working on Sort Test Technology Development. Completed Master's degree in Electrical Engineering from Arizona State University and Bachelor's degree in Electronics and Communication from B M S College of Engineering. Test R&D Engineer working on Sort Test Technology Development. Completed Master's degree in Electrical Engineering from Arizona State University and Bachelor's degree in Electronics and Communication from B M S College of Engineering. Experience Test R&D Engineer Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area ASIC Design and Validation Engineer Scalable Systems Research Labs Inc. August 2014  \u2013  May 2015  (10 months) Circuit Designer and Layout Engineer Arizona State University June 2014  \u2013  August 2014  (3 months) Department of Electrical Engineering, ASU, Tempe, AZ Designed Neural Amplifier and Layout was done for Wireless Neural Recording System. Teaching Assistant Arizona State University January 2014  \u2013  May 2014  (5 months) Tempe, AZ Working as TA under Professor Michael Goryll \nDepartment of Electrical Engineering \nIra A. Fulton Schools of Engineering \nArizona State University System Engineer Tata Consultancy Services August 2010  \u2013  July 2012  (2 years) India Worked as Java Developer and Tester which included writing JSP pages and testing. \nWorked as web Methods Developer and Support which included developing and supporting interfaces between two applications. \nWorked as Project Management Officer which included managing projects like Billing, Rising Invoices, Client support and Client meeting. Test R&D Engineer Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area Test R&D Engineer Intel Corporation June 2015  \u2013 Present (3 months) Portland, Oregon Area ASIC Design and Validation Engineer Scalable Systems Research Labs Inc. August 2014  \u2013  May 2015  (10 months) ASIC Design and Validation Engineer Scalable Systems Research Labs Inc. August 2014  \u2013  May 2015  (10 months) Circuit Designer and Layout Engineer Arizona State University June 2014  \u2013  August 2014  (3 months) Department of Electrical Engineering, ASU, Tempe, AZ Designed Neural Amplifier and Layout was done for Wireless Neural Recording System. Circuit Designer and Layout Engineer Arizona State University June 2014  \u2013  August 2014  (3 months) Department of Electrical Engineering, ASU, Tempe, AZ Designed Neural Amplifier and Layout was done for Wireless Neural Recording System. Teaching Assistant Arizona State University January 2014  \u2013  May 2014  (5 months) Tempe, AZ Working as TA under Professor Michael Goryll \nDepartment of Electrical Engineering \nIra A. Fulton Schools of Engineering \nArizona State University Teaching Assistant Arizona State University January 2014  \u2013  May 2014  (5 months) Tempe, AZ Working as TA under Professor Michael Goryll \nDepartment of Electrical Engineering \nIra A. Fulton Schools of Engineering \nArizona State University System Engineer Tata Consultancy Services August 2010  \u2013  July 2012  (2 years) India Worked as Java Developer and Tester which included writing JSP pages and testing. \nWorked as web Methods Developer and Support which included developing and supporting interfaces between two applications. \nWorked as Project Management Officer which included managing projects like Billing, Rising Invoices, Client support and Client meeting. System Engineer Tata Consultancy Services August 2010  \u2013  July 2012  (2 years) India Worked as Java Developer and Tester which included writing JSP pages and testing. \nWorked as web Methods Developer and Support which included developing and supporting interfaces between two applications. \nWorked as Project Management Officer which included managing projects like Billing, Rising Invoices, Client support and Client meeting. Languages English Native or bilingual proficiency Tamil Native or bilingual proficiency Kannada Native or bilingual proficiency Telugu Native or bilingual proficiency Hindi Limited working proficiency English Native or bilingual proficiency Tamil Native or bilingual proficiency Kannada Native or bilingual proficiency Telugu Native or bilingual proficiency Hindi Limited working proficiency English Native or bilingual proficiency Tamil Native or bilingual proficiency Kannada Native or bilingual proficiency Telugu Native or bilingual proficiency Hindi Limited working proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Limited working proficiency Skills VLSI Verilog C C++ Matlab Integrated Circuit... Cadence Cadence Virtuoso VHDL Testing Perl TCL Windows Xilinx ISE MySQL Quality Center HTML Micro Controller 8051 Digital Physical Design ASIC Design Flow Verilog RTL Design Static Timing Analysis DRC and LVS Finite State Machines SystemVerilog webMethods Integration... Eclipse HP Quality Centre System Verilog Digital Design Production Testing Production Testing... Agilent ADS Place and Route Floorplanning IR Drop Analysis Embedded Systems See 22+ \u00a0 \u00a0 See less Skills  VLSI Verilog C C++ Matlab Integrated Circuit... Cadence Cadence Virtuoso VHDL Testing Perl TCL Windows Xilinx ISE MySQL Quality Center HTML Micro Controller 8051 Digital Physical Design ASIC Design Flow Verilog RTL Design Static Timing Analysis DRC and LVS Finite State Machines SystemVerilog webMethods Integration... Eclipse HP Quality Centre System Verilog Digital Design Production Testing Production Testing... Agilent ADS Place and Route Floorplanning IR Drop Analysis Embedded Systems See 22+ \u00a0 \u00a0 See less VLSI Verilog C C++ Matlab Integrated Circuit... Cadence Cadence Virtuoso VHDL Testing Perl TCL Windows Xilinx ISE MySQL Quality Center HTML Micro Controller 8051 Digital Physical Design ASIC Design Flow Verilog RTL Design Static Timing Analysis DRC and LVS Finite State Machines SystemVerilog webMethods Integration... Eclipse HP Quality Centre System Verilog Digital Design Production Testing Production Testing... Agilent ADS Place and Route Floorplanning IR Drop Analysis Embedded Systems See 22+ \u00a0 \u00a0 See less VLSI Verilog C C++ Matlab Integrated Circuit... Cadence Cadence Virtuoso VHDL Testing Perl TCL Windows Xilinx ISE MySQL Quality Center HTML Micro Controller 8051 Digital Physical Design ASIC Design Flow Verilog RTL Design Static Timing Analysis DRC and LVS Finite State Machines SystemVerilog webMethods Integration... Eclipse HP Quality Centre System Verilog Digital Design Production Testing Production Testing... Agilent ADS Place and Route Floorplanning IR Drop Analysis Embedded Systems See 22+ \u00a0 \u00a0 See less Education Arizona State University Master of Science in Electrical Engineering,  VLSI 2012  \u2013 2014 Specialization in Digital and Analog Circuits. BMS College of Engineering, Bangalore Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2006  \u2013 2010 MES College of Arts, Commerce and Science Pre University College,  Science 2004  \u2013 2006 Arizona State University Master of Science in Electrical Engineering,  VLSI 2012  \u2013 2014 Specialization in Digital and Analog Circuits. Arizona State University Master of Science in Electrical Engineering,  VLSI 2012  \u2013 2014 Specialization in Digital and Analog Circuits. Arizona State University Master of Science in Electrical Engineering,  VLSI 2012  \u2013 2014 Specialization in Digital and Analog Circuits. BMS College of Engineering, Bangalore Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2006  \u2013 2010 BMS College of Engineering, Bangalore Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2006  \u2013 2010 BMS College of Engineering, Bangalore Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2006  \u2013 2010 MES College of Arts, Commerce and Science Pre University College,  Science 2004  \u2013 2006 MES College of Arts, Commerce and Science Pre University College,  Science 2004  \u2013 2006 MES College of Arts, Commerce and Science Pre University College,  Science 2004  \u2013 2006 Honors & Awards ", "Experience Test R&D Engineer Intel Corporation June 2006  \u2013 Present (9 years 3 months) Test R&D Engineer Intel Corporation June 2006  \u2013 Present (9 years 3 months) Test R&D Engineer Intel Corporation June 2006  \u2013 Present (9 years 3 months) Skills Semiconductors JMP Finite Element Analysis Tolerance Analysis Monte Carlo Simulation AutoCAD Solidworks Abaqus Mechanical Product... Electronics Hardware... SPC Simulations FMEA Failure Analysis Design of Experiments SolidWorks Engineering See 2+ \u00a0 \u00a0 See less Skills  Semiconductors JMP Finite Element Analysis Tolerance Analysis Monte Carlo Simulation AutoCAD Solidworks Abaqus Mechanical Product... Electronics Hardware... SPC Simulations FMEA Failure Analysis Design of Experiments SolidWorks Engineering See 2+ \u00a0 \u00a0 See less Semiconductors JMP Finite Element Analysis Tolerance Analysis Monte Carlo Simulation AutoCAD Solidworks Abaqus Mechanical Product... Electronics Hardware... SPC Simulations FMEA Failure Analysis Design of Experiments SolidWorks Engineering See 2+ \u00a0 \u00a0 See less Semiconductors JMP Finite Element Analysis Tolerance Analysis Monte Carlo Simulation AutoCAD Solidworks Abaqus Mechanical Product... Electronics Hardware... SPC Simulations FMEA Failure Analysis Design of Experiments SolidWorks Engineering See 2+ \u00a0 \u00a0 See less Education Universiti Sains Malaysia Master's degree,  Statistics , 3.87/4.00 2011  \u2013 2013 Universiti Teknologi Malaysia Bachelor,  Mechanical (Material) , 3.88/4.00 2001  \u2013 2006 Universiti Sains Malaysia Master's degree,  Statistics , 3.87/4.00 2011  \u2013 2013 Universiti Sains Malaysia Master's degree,  Statistics , 3.87/4.00 2011  \u2013 2013 Universiti Sains Malaysia Master's degree,  Statistics , 3.87/4.00 2011  \u2013 2013 Universiti Teknologi Malaysia Bachelor,  Mechanical (Material) , 3.88/4.00 2001  \u2013 2006 Universiti Teknologi Malaysia Bachelor,  Mechanical (Material) , 3.88/4.00 2001  \u2013 2006 Universiti Teknologi Malaysia Bachelor,  Mechanical (Material) , 3.88/4.00 2001  \u2013 2006 ", "Experience Test R&D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chandler, Arizona SR Test Engineer Amkor Technology July 2011  \u2013  July 2012  (1 year 1 month) Chandler SR Test Engineer NXP February 2011  \u2013  July 2011  (6 months) SR TEst Engineer Amkor Technology March 2007  \u2013  February 2011  (4 years) Product Engineer Micron Technology October 2005  \u2013  February 2007  (1 year 5 months) Product Engineer Product Engineer Intel 1999  \u2013  2005  (6 years) Test/Product Engineer Intel Technology Philippines 1994  \u2013  2005  (11 years) Test R&D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chandler, Arizona Test R&D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chandler, Arizona SR Test Engineer Amkor Technology July 2011  \u2013  July 2012  (1 year 1 month) Chandler SR Test Engineer Amkor Technology July 2011  \u2013  July 2012  (1 year 1 month) Chandler SR Test Engineer NXP February 2011  \u2013  July 2011  (6 months) SR Test Engineer NXP February 2011  \u2013  July 2011  (6 months) SR TEst Engineer Amkor Technology March 2007  \u2013  February 2011  (4 years) SR TEst Engineer Amkor Technology March 2007  \u2013  February 2011  (4 years) Product Engineer Micron Technology October 2005  \u2013  February 2007  (1 year 5 months) Product Engineer Product Engineer Micron Technology October 2005  \u2013  February 2007  (1 year 5 months) Product Engineer Product Engineer Intel 1999  \u2013  2005  (6 years) Product Engineer Intel 1999  \u2013  2005  (6 years) Test/Product Engineer Intel Technology Philippines 1994  \u2013  2005  (11 years) Test/Product Engineer Intel Technology Philippines 1994  \u2013  2005  (11 years) Skills Debugging IC Product Engineering R Semiconductors Test Engineering Testing Skills  Debugging IC Product Engineering R Semiconductors Test Engineering Testing Debugging IC Product Engineering R Semiconductors Test Engineering Testing Debugging IC Product Engineering R Semiconductors Test Engineering Testing ", "Summary Specialties:\u2022\tTechnical Tools:\t \n\u2022\tCadence Composer Schematic \n\u2022\tCadence Virtuoso layout Editor \n\u2022\tCadence Composer Symbol ,  \n\u2022\tAdvanced Design System from Agilent Technologies for RF Circuit Design \n\u2022\tLabview \n\u2022\tMathematica \n\u2022\tMinitab, Design Expert, JMP \n\u2022\tProgramming Languages : \n\u2022\tC \n\u2022\tC++ \n\u2022\tMatLab  \n\u2022\tPerl Summary Specialties:\u2022\tTechnical Tools:\t \n\u2022\tCadence Composer Schematic \n\u2022\tCadence Virtuoso layout Editor \n\u2022\tCadence Composer Symbol ,  \n\u2022\tAdvanced Design System from Agilent Technologies for RF Circuit Design \n\u2022\tLabview \n\u2022\tMathematica \n\u2022\tMinitab, Design Expert, JMP \n\u2022\tProgramming Languages : \n\u2022\tC \n\u2022\tC++ \n\u2022\tMatLab  \n\u2022\tPerl Specialties:\u2022\tTechnical Tools:\t \n\u2022\tCadence Composer Schematic \n\u2022\tCadence Virtuoso layout Editor \n\u2022\tCadence Composer Symbol ,  \n\u2022\tAdvanced Design System from Agilent Technologies for RF Circuit Design \n\u2022\tLabview \n\u2022\tMathematica \n\u2022\tMinitab, Design Expert, JMP \n\u2022\tProgramming Languages : \n\u2022\tC \n\u2022\tC++ \n\u2022\tMatLab  \n\u2022\tPerl Specialties:\u2022\tTechnical Tools:\t \n\u2022\tCadence Composer Schematic \n\u2022\tCadence Virtuoso layout Editor \n\u2022\tCadence Composer Symbol ,  \n\u2022\tAdvanced Design System from Agilent Technologies for RF Circuit Design \n\u2022\tLabview \n\u2022\tMathematica \n\u2022\tMinitab, Design Expert, JMP \n\u2022\tProgramming Languages : \n\u2022\tC \n\u2022\tC++ \n\u2022\tMatLab  \n\u2022\tPerl Experience Test R&D Engineer Intel Corporation December 2011  \u2013 Present (3 years 9 months) Test Strategy Development, Regression Content Development, Hardware Validation and Software Integration. Graduate Technical Intern Intel Corporation May 2011  \u2013  September 2011  (5 months) Hillsboro,Oregon RF Device characterization & caliberation. TIU Schematic Capture. Tools: Cadence Allegro , LAB VIEW. Graduate Teaching Assistant Arizona State University January 2011  \u2013  May 2011  (5 months) TA for Communication Transceiver Circuit Design Graduate student Arizona State University July 2009  \u2013  May 2011  (1 year 11 months) Graduate student of electrical engineering Online Video Director - Global Outreach and Extended Education Arizona State University August 2010  \u2013  January 2011  (6 months) Instructional Aide Arizona State University August 2010  \u2013  December 2010  (5 months) Instructional Aide- For Electromagnetic Fields/Guided Waves & Antenna Theory& Analysis Under Prof. Constantine Balanis. Office Assistant Arizona State University- International Students and Scholars Office(ISSO) November 2009  \u2013  August 2010  (10 months) Data Processing and Analysis - Related to various Immigration Processes for International Students Summer Internship Pepperl+Fuchs March 2007  \u2013  May 2007  (3 months) Successfully under went an industrial training at Pepperl & Fuchs, a German Automation Industry.During which extensively studied & analyzed need for asset control management in a large plant. Developed a complete understanding, and gained a hand \non experience of the HART system, used in the field of process automation. Test R&D Engineer Intel Corporation December 2011  \u2013 Present (3 years 9 months) Test Strategy Development, Regression Content Development, Hardware Validation and Software Integration. Test R&D Engineer Intel Corporation December 2011  \u2013 Present (3 years 9 months) Test Strategy Development, Regression Content Development, Hardware Validation and Software Integration. Graduate Technical Intern Intel Corporation May 2011  \u2013  September 2011  (5 months) Hillsboro,Oregon RF Device characterization & caliberation. TIU Schematic Capture. Tools: Cadence Allegro , LAB VIEW. Graduate Technical Intern Intel Corporation May 2011  \u2013  September 2011  (5 months) Hillsboro,Oregon RF Device characterization & caliberation. TIU Schematic Capture. Tools: Cadence Allegro , LAB VIEW. Graduate Teaching Assistant Arizona State University January 2011  \u2013  May 2011  (5 months) TA for Communication Transceiver Circuit Design Graduate Teaching Assistant Arizona State University January 2011  \u2013  May 2011  (5 months) TA for Communication Transceiver Circuit Design Graduate student Arizona State University July 2009  \u2013  May 2011  (1 year 11 months) Graduate student of electrical engineering Graduate student Arizona State University July 2009  \u2013  May 2011  (1 year 11 months) Graduate student of electrical engineering Online Video Director - Global Outreach and Extended Education Arizona State University August 2010  \u2013  January 2011  (6 months) Online Video Director - Global Outreach and Extended Education Arizona State University August 2010  \u2013  January 2011  (6 months) Instructional Aide Arizona State University August 2010  \u2013  December 2010  (5 months) Instructional Aide- For Electromagnetic Fields/Guided Waves & Antenna Theory& Analysis Under Prof. Constantine Balanis. Instructional Aide Arizona State University August 2010  \u2013  December 2010  (5 months) Instructional Aide- For Electromagnetic Fields/Guided Waves & Antenna Theory& Analysis Under Prof. Constantine Balanis. Office Assistant Arizona State University- International Students and Scholars Office(ISSO) November 2009  \u2013  August 2010  (10 months) Data Processing and Analysis - Related to various Immigration Processes for International Students Office Assistant Arizona State University- International Students and Scholars Office(ISSO) November 2009  \u2013  August 2010  (10 months) Data Processing and Analysis - Related to various Immigration Processes for International Students Summer Internship Pepperl+Fuchs March 2007  \u2013  May 2007  (3 months) Successfully under went an industrial training at Pepperl & Fuchs, a German Automation Industry.During which extensively studied & analyzed need for asset control management in a large plant. Developed a complete understanding, and gained a hand \non experience of the HART system, used in the field of process automation. Summer Internship Pepperl+Fuchs March 2007  \u2013  May 2007  (3 months) Successfully under went an industrial training at Pepperl & Fuchs, a German Automation Industry.During which extensively studied & analyzed need for asset control management in a large plant. Developed a complete understanding, and gained a hand \non experience of the HART system, used in the field of process automation. Skills Matlab Labview JMP Minitab C C++ Perl Python Tcl Cadence Allegro Cadence TCL Circuit Design CMOS FPGA RF Testing See 2+ \u00a0 \u00a0 See less Skills  Matlab Labview JMP Minitab C C++ Perl Python Tcl Cadence Allegro Cadence TCL Circuit Design CMOS FPGA RF Testing See 2+ \u00a0 \u00a0 See less Matlab Labview JMP Minitab C C++ Perl Python Tcl Cadence Allegro Cadence TCL Circuit Design CMOS FPGA RF Testing See 2+ \u00a0 \u00a0 See less Matlab Labview JMP Minitab C C++ Perl Python Tcl Cadence Allegro Cadence TCL Circuit Design CMOS FPGA RF Testing See 2+ \u00a0 \u00a0 See less Education Arizona State University Master of Science,  Electrical Engineering; Analog/Mixed Signal and Circuit Design 2009  \u2013 2011 PROJECTS:  \n \nFPGA based Implementation of an NLS -Solver for on chip Transceiver Characterization: \nCurrently working under Prof. Sule Ozev, Arizona State University. \n \nDesigned a 30dBm Balanced Amplifier, in the frequency range of 1 - 3 GHz: Tool Used: \nAdvanced Design System(ADS). \n \nDesigned an Automatic Gain Controller (AGC) with a two stage differential CMOS amplifier: \nTool Used: Cadence. Arizona State University Master of Science,  Electrical Engineering; Analog/Mixed Signal and Circuit Design 2009  \u2013 2011 Amrita Vishwavidya Bachelor,  Technology; Electronics and Communication Engineering 2005  \u2013 2009 Thesis: \n \nDesign and analysis of performance of planar multilayered dielectric absorbers: Using concepts of Electromagnetics and mathematical distributions (Matlab). Practical \napplication of this project includes shielding electronics instrument. Successfullydeveloped under the Applied Electromagnetics Research Group Activities and Societies:\u00a0 Applied Elctromagnetics Research Group ,  Srishti- The Literary Club ,  Ragasudha- Music Club Amrita Vishwavidya Bachelor,  Technology; Electronics and Communication Engineering 2005  \u2013 2009 Arizona State University Master of Science,  Electrical Engineering; Analog/Mixed Signal and Circuit Design 2009  \u2013 2011 PROJECTS:  \n \nFPGA based Implementation of an NLS -Solver for on chip Transceiver Characterization: \nCurrently working under Prof. Sule Ozev, Arizona State University. \n \nDesigned a 30dBm Balanced Amplifier, in the frequency range of 1 - 3 GHz: Tool Used: \nAdvanced Design System(ADS). \n \nDesigned an Automatic Gain Controller (AGC) with a two stage differential CMOS amplifier: \nTool Used: Cadence. Arizona State University Master of Science,  Electrical Engineering; Analog/Mixed Signal and Circuit Design 2009  \u2013 2011 PROJECTS:  \n \nFPGA based Implementation of an NLS -Solver for on chip Transceiver Characterization: \nCurrently working under Prof. Sule Ozev, Arizona State University. \n \nDesigned a 30dBm Balanced Amplifier, in the frequency range of 1 - 3 GHz: Tool Used: \nAdvanced Design System(ADS). \n \nDesigned an Automatic Gain Controller (AGC) with a two stage differential CMOS amplifier: \nTool Used: Cadence. Arizona State University Master of Science,  Electrical Engineering; Analog/Mixed Signal and Circuit Design 2009  \u2013 2011 PROJECTS:  \n \nFPGA based Implementation of an NLS -Solver for on chip Transceiver Characterization: \nCurrently working under Prof. Sule Ozev, Arizona State University. \n \nDesigned a 30dBm Balanced Amplifier, in the frequency range of 1 - 3 GHz: Tool Used: \nAdvanced Design System(ADS). \n \nDesigned an Automatic Gain Controller (AGC) with a two stage differential CMOS amplifier: \nTool Used: Cadence. Arizona State University Master of Science,  Electrical Engineering; Analog/Mixed Signal and Circuit Design 2009  \u2013 2011 Arizona State University Master of Science,  Electrical Engineering; Analog/Mixed Signal and Circuit Design 2009  \u2013 2011 Arizona State University Master of Science,  Electrical Engineering; Analog/Mixed Signal and Circuit Design 2009  \u2013 2011 Amrita Vishwavidya Bachelor,  Technology; Electronics and Communication Engineering 2005  \u2013 2009 Thesis: \n \nDesign and analysis of performance of planar multilayered dielectric absorbers: Using concepts of Electromagnetics and mathematical distributions (Matlab). Practical \napplication of this project includes shielding electronics instrument. Successfullydeveloped under the Applied Electromagnetics Research Group Activities and Societies:\u00a0 Applied Elctromagnetics Research Group ,  Srishti- The Literary Club ,  Ragasudha- Music Club Amrita Vishwavidya Bachelor,  Technology; Electronics and Communication Engineering 2005  \u2013 2009 Thesis: \n \nDesign and analysis of performance of planar multilayered dielectric absorbers: Using concepts of Electromagnetics and mathematical distributions (Matlab). Practical \napplication of this project includes shielding electronics instrument. Successfullydeveloped under the Applied Electromagnetics Research Group Activities and Societies:\u00a0 Applied Elctromagnetics Research Group ,  Srishti- The Literary Club ,  Ragasudha- Music Club Amrita Vishwavidya Bachelor,  Technology; Electronics and Communication Engineering 2005  \u2013 2009 Thesis: \n \nDesign and analysis of performance of planar multilayered dielectric absorbers: Using concepts of Electromagnetics and mathematical distributions (Matlab). Practical \napplication of this project includes shielding electronics instrument. Successfullydeveloped under the Applied Electromagnetics Research Group Activities and Societies:\u00a0 Applied Elctromagnetics Research Group ,  Srishti- The Literary Club ,  Ragasudha- Music Club Amrita Vishwavidya Bachelor,  Technology; Electronics and Communication Engineering 2005  \u2013 2009 Amrita Vishwavidya Bachelor,  Technology; Electronics and Communication Engineering 2005  \u2013 2009 Amrita Vishwavidya Bachelor,  Technology; Electronics and Communication Engineering 2005  \u2013 2009 ", "Experience Test R&D Engineer Intel Corporation Test R&D Engineer Intel Corporation Test R&D Engineer Intel Corporation Education Queen's University Belfast Master of Science (MSc),  Electronics Engineering Council (UK) Part 2 Examinations Queen's University Belfast Master of Science (MSc),  Electronics Queen's University Belfast Master of Science (MSc),  Electronics Queen's University Belfast Master of Science (MSc),  Electronics Engineering Council (UK) Part 2 Examinations Engineering Council (UK) Part 2 Examinations Engineering Council (UK) Part 2 Examinations ", "Summary My interests include learning, developing and exploring software based solutions for problems faced by a lot of people. Summary My interests include learning, developing and exploring software based solutions for problems faced by a lot of people. My interests include learning, developing and exploring software based solutions for problems faced by a lot of people. My interests include learning, developing and exploring software based solutions for problems faced by a lot of people. Experience Project Intern TouchMagix Media June 2012  \u2013  May 2013  (1 year) I was the team leader for the acadecmic final year project at TouchMagix Media. We learned about Touch based User Interface, the Tangible User Interface Object (TUIO) protocol and its use in delivering the touch points from the device driver to the application program. We then developed the MultTouch Gesture recognition engine, which would identify upto 5 finger touch gestures. Finally we released this program as a windows based service which would assist user to perform desired actions with help of Multi Touch Gestures Embedded System Project Intern Partronics EBoards Pvt Ltd January 2012  \u2013  April 2012  (4 months) Pune Area, India Training in Embedded system development. Development of embedded system on ARM 7, 8051 and AVR platform using uVision 4 IDE, with programming in Embedded C and Assembly language. Designed and developed Automatic Component Tester running on ARM 7. Software Training Internship Partronics EBoards Pvt Ltd June 2009  \u2013  August 2009  (3 months) Pune Area, India Training in C++ and Data Structures, Windows Programming, Embedding Microsoft Access Database. Developed Employee Management System using Visual Studio 6.0. Programming in Visual C++, database management in Microsoft Access. Project Intern TouchMagix Media June 2012  \u2013  May 2013  (1 year) I was the team leader for the acadecmic final year project at TouchMagix Media. We learned about Touch based User Interface, the Tangible User Interface Object (TUIO) protocol and its use in delivering the touch points from the device driver to the application program. We then developed the MultTouch Gesture recognition engine, which would identify upto 5 finger touch gestures. Finally we released this program as a windows based service which would assist user to perform desired actions with help of Multi Touch Gestures Project Intern TouchMagix Media June 2012  \u2013  May 2013  (1 year) I was the team leader for the acadecmic final year project at TouchMagix Media. We learned about Touch based User Interface, the Tangible User Interface Object (TUIO) protocol and its use in delivering the touch points from the device driver to the application program. We then developed the MultTouch Gesture recognition engine, which would identify upto 5 finger touch gestures. Finally we released this program as a windows based service which would assist user to perform desired actions with help of Multi Touch Gestures Embedded System Project Intern Partronics EBoards Pvt Ltd January 2012  \u2013  April 2012  (4 months) Pune Area, India Training in Embedded system development. Development of embedded system on ARM 7, 8051 and AVR platform using uVision 4 IDE, with programming in Embedded C and Assembly language. Designed and developed Automatic Component Tester running on ARM 7. Embedded System Project Intern Partronics EBoards Pvt Ltd January 2012  \u2013  April 2012  (4 months) Pune Area, India Training in Embedded system development. Development of embedded system on ARM 7, 8051 and AVR platform using uVision 4 IDE, with programming in Embedded C and Assembly language. Designed and developed Automatic Component Tester running on ARM 7. Software Training Internship Partronics EBoards Pvt Ltd June 2009  \u2013  August 2009  (3 months) Pune Area, India Training in C++ and Data Structures, Windows Programming, Embedding Microsoft Access Database. Developed Employee Management System using Visual Studio 6.0. Programming in Visual C++, database management in Microsoft Access. Software Training Internship Partronics EBoards Pvt Ltd June 2009  \u2013  August 2009  (3 months) Pune Area, India Training in C++ and Data Structures, Windows Programming, Embedding Microsoft Access Database. Developed Employee Management System using Visual Studio 6.0. Programming in Visual C++, database management in Microsoft Access. Languages English Hindi Marathi Gujrati Kutchi English Hindi Marathi Gujrati Kutchi English Hindi Marathi Gujrati Kutchi Skills C C++ Visual C++ Programming C# Matlab Visual Studio Windows Embedded Systems Data Structures Algorithms Embedded C .NET JavaScript Software Development ASP.NET jQuery Web Development JSON AJAX OOP Object Oriented Design XML Software Design Image Processing Microsoft SQL Server See 11+ \u00a0 \u00a0 See less Skills  C C++ Visual C++ Programming C# Matlab Visual Studio Windows Embedded Systems Data Structures Algorithms Embedded C .NET JavaScript Software Development ASP.NET jQuery Web Development JSON AJAX OOP Object Oriented Design XML Software Design Image Processing Microsoft SQL Server See 11+ \u00a0 \u00a0 See less C C++ Visual C++ Programming C# Matlab Visual Studio Windows Embedded Systems Data Structures Algorithms Embedded C .NET JavaScript Software Development ASP.NET jQuery Web Development JSON AJAX OOP Object Oriented Design XML Software Design Image Processing Microsoft SQL Server See 11+ \u00a0 \u00a0 See less C C++ Visual C++ Programming C# Matlab Visual Studio Windows Embedded Systems Data Structures Algorithms Embedded C .NET JavaScript Software Development ASP.NET jQuery Web Development JSON AJAX OOP Object Oriented Design XML Software Design Image Processing Microsoft SQL Server See 11+ \u00a0 \u00a0 See less Education University of Southern California Master of Science (M.S.),  Electrical Engineering (Multimedia & Creative Technology) , Fall 2013 - 3.566/4.00 2013  \u2013 2015 I am a Masters student at USC right now. My expected date of graduation is Spring 2015. Activities and Societies:\u00a0 Association of Indian Students Smt Kashibai Navale College Of Engineering Bachelor of Engnieering,  Electronics and Telecommunication 2009  \u2013 2013 Completed 4 year undergraduate Bachelor of Engineering program in Electronics & Telecommunications. Secured first class with distinction. Activities and Societies:\u00a0 Chairman of IETE Student Forum 2012 - 13\nStudent Member of ELESA University of Southern California Master of Science (M.S.),  Electrical Engineering (Multimedia & Creative Technology) , Fall 2013 - 3.566/4.00 2013  \u2013 2015 I am a Masters student at USC right now. My expected date of graduation is Spring 2015. Activities and Societies:\u00a0 Association of Indian Students University of Southern California Master of Science (M.S.),  Electrical Engineering (Multimedia & Creative Technology) , Fall 2013 - 3.566/4.00 2013  \u2013 2015 I am a Masters student at USC right now. My expected date of graduation is Spring 2015. Activities and Societies:\u00a0 Association of Indian Students University of Southern California Master of Science (M.S.),  Electrical Engineering (Multimedia & Creative Technology) , Fall 2013 - 3.566/4.00 2013  \u2013 2015 I am a Masters student at USC right now. My expected date of graduation is Spring 2015. Activities and Societies:\u00a0 Association of Indian Students Smt Kashibai Navale College Of Engineering Bachelor of Engnieering,  Electronics and Telecommunication 2009  \u2013 2013 Completed 4 year undergraduate Bachelor of Engineering program in Electronics & Telecommunications. Secured first class with distinction. Activities and Societies:\u00a0 Chairman of IETE Student Forum 2012 - 13\nStudent Member of ELESA Smt Kashibai Navale College Of Engineering Bachelor of Engnieering,  Electronics and Telecommunication 2009  \u2013 2013 Completed 4 year undergraduate Bachelor of Engineering program in Electronics & Telecommunications. Secured first class with distinction. Activities and Societies:\u00a0 Chairman of IETE Student Forum 2012 - 13\nStudent Member of ELESA Smt Kashibai Navale College Of Engineering Bachelor of Engnieering,  Electronics and Telecommunication 2009  \u2013 2013 Completed 4 year undergraduate Bachelor of Engineering program in Electronics & Telecommunications. Secured first class with distinction. Activities and Societies:\u00a0 Chairman of IETE Student Forum 2012 - 13\nStudent Member of ELESA Honors & Awards Best Outgoing Student 2013 Smt Kashibai Navale College of Engineering, Pune April 2013 Best Final Year Project 2013 Smt Kashibai Navale College of Engineering, Pune April 2013 My team was awarded the Best Final Year Engineering project for the academic year 2012 - 13 Best Outgoing Student 2013 Smt Kashibai Navale College of Engineering, Pune April 2013 Best Outgoing Student 2013 Smt Kashibai Navale College of Engineering, Pune April 2013 Best Outgoing Student 2013 Smt Kashibai Navale College of Engineering, Pune April 2013 Best Final Year Project 2013 Smt Kashibai Navale College of Engineering, Pune April 2013 My team was awarded the Best Final Year Engineering project for the academic year 2012 - 13 Best Final Year Project 2013 Smt Kashibai Navale College of Engineering, Pune April 2013 My team was awarded the Best Final Year Engineering project for the academic year 2012 - 13 Best Final Year Project 2013 Smt Kashibai Navale College of Engineering, Pune April 2013 My team was awarded the Best Final Year Engineering project for the academic year 2012 - 13 ", "Summary 4 years of experience as full stack Embedded designer. The idea is to engage myself in a role that encourages technical innovation and business acumen permitting development for a well shaped skill set.  Summary 4 years of experience as full stack Embedded designer. The idea is to engage myself in a role that encourages technical innovation and business acumen permitting development for a well shaped skill set.  4 years of experience as full stack Embedded designer. The idea is to engage myself in a role that encourages technical innovation and business acumen permitting development for a well shaped skill set.  4 years of experience as full stack Embedded designer. The idea is to engage myself in a role that encourages technical innovation and business acumen permitting development for a well shaped skill set.  Experience Test R&D Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) supporting development and integration of FPGAs and SW stack for Intel's HDMT (high density modular tester). Specialization: Embedded design, PCIe, High speed serial I/O, FPGAs Hardware Software Co-design Engineer Intel Corporation August 2013  \u2013  April 2014  (9 months) Hillsboro, OR Working with Pre-Silicon Software development group, Hardware Software Co-Design Intern Intel Corporation October 2012  \u2013  August 2013  (11 months) Hillsboro, Oregon Pre-Silicon FPGA and SW Development, worked on PCIe and high speed SERDES design Directed Research Student iMEMS Lab, University of Texas at Arlington May 2012  \u2013  October 2012  (6 months) University of Texas at Arlington -Working on ultra low power wireless modules for Real time Data Acquisition System used for Neuronal Signal recording for chronic pain management. \n \n-The system includes:  \n- Analog stage, filtering and amplification of signal extracted from neuron using LNA & suitable electronic filter topology(Sallen-key) \n- Microcontroller stage: ADC Modules and Microcontroller for multiplexing multiple channel over which signals are recorded, and digitizing them for wireless transmission. \n- Wireless transceivers connected to computer for real-time and offline data processing, display and storage. Optimizing the data transfer to upto 10 KSPS. \n \n- Firmware Design, PCB design & Fabrication of the system involved, Cleanroom Trainee Nanofab, University of Texas at Arlington August 2011  \u2013  December 2011  (5 months) Nanotechnology Research and Teaching facility Gained hands-on experience in PVD, CVD, Photolithography, Etching and Metrology in Class 100 clean room with zero tolerance environment. Research Student Centre for MEMS Design, Jaypee Institute of Information Technology February 2010  \u2013  May 2011  (1 year 4 months) Jaypee Institute of Information Technology, Noida, India \u2022 Worked under Prof. A.B. Bhattacharyya - successfully analyzed and optimized the second order losses associated with Surface Acoustic Wave devices used for bio-sensing applications.  \n\u2022 The modeling of device was done on VHDL-AMS by implementing transmission line equivalent of SAW using impedance components Summer Intern Siemens June 2010  \u2013  July 2010  (2 months) Gurgaon, India \u2022\tAs an intern at Siemens Limited, Gurgaon, Worked on the project called \u201cIntelligent web based control and monitoring system for Protection relays\u201d  \n\u2022\tImplemented a system for Automated switch control system by hosting a web-server on a AVR based 8 bit microcontroller. \n\u2022\tAlong with, my job was to obtain hardware components within the allotted budget by the company. Test R&D Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) supporting development and integration of FPGAs and SW stack for Intel's HDMT (high density modular tester). Specialization: Embedded design, PCIe, High speed serial I/O, FPGAs Test R&D Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) supporting development and integration of FPGAs and SW stack for Intel's HDMT (high density modular tester). Specialization: Embedded design, PCIe, High speed serial I/O, FPGAs Hardware Software Co-design Engineer Intel Corporation August 2013  \u2013  April 2014  (9 months) Hillsboro, OR Working with Pre-Silicon Software development group, Hardware Software Co-design Engineer Intel Corporation August 2013  \u2013  April 2014  (9 months) Hillsboro, OR Working with Pre-Silicon Software development group, Hardware Software Co-Design Intern Intel Corporation October 2012  \u2013  August 2013  (11 months) Hillsboro, Oregon Pre-Silicon FPGA and SW Development, worked on PCIe and high speed SERDES design Hardware Software Co-Design Intern Intel Corporation October 2012  \u2013  August 2013  (11 months) Hillsboro, Oregon Pre-Silicon FPGA and SW Development, worked on PCIe and high speed SERDES design Directed Research Student iMEMS Lab, University of Texas at Arlington May 2012  \u2013  October 2012  (6 months) University of Texas at Arlington -Working on ultra low power wireless modules for Real time Data Acquisition System used for Neuronal Signal recording for chronic pain management. \n \n-The system includes:  \n- Analog stage, filtering and amplification of signal extracted from neuron using LNA & suitable electronic filter topology(Sallen-key) \n- Microcontroller stage: ADC Modules and Microcontroller for multiplexing multiple channel over which signals are recorded, and digitizing them for wireless transmission. \n- Wireless transceivers connected to computer for real-time and offline data processing, display and storage. Optimizing the data transfer to upto 10 KSPS. \n \n- Firmware Design, PCB design & Fabrication of the system involved, Directed Research Student iMEMS Lab, University of Texas at Arlington May 2012  \u2013  October 2012  (6 months) University of Texas at Arlington -Working on ultra low power wireless modules for Real time Data Acquisition System used for Neuronal Signal recording for chronic pain management. \n \n-The system includes:  \n- Analog stage, filtering and amplification of signal extracted from neuron using LNA & suitable electronic filter topology(Sallen-key) \n- Microcontroller stage: ADC Modules and Microcontroller for multiplexing multiple channel over which signals are recorded, and digitizing them for wireless transmission. \n- Wireless transceivers connected to computer for real-time and offline data processing, display and storage. Optimizing the data transfer to upto 10 KSPS. \n \n- Firmware Design, PCB design & Fabrication of the system involved, Cleanroom Trainee Nanofab, University of Texas at Arlington August 2011  \u2013  December 2011  (5 months) Nanotechnology Research and Teaching facility Gained hands-on experience in PVD, CVD, Photolithography, Etching and Metrology in Class 100 clean room with zero tolerance environment. Cleanroom Trainee Nanofab, University of Texas at Arlington August 2011  \u2013  December 2011  (5 months) Nanotechnology Research and Teaching facility Gained hands-on experience in PVD, CVD, Photolithography, Etching and Metrology in Class 100 clean room with zero tolerance environment. Research Student Centre for MEMS Design, Jaypee Institute of Information Technology February 2010  \u2013  May 2011  (1 year 4 months) Jaypee Institute of Information Technology, Noida, India \u2022 Worked under Prof. A.B. Bhattacharyya - successfully analyzed and optimized the second order losses associated with Surface Acoustic Wave devices used for bio-sensing applications.  \n\u2022 The modeling of device was done on VHDL-AMS by implementing transmission line equivalent of SAW using impedance components Research Student Centre for MEMS Design, Jaypee Institute of Information Technology February 2010  \u2013  May 2011  (1 year 4 months) Jaypee Institute of Information Technology, Noida, India \u2022 Worked under Prof. A.B. Bhattacharyya - successfully analyzed and optimized the second order losses associated with Surface Acoustic Wave devices used for bio-sensing applications.  \n\u2022 The modeling of device was done on VHDL-AMS by implementing transmission line equivalent of SAW using impedance components Summer Intern Siemens June 2010  \u2013  July 2010  (2 months) Gurgaon, India \u2022\tAs an intern at Siemens Limited, Gurgaon, Worked on the project called \u201cIntelligent web based control and monitoring system for Protection relays\u201d  \n\u2022\tImplemented a system for Automated switch control system by hosting a web-server on a AVR based 8 bit microcontroller. \n\u2022\tAlong with, my job was to obtain hardware components within the allotted budget by the company. Summer Intern Siemens June 2010  \u2013  July 2010  (2 months) Gurgaon, India \u2022\tAs an intern at Siemens Limited, Gurgaon, Worked on the project called \u201cIntelligent web based control and monitoring system for Protection relays\u201d  \n\u2022\tImplemented a system for Automated switch control system by hosting a web-server on a AVR based 8 bit microcontroller. \n\u2022\tAlong with, my job was to obtain hardware components within the allotted budget by the company. Languages Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills C Firmware Computer Architecture Verilog VHDL Matlab C++ System Verilog SPICE Circuit Analysis Linux Kernel Device Drivers USB Embedded Systems Signal Conditioning VHDL-AMS RTL synthesis RTL simulation RTOS design DMA Memory Organization for... Testing Electronics Java Microcontrollers Programming PCB Design Analog Linux Software Development Simulations Algorithms R&D Perl Debugging Hardware Microsoft Office Wireless FPGA Digital Signal... Python SQL Operating Systems VLSI Embedded Software Software Engineering Semiconductors See 32+ \u00a0 \u00a0 See less Skills  C Firmware Computer Architecture Verilog VHDL Matlab C++ System Verilog SPICE Circuit Analysis Linux Kernel Device Drivers USB Embedded Systems Signal Conditioning VHDL-AMS RTL synthesis RTL simulation RTOS design DMA Memory Organization for... Testing Electronics Java Microcontrollers Programming PCB Design Analog Linux Software Development Simulations Algorithms R&D Perl Debugging Hardware Microsoft Office Wireless FPGA Digital Signal... Python SQL Operating Systems VLSI Embedded Software Software Engineering Semiconductors See 32+ \u00a0 \u00a0 See less C Firmware Computer Architecture Verilog VHDL Matlab C++ System Verilog SPICE Circuit Analysis Linux Kernel Device Drivers USB Embedded Systems Signal Conditioning VHDL-AMS RTL synthesis RTL simulation RTOS design DMA Memory Organization for... Testing Electronics Java Microcontrollers Programming PCB Design Analog Linux Software Development Simulations Algorithms R&D Perl Debugging Hardware Microsoft Office Wireless FPGA Digital Signal... Python SQL Operating Systems VLSI Embedded Software Software Engineering Semiconductors See 32+ \u00a0 \u00a0 See less C Firmware Computer Architecture Verilog VHDL Matlab C++ System Verilog SPICE Circuit Analysis Linux Kernel Device Drivers USB Embedded Systems Signal Conditioning VHDL-AMS RTL synthesis RTL simulation RTOS design DMA Memory Organization for... Testing Electronics Java Microcontrollers Programming PCB Design Analog Linux Software Development Simulations Algorithms R&D Perl Debugging Hardware Microsoft Office Wireless FPGA Digital Signal... Python SQL Operating Systems VLSI Embedded Software Software Engineering Semiconductors See 32+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Master of Science (MS),  Electrical Engineering 2011  \u2013 2013 Embedded design, OS, FW Jaypee Institute of Information Technology, NOIDA B.Tech,  Electronics and Communication 2007  \u2013 2011 MEMS and Embedded design Activities and Societies:\u00a0 1) Member of Jaypee Youth Club's Technical Society\n2) IEEE student member at JIIT\n2) Student Member at Centre for MEMS Design @ JIIT Noida The University of Texas at Arlington Master of Science (MS),  Electrical Engineering 2011  \u2013 2013 Embedded design, OS, FW The University of Texas at Arlington Master of Science (MS),  Electrical Engineering 2011  \u2013 2013 Embedded design, OS, FW The University of Texas at Arlington Master of Science (MS),  Electrical Engineering 2011  \u2013 2013 Embedded design, OS, FW Jaypee Institute of Information Technology, NOIDA B.Tech,  Electronics and Communication 2007  \u2013 2011 MEMS and Embedded design Activities and Societies:\u00a0 1) Member of Jaypee Youth Club's Technical Society\n2) IEEE student member at JIIT\n2) Student Member at Centre for MEMS Design @ JIIT Noida Jaypee Institute of Information Technology, NOIDA B.Tech,  Electronics and Communication 2007  \u2013 2011 MEMS and Embedded design Activities and Societies:\u00a0 1) Member of Jaypee Youth Club's Technical Society\n2) IEEE student member at JIIT\n2) Student Member at Centre for MEMS Design @ JIIT Noida Jaypee Institute of Information Technology, NOIDA B.Tech,  Electronics and Communication 2007  \u2013 2011 MEMS and Embedded design Activities and Societies:\u00a0 1) Member of Jaypee Youth Club's Technical Society\n2) IEEE student member at JIIT\n2) Student Member at Centre for MEMS Design @ JIIT Noida Honors & Awards Additional Honors & Awards Was among the top few selected student to work on National Program on Micro and Smart Systems \n \nAmong top 4% in All India Engineering Entrance Exam \n \nVolunteer for \u201cPradan\u201d, an NGO, for 1 month, to promote education and life skills of underprivileged children living in slums in village Godda, India \n \nWon 2nd prize at IIT Delhi Tech-fest for Line follower design, among 100 competitors. \n \nAmong extended merit list students for IIT-Joint entrance exam (considered to be one of the toughest exam to crack in INDIA) \n \nWas among selected few to work at MEMS Design Center, JIIT, Noida. Additional Honors & Awards Was among the top few selected student to work on National Program on Micro and Smart Systems \n \nAmong top 4% in All India Engineering Entrance Exam \n \nVolunteer for \u201cPradan\u201d, an NGO, for 1 month, to promote education and life skills of underprivileged children living in slums in village Godda, India \n \nWon 2nd prize at IIT Delhi Tech-fest for Line follower design, among 100 competitors. \n \nAmong extended merit list students for IIT-Joint entrance exam (considered to be one of the toughest exam to crack in INDIA) \n \nWas among selected few to work at MEMS Design Center, JIIT, Noida. Additional Honors & Awards Was among the top few selected student to work on National Program on Micro and Smart Systems \n \nAmong top 4% in All India Engineering Entrance Exam \n \nVolunteer for \u201cPradan\u201d, an NGO, for 1 month, to promote education and life skills of underprivileged children living in slums in village Godda, India \n \nWon 2nd prize at IIT Delhi Tech-fest for Line follower design, among 100 competitors. \n \nAmong extended merit list students for IIT-Joint entrance exam (considered to be one of the toughest exam to crack in INDIA) \n \nWas among selected few to work at MEMS Design Center, JIIT, Noida. Additional Honors & Awards Was among the top few selected student to work on National Program on Micro and Smart Systems \n \nAmong top 4% in All India Engineering Entrance Exam \n \nVolunteer for \u201cPradan\u201d, an NGO, for 1 month, to promote education and life skills of underprivileged children living in slums in village Godda, India \n \nWon 2nd prize at IIT Delhi Tech-fest for Line follower design, among 100 competitors. \n \nAmong extended merit list students for IIT-Joint entrance exam (considered to be one of the toughest exam to crack in INDIA) \n \nWas among selected few to work at MEMS Design Center, JIIT, Noida. ", "Experience Test R&D Engineer Intel Corporation August 2000  \u2013 Present (15 years 1 month) Senior Test Research and Development Electrical Engineer focused on circuit design and validation metrology development for Wafer and Packaged-Die test processes and parametric measurement, working with multiple test equipment and tooling suppliers as well as variety of customers\u2014product engineers. Test R&D Engineer Intel Corporation August 2000  \u2013 Present (15 years 1 month) Senior Test Research and Development Electrical Engineer focused on circuit design and validation metrology development for Wafer and Packaged-Die test processes and parametric measurement, working with multiple test equipment and tooling suppliers as well as variety of customers\u2014product engineers. Test R&D Engineer Intel Corporation August 2000  \u2013 Present (15 years 1 month) Senior Test Research and Development Electrical Engineer focused on circuit design and validation metrology development for Wafer and Packaged-Die test processes and parametric measurement, working with multiple test equipment and tooling suppliers as well as variety of customers\u2014product engineers. Languages Rassian (native) Rassian (native) Rassian (native) Skills Semiconductors Design of Experiments Engineering Testing Test Equipment Metrology R&D Embedded Systems Circuit Design Labview Automation IC Electrical Engineering PCB design Analog LabVIEW PCB Design Electronics See 3+ \u00a0 \u00a0 See less Skills  Semiconductors Design of Experiments Engineering Testing Test Equipment Metrology R&D Embedded Systems Circuit Design Labview Automation IC Electrical Engineering PCB design Analog LabVIEW PCB Design Electronics See 3+ \u00a0 \u00a0 See less Semiconductors Design of Experiments Engineering Testing Test Equipment Metrology R&D Embedded Systems Circuit Design Labview Automation IC Electrical Engineering PCB design Analog LabVIEW PCB Design Electronics See 3+ \u00a0 \u00a0 See less Semiconductors Design of Experiments Engineering Testing Test Equipment Metrology R&D Embedded Systems Circuit Design Labview Automation IC Electrical Engineering PCB design Analog LabVIEW PCB Design Electronics See 3+ \u00a0 \u00a0 See less ", "Summary Specialties:LabVIEW, Automation, Data Acquisition and Analysis, MS SQL Databases, Distributed Systems Summary Specialties:LabVIEW, Automation, Data Acquisition and Analysis, MS SQL Databases, Distributed Systems Specialties:LabVIEW, Automation, Data Acquisition and Analysis, MS SQL Databases, Distributed Systems Specialties:LabVIEW, Automation, Data Acquisition and Analysis, MS SQL Databases, Distributed Systems Experience Test R&D Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ - Developing automation software for the Mobile Communications Group for validating Cellular, Bluetooth, and Wifi Technologies. Software Applications Engineer Fujitsu July 2010  \u2013  July 2013  (3 years 1 month) \u2022\tArchitected and implemented a distributed system for automating the validation of RF transceivers and subsystems across GSM, EDGE, TDSCDMA, CDMA, WCDMA, LTE FDD, and LTE TDD for multiple teams across Fujitsu. \n\u2022\tArchitected and implemented a database for managing and tracking inventory, firmware releases, hardware and software configurations, tests, results, devices under test, and calibration. \n\u2022\tDeveloped a RF path calibration tool for managing and measuring path loss with a network analyzer. \n\u2022\tArchitected and developed a hardware abstraction layer for the abstraction of spectrum analyzers, signal generators, power supplies, thermal control systems, power meters, network analyzers, filters, switch matrices, and various interfaces to the device under test. \n\u2022\tSupported the automation tools across Customer Applications, Systems, and Validation. Software Engineer Intel June 2006  \u2013  July 2010  (4 years 2 months) Phoenix, Arizona Area \u2022\tLed and architected the software applications for Electrical Validation \n\u2022\tReleased the Intel \u00ae Validation Station software product. \n\u2022\tDeveloped a variety of automation tools for System Marginality Validation by dynamically injecting voltages using a National Instruments FieldPoint and Compact RIO, manipulating temperatures using USTC thermal control systems, manipulating registers and executing test environments via TCP/IP Client/Server communication, and power cycling using an Internet Power Switch.  \n\u2022\tDeveloped a database management and analysis tool in Microsoft SQL. \n\u2022\tCreated extensive documentation including a user manual, flow charts, UML diagrams, and test plans. \n\u2022\tTaught basic to intermediate LabVIEW courses throughout various divisions within Intel and was the primary source for LabVIEW support in Embedded Platform Validation.  \n\u2022\tSupported both internal and external customers on various software issues. \n\u2022\tVolunteer in the Intel Emergency Response Team USRP Intern NASA May 2004  \u2013  August 2004  (4 months) Stennis Space Center, Mississippi Area \u2022\tDesigned data acquisition software for analyzing and recording data received from a Tustin Data Acquisition Device for monitoring fuel canisters at cryogenic temperatures. Also worked with Pacific 9355, 70A, and 8655 amplifiers, temperature transmitters, and Fluke PM5138A function generators. Test R&D Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ - Developing automation software for the Mobile Communications Group for validating Cellular, Bluetooth, and Wifi Technologies. Test R&D Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ - Developing automation software for the Mobile Communications Group for validating Cellular, Bluetooth, and Wifi Technologies. Software Applications Engineer Fujitsu July 2010  \u2013  July 2013  (3 years 1 month) \u2022\tArchitected and implemented a distributed system for automating the validation of RF transceivers and subsystems across GSM, EDGE, TDSCDMA, CDMA, WCDMA, LTE FDD, and LTE TDD for multiple teams across Fujitsu. \n\u2022\tArchitected and implemented a database for managing and tracking inventory, firmware releases, hardware and software configurations, tests, results, devices under test, and calibration. \n\u2022\tDeveloped a RF path calibration tool for managing and measuring path loss with a network analyzer. \n\u2022\tArchitected and developed a hardware abstraction layer for the abstraction of spectrum analyzers, signal generators, power supplies, thermal control systems, power meters, network analyzers, filters, switch matrices, and various interfaces to the device under test. \n\u2022\tSupported the automation tools across Customer Applications, Systems, and Validation. Software Applications Engineer Fujitsu July 2010  \u2013  July 2013  (3 years 1 month) \u2022\tArchitected and implemented a distributed system for automating the validation of RF transceivers and subsystems across GSM, EDGE, TDSCDMA, CDMA, WCDMA, LTE FDD, and LTE TDD for multiple teams across Fujitsu. \n\u2022\tArchitected and implemented a database for managing and tracking inventory, firmware releases, hardware and software configurations, tests, results, devices under test, and calibration. \n\u2022\tDeveloped a RF path calibration tool for managing and measuring path loss with a network analyzer. \n\u2022\tArchitected and developed a hardware abstraction layer for the abstraction of spectrum analyzers, signal generators, power supplies, thermal control systems, power meters, network analyzers, filters, switch matrices, and various interfaces to the device under test. \n\u2022\tSupported the automation tools across Customer Applications, Systems, and Validation. Software Engineer Intel June 2006  \u2013  July 2010  (4 years 2 months) Phoenix, Arizona Area \u2022\tLed and architected the software applications for Electrical Validation \n\u2022\tReleased the Intel \u00ae Validation Station software product. \n\u2022\tDeveloped a variety of automation tools for System Marginality Validation by dynamically injecting voltages using a National Instruments FieldPoint and Compact RIO, manipulating temperatures using USTC thermal control systems, manipulating registers and executing test environments via TCP/IP Client/Server communication, and power cycling using an Internet Power Switch.  \n\u2022\tDeveloped a database management and analysis tool in Microsoft SQL. \n\u2022\tCreated extensive documentation including a user manual, flow charts, UML diagrams, and test plans. \n\u2022\tTaught basic to intermediate LabVIEW courses throughout various divisions within Intel and was the primary source for LabVIEW support in Embedded Platform Validation.  \n\u2022\tSupported both internal and external customers on various software issues. \n\u2022\tVolunteer in the Intel Emergency Response Team Software Engineer Intel June 2006  \u2013  July 2010  (4 years 2 months) Phoenix, Arizona Area \u2022\tLed and architected the software applications for Electrical Validation \n\u2022\tReleased the Intel \u00ae Validation Station software product. \n\u2022\tDeveloped a variety of automation tools for System Marginality Validation by dynamically injecting voltages using a National Instruments FieldPoint and Compact RIO, manipulating temperatures using USTC thermal control systems, manipulating registers and executing test environments via TCP/IP Client/Server communication, and power cycling using an Internet Power Switch.  \n\u2022\tDeveloped a database management and analysis tool in Microsoft SQL. \n\u2022\tCreated extensive documentation including a user manual, flow charts, UML diagrams, and test plans. \n\u2022\tTaught basic to intermediate LabVIEW courses throughout various divisions within Intel and was the primary source for LabVIEW support in Embedded Platform Validation.  \n\u2022\tSupported both internal and external customers on various software issues. \n\u2022\tVolunteer in the Intel Emergency Response Team USRP Intern NASA May 2004  \u2013  August 2004  (4 months) Stennis Space Center, Mississippi Area \u2022\tDesigned data acquisition software for analyzing and recording data received from a Tustin Data Acquisition Device for monitoring fuel canisters at cryogenic temperatures. Also worked with Pacific 9355, 70A, and 8655 amplifiers, temperature transmitters, and Fluke PM5138A function generators. USRP Intern NASA May 2004  \u2013  August 2004  (4 months) Stennis Space Center, Mississippi Area \u2022\tDesigned data acquisition software for analyzing and recording data received from a Tustin Data Acquisition Device for monitoring fuel canisters at cryogenic temperatures. Also worked with Pacific 9355, 70A, and 8655 amplifiers, temperature transmitters, and Fluke PM5138A function generators. Skills Automation Distributed Systems Labview Embedded Systems Testing RF C Hardware Software Engineering Perl Python C# Java Linux LTE Debugging See 1+ \u00a0 \u00a0 See less Skills  Automation Distributed Systems Labview Embedded Systems Testing RF C Hardware Software Engineering Perl Python C# Java Linux LTE Debugging See 1+ \u00a0 \u00a0 See less Automation Distributed Systems Labview Embedded Systems Testing RF C Hardware Software Engineering Perl Python C# Java Linux LTE Debugging See 1+ \u00a0 \u00a0 See less Automation Distributed Systems Labview Embedded Systems Testing RF C Hardware Software Engineering Perl Python C# Java Linux LTE Debugging See 1+ \u00a0 \u00a0 See less Education Arizona State University Masters in Computer Science,  Engineering 2010  \u2013 2012 University of Florida BS in Computer Engineering,  Engineering 2002  \u2013 2007 Activities and Societies:\u00a0 STEPUP VIII Member ,  SHPE webmaster and member Arizona State University Masters in Computer Science,  Engineering 2010  \u2013 2012 Arizona State University Masters in Computer Science,  Engineering 2010  \u2013 2012 Arizona State University Masters in Computer Science,  Engineering 2010  \u2013 2012 University of Florida BS in Computer Engineering,  Engineering 2002  \u2013 2007 Activities and Societies:\u00a0 STEPUP VIII Member ,  SHPE webmaster and member University of Florida BS in Computer Engineering,  Engineering 2002  \u2013 2007 Activities and Societies:\u00a0 STEPUP VIII Member ,  SHPE webmaster and member University of Florida BS in Computer Engineering,  Engineering 2002  \u2013 2007 Activities and Societies:\u00a0 STEPUP VIII Member ,  SHPE webmaster and member Honors & Awards Additional Honors & Awards Certified LabVIEW Developer Additional Honors & Awards Certified LabVIEW Developer Additional Honors & Awards Certified LabVIEW Developer Additional Honors & Awards Certified LabVIEW Developer ", "Experience Test R&D Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Quality and Reliability Engineer Intel Corporation January 2006  \u2013  October 2010  (4 years 10 months) Phoenix, Arizona Area Test R&D Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Test R&D Engineer Intel Corporation October 2010  \u2013 Present (4 years 11 months) Quality and Reliability Engineer Intel Corporation January 2006  \u2013  October 2010  (4 years 10 months) Phoenix, Arizona Area Quality and Reliability Engineer Intel Corporation January 2006  \u2013  October 2010  (4 years 10 months) Phoenix, Arizona Area Skills Shock and vibration FEA simulation Packaging Skills  Shock and vibration FEA simulation Packaging Shock and vibration FEA simulation Packaging Shock and vibration FEA simulation Packaging Education Arizona State University Ph.d,  Mechanical Engineering 2000  \u2013 2005 Xi'an Jiaotong University M.S.,  Thermal Dynamics 1997  \u2013 2000 Arizona State University Ph.d,  Mechanical Engineering 2000  \u2013 2005 Arizona State University Ph.d,  Mechanical Engineering 2000  \u2013 2005 Arizona State University Ph.d,  Mechanical Engineering 2000  \u2013 2005 Xi'an Jiaotong University M.S.,  Thermal Dynamics 1997  \u2013 2000 Xi'an Jiaotong University M.S.,  Thermal Dynamics 1997  \u2013 2000 Xi'an Jiaotong University M.S.,  Thermal Dynamics 1997  \u2013 2000 ", "Experience Test R&D Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Phoenix, Arizona Area Sr. Packaging Engineer Intel Corporation December 2005  \u2013  January 2011  (5 years 2 months) Phoenix, Arizona Area Test R&D Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Phoenix, Arizona Area Test R&D Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Phoenix, Arizona Area Sr. Packaging Engineer Intel Corporation December 2005  \u2013  January 2011  (5 years 2 months) Phoenix, Arizona Area Sr. Packaging Engineer Intel Corporation December 2005  \u2013  January 2011  (5 years 2 months) Phoenix, Arizona Area Skills Semiconductors Testing Interconnect Finite Element Analysis FMEA Solidworks SolidWorks Failure Analysis SPC Characterization Engineering Skills  Semiconductors Testing Interconnect Finite Element Analysis FMEA Solidworks SolidWorks Failure Analysis SPC Characterization Engineering Semiconductors Testing Interconnect Finite Element Analysis FMEA Solidworks SolidWorks Failure Analysis SPC Characterization Engineering Semiconductors Testing Interconnect Finite Element Analysis FMEA Solidworks SolidWorks Failure Analysis SPC Characterization Engineering Education Georgia Institute of Technology Ph.D,  Mechanical Engineering 2001  \u2013 2005 New York University - Polytechnic School of Engineering M.S,  Mechanical Engineering 2000  \u2013 2001 Tsinghua University B.S,  Mechanical Engineering 1994  \u2013 1999 Georgia Institute of Technology Ph.D,  Mechanical Engineering 2001  \u2013 2005 Georgia Institute of Technology Ph.D,  Mechanical Engineering 2001  \u2013 2005 Georgia Institute of Technology Ph.D,  Mechanical Engineering 2001  \u2013 2005 New York University - Polytechnic School of Engineering M.S,  Mechanical Engineering 2000  \u2013 2001 New York University - Polytechnic School of Engineering M.S,  Mechanical Engineering 2000  \u2013 2001 New York University - Polytechnic School of Engineering M.S,  Mechanical Engineering 2000  \u2013 2001 Tsinghua University B.S,  Mechanical Engineering 1994  \u2013 1999 Tsinghua University B.S,  Mechanical Engineering 1994  \u2013 1999 Tsinghua University B.S,  Mechanical Engineering 1994  \u2013 1999 ", "Summary I currently work as a thermal engineer in the semiconductor industry. My current emphasis is on ensuring that adequate and appropriate thermo-mechanical boundary conditions are maintained during semiconductor infant mortality conditioning and testing/speed binning. \n \nI have a PhD in experimental heat transfer, specifically, in the thermal management of gas turbine blades. Specialties:Computational and Experimental Heat Transfer and Fluid Mechanics, Debug and Validation, Project Management Summary I currently work as a thermal engineer in the semiconductor industry. My current emphasis is on ensuring that adequate and appropriate thermo-mechanical boundary conditions are maintained during semiconductor infant mortality conditioning and testing/speed binning. \n \nI have a PhD in experimental heat transfer, specifically, in the thermal management of gas turbine blades. Specialties:Computational and Experimental Heat Transfer and Fluid Mechanics, Debug and Validation, Project Management I currently work as a thermal engineer in the semiconductor industry. My current emphasis is on ensuring that adequate and appropriate thermo-mechanical boundary conditions are maintained during semiconductor infant mortality conditioning and testing/speed binning. \n \nI have a PhD in experimental heat transfer, specifically, in the thermal management of gas turbine blades. Specialties:Computational and Experimental Heat Transfer and Fluid Mechanics, Debug and Validation, Project Management I currently work as a thermal engineer in the semiconductor industry. My current emphasis is on ensuring that adequate and appropriate thermo-mechanical boundary conditions are maintained during semiconductor infant mortality conditioning and testing/speed binning. \n \nI have a PhD in experimental heat transfer, specifically, in the thermal management of gas turbine blades. Specialties:Computational and Experimental Heat Transfer and Fluid Mechanics, Debug and Validation, Project Management Experience Test R&D Engineer Intel Corporation September 2010  \u2013 Present (5 years) Chandler, AZ Comprehending thermo-mechanical interactions at Semiconductor Burn-In / Class Test through experimentation and simulation. On-die thermal sensing using analog and digital temperature sensors. Digital sensor calibration. Thermal control system design and analysis.  Research Assistant - Computational Heat Transfer Texas A&M University August 2005  \u2013 Present (10 years 1 month) \u2022\tPredicted heat transfer coefficient and pressure distribution on trans-sonic turbine blade tip model, allowing better understanding of experimental results \n\u2022\tPredicted film cooling coverage on trans-sonic turbine blade tip model \n\u2022\tPredicted flow-field and heat transfer coefficients inside 3-pass serpentine channel under rotating conditions, developing more comprehensive understanding of experimental results Teaching Assistant / Laboratory Instructor Texas A&M University August 2005  \u2013 Present (10 years 1 month) \u2022\tUndergraduate Heat Transfer Lab (MEEN 464), Spring and Summer 2009 \n\u2022\tIntermediate Heat Transfer, Spring 2007 \n\u2022\tFluid Mechanics, Spring 2006 \n\u2022\tEngineering Thermodynamics, Fall 2005 Research Assistant - Experimental Heat Transfer Texas A&M University August 2005  \u2013  July 2010  (5 years) \u2022\tDeveloped experimental correlations for heat transfer coefficients and friction factors in stationary rib roughened channels at high Reynolds numbers  \n\u2022\tAcquired heat transfer coefficient data for rotating rib roughened 3 pass serpentine channel and developed correlations with appropriate non-dimensional numbers \n\u2022\tAcquired heat transfer coefficient data for triangular trailing edge channel with pin fins and coolant ejection and developed correlations with appropriate non-dimensional numbers \n\u2022\tUsed porous roughness (due to metal foam) to improve heat transfer coefficients inside stationary channel \n\u2022\tUsed backward facing step upstream of row of film-cooling holes to improve coolant coverage \n\u2022\tCharacterized effect of unsteady wake (generated by spoke wheel) on performance of film cooling on model turbine blade surface Research Assistant Indian Institute of Technology, Madras June 2004  \u2013  August 2005  (1 year 3 months) \u2022\tDeveloped analytical expression for heat transfer in Phase Change Material (PCM) based heat sinks, and verified using numerical simulation. \n\u2022\tEvaluated heat transfer in PCM based Thermal Energy Storage (TES) devices using numerical methods. Summer Intern Mahindra and Mahindra May 2003  \u2013  July 2003  (3 months) \u2022\tProposed new plant layout design to minimize the Time Available to Complete Task (TACT), a measure of efficiency of workforce utilization. Test R&D Engineer Intel Corporation September 2010  \u2013 Present (5 years) Chandler, AZ Comprehending thermo-mechanical interactions at Semiconductor Burn-In / Class Test through experimentation and simulation. On-die thermal sensing using analog and digital temperature sensors. Digital sensor calibration. Thermal control system design and analysis.  Test R&D Engineer Intel Corporation September 2010  \u2013 Present (5 years) Chandler, AZ Comprehending thermo-mechanical interactions at Semiconductor Burn-In / Class Test through experimentation and simulation. On-die thermal sensing using analog and digital temperature sensors. Digital sensor calibration. Thermal control system design and analysis.  Research Assistant - Computational Heat Transfer Texas A&M University August 2005  \u2013 Present (10 years 1 month) \u2022\tPredicted heat transfer coefficient and pressure distribution on trans-sonic turbine blade tip model, allowing better understanding of experimental results \n\u2022\tPredicted film cooling coverage on trans-sonic turbine blade tip model \n\u2022\tPredicted flow-field and heat transfer coefficients inside 3-pass serpentine channel under rotating conditions, developing more comprehensive understanding of experimental results Research Assistant - Computational Heat Transfer Texas A&M University August 2005  \u2013 Present (10 years 1 month) \u2022\tPredicted heat transfer coefficient and pressure distribution on trans-sonic turbine blade tip model, allowing better understanding of experimental results \n\u2022\tPredicted film cooling coverage on trans-sonic turbine blade tip model \n\u2022\tPredicted flow-field and heat transfer coefficients inside 3-pass serpentine channel under rotating conditions, developing more comprehensive understanding of experimental results Teaching Assistant / Laboratory Instructor Texas A&M University August 2005  \u2013 Present (10 years 1 month) \u2022\tUndergraduate Heat Transfer Lab (MEEN 464), Spring and Summer 2009 \n\u2022\tIntermediate Heat Transfer, Spring 2007 \n\u2022\tFluid Mechanics, Spring 2006 \n\u2022\tEngineering Thermodynamics, Fall 2005 Teaching Assistant / Laboratory Instructor Texas A&M University August 2005  \u2013 Present (10 years 1 month) \u2022\tUndergraduate Heat Transfer Lab (MEEN 464), Spring and Summer 2009 \n\u2022\tIntermediate Heat Transfer, Spring 2007 \n\u2022\tFluid Mechanics, Spring 2006 \n\u2022\tEngineering Thermodynamics, Fall 2005 Research Assistant - Experimental Heat Transfer Texas A&M University August 2005  \u2013  July 2010  (5 years) \u2022\tDeveloped experimental correlations for heat transfer coefficients and friction factors in stationary rib roughened channels at high Reynolds numbers  \n\u2022\tAcquired heat transfer coefficient data for rotating rib roughened 3 pass serpentine channel and developed correlations with appropriate non-dimensional numbers \n\u2022\tAcquired heat transfer coefficient data for triangular trailing edge channel with pin fins and coolant ejection and developed correlations with appropriate non-dimensional numbers \n\u2022\tUsed porous roughness (due to metal foam) to improve heat transfer coefficients inside stationary channel \n\u2022\tUsed backward facing step upstream of row of film-cooling holes to improve coolant coverage \n\u2022\tCharacterized effect of unsteady wake (generated by spoke wheel) on performance of film cooling on model turbine blade surface Research Assistant - Experimental Heat Transfer Texas A&M University August 2005  \u2013  July 2010  (5 years) \u2022\tDeveloped experimental correlations for heat transfer coefficients and friction factors in stationary rib roughened channels at high Reynolds numbers  \n\u2022\tAcquired heat transfer coefficient data for rotating rib roughened 3 pass serpentine channel and developed correlations with appropriate non-dimensional numbers \n\u2022\tAcquired heat transfer coefficient data for triangular trailing edge channel with pin fins and coolant ejection and developed correlations with appropriate non-dimensional numbers \n\u2022\tUsed porous roughness (due to metal foam) to improve heat transfer coefficients inside stationary channel \n\u2022\tUsed backward facing step upstream of row of film-cooling holes to improve coolant coverage \n\u2022\tCharacterized effect of unsteady wake (generated by spoke wheel) on performance of film cooling on model turbine blade surface Research Assistant Indian Institute of Technology, Madras June 2004  \u2013  August 2005  (1 year 3 months) \u2022\tDeveloped analytical expression for heat transfer in Phase Change Material (PCM) based heat sinks, and verified using numerical simulation. \n\u2022\tEvaluated heat transfer in PCM based Thermal Energy Storage (TES) devices using numerical methods. Research Assistant Indian Institute of Technology, Madras June 2004  \u2013  August 2005  (1 year 3 months) \u2022\tDeveloped analytical expression for heat transfer in Phase Change Material (PCM) based heat sinks, and verified using numerical simulation. \n\u2022\tEvaluated heat transfer in PCM based Thermal Energy Storage (TES) devices using numerical methods. Summer Intern Mahindra and Mahindra May 2003  \u2013  July 2003  (3 months) \u2022\tProposed new plant layout design to minimize the Time Available to Complete Task (TACT), a measure of efficiency of workforce utilization. Summer Intern Mahindra and Mahindra May 2003  \u2013  July 2003  (3 months) \u2022\tProposed new plant layout design to minimize the Time Available to Complete Task (TACT), a measure of efficiency of workforce utilization. Skills Heat Transfer Fluid Mechanics Thermodynamics Numerical Analysis Numerical Simulation Experimentation Turbomachinery Engineering Gas Turbines Energy Thermal Management Matlab CFD Finite Element Analysis Fortran Mathematical Modeling ANSYS Simulations Solid Mechanics See 4+ \u00a0 \u00a0 See less Skills  Heat Transfer Fluid Mechanics Thermodynamics Numerical Analysis Numerical Simulation Experimentation Turbomachinery Engineering Gas Turbines Energy Thermal Management Matlab CFD Finite Element Analysis Fortran Mathematical Modeling ANSYS Simulations Solid Mechanics See 4+ \u00a0 \u00a0 See less Heat Transfer Fluid Mechanics Thermodynamics Numerical Analysis Numerical Simulation Experimentation Turbomachinery Engineering Gas Turbines Energy Thermal Management Matlab CFD Finite Element Analysis Fortran Mathematical Modeling ANSYS Simulations Solid Mechanics See 4+ \u00a0 \u00a0 See less Heat Transfer Fluid Mechanics Thermodynamics Numerical Analysis Numerical Simulation Experimentation Turbomachinery Engineering Gas Turbines Energy Thermal Management Matlab CFD Finite Element Analysis Fortran Mathematical Modeling ANSYS Simulations Solid Mechanics See 4+ \u00a0 \u00a0 See less Education Texas A&M University Ph.D,  Mechanical Engineering 2005  \u2013 2010 Defended my PhD. Will graduate in August 2010. Indian Institute of Technology, Madras M.Tech,  Mechanical Engineering (Energy Technology) 2000  \u2013 2005 August 2005 Indian Institute of Technology, Madras B.Tech,  Mechanical Engineering August 2004 Texas A&M University Ph.D,  Mechanical Engineering 2005  \u2013 2010 Defended my PhD. Will graduate in August 2010. Texas A&M University Ph.D,  Mechanical Engineering 2005  \u2013 2010 Defended my PhD. Will graduate in August 2010. Texas A&M University Ph.D,  Mechanical Engineering 2005  \u2013 2010 Defended my PhD. Will graduate in August 2010. Indian Institute of Technology, Madras M.Tech,  Mechanical Engineering (Energy Technology) 2000  \u2013 2005 August 2005 Indian Institute of Technology, Madras M.Tech,  Mechanical Engineering (Energy Technology) 2000  \u2013 2005 August 2005 Indian Institute of Technology, Madras M.Tech,  Mechanical Engineering (Energy Technology) 2000  \u2013 2005 August 2005 Indian Institute of Technology, Madras B.Tech,  Mechanical Engineering August 2004 Indian Institute of Technology, Madras B.Tech,  Mechanical Engineering August 2004 Indian Institute of Technology, Madras B.Tech,  Mechanical Engineering August 2004 ", "Summary It takes a good engineer to clearly and accurately define a problem - but it takes an even better one to solve it. Throughout my professional and academic career I have been lucky enough to able to participate in very interesting and crucial programs/challenges with nearly all requiring very unique and innovative solutions to solve - most providing patents (some I cannot disclose yet) or other publications along the way. Therefore if you think you have something worth throwing over the fence - please send me a note, I would be happy to take a look. Summary It takes a good engineer to clearly and accurately define a problem - but it takes an even better one to solve it. Throughout my professional and academic career I have been lucky enough to able to participate in very interesting and crucial programs/challenges with nearly all requiring very unique and innovative solutions to solve - most providing patents (some I cannot disclose yet) or other publications along the way. Therefore if you think you have something worth throwing over the fence - please send me a note, I would be happy to take a look. It takes a good engineer to clearly and accurately define a problem - but it takes an even better one to solve it. Throughout my professional and academic career I have been lucky enough to able to participate in very interesting and crucial programs/challenges with nearly all requiring very unique and innovative solutions to solve - most providing patents (some I cannot disclose yet) or other publications along the way. Therefore if you think you have something worth throwing over the fence - please send me a note, I would be happy to take a look. It takes a good engineer to clearly and accurately define a problem - but it takes an even better one to solve it. Throughout my professional and academic career I have been lucky enough to able to participate in very interesting and crucial programs/challenges with nearly all requiring very unique and innovative solutions to solve - most providing patents (some I cannot disclose yet) or other publications along the way. Therefore if you think you have something worth throwing over the fence - please send me a note, I would be happy to take a look. Experience Test R&D Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Hillsboro, Oregon Develop, test and integrate automated test vehicles for processor devices. Design Engineer KCF Technologies September 2010  \u2013  December 2010  (4 months) Developed preliminary designs of and experimented with energy harvesting technologies. Graduate Research Assistant (RA) Penn State University January 2009  \u2013  December 2010  (2 years) Worked on the National Institutes of Health (NIH) Braille display project. Designed, fabricated and implemented an automated manufacturing process for Braille pin actuators. Actuators are developed from an ElectroActive Polymer (EAP) material wrapped into a cylinder with a electrically conductive layers to activated the material. Actuator dimensions are roughly 2mm OD by 4 cm length. Graduate Teaching Assistant (TA) Penn State University August 2008  \u2013  December 2008  (5 months) Assisted Mechanical Engineering Senior students with a Modeling System Dynamics course. Graded assignments, exams and held office hours for 1:1 help. Engineering Intern Stantec June 2007  \u2013  August 2007  (3 months) Assisted with Civil Engineering design and drafting primarily focused on water shed management. Also assisted with land surveying. Second Operations Machinist Ebi Medical Systems May 2005  \u2013  September 2005  (5 months) Performed second machining operations such as drilling, boring, sandblasting, deburring, grinding and polishing of medical hardware used for injuries involving compound bone fractures. Test R&D Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Hillsboro, Oregon Develop, test and integrate automated test vehicles for processor devices. Test R&D Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Hillsboro, Oregon Develop, test and integrate automated test vehicles for processor devices. Design Engineer KCF Technologies September 2010  \u2013  December 2010  (4 months) Developed preliminary designs of and experimented with energy harvesting technologies. Design Engineer KCF Technologies September 2010  \u2013  December 2010  (4 months) Developed preliminary designs of and experimented with energy harvesting technologies. Graduate Research Assistant (RA) Penn State University January 2009  \u2013  December 2010  (2 years) Worked on the National Institutes of Health (NIH) Braille display project. Designed, fabricated and implemented an automated manufacturing process for Braille pin actuators. Actuators are developed from an ElectroActive Polymer (EAP) material wrapped into a cylinder with a electrically conductive layers to activated the material. Actuator dimensions are roughly 2mm OD by 4 cm length. Graduate Research Assistant (RA) Penn State University January 2009  \u2013  December 2010  (2 years) Worked on the National Institutes of Health (NIH) Braille display project. Designed, fabricated and implemented an automated manufacturing process for Braille pin actuators. Actuators are developed from an ElectroActive Polymer (EAP) material wrapped into a cylinder with a electrically conductive layers to activated the material. Actuator dimensions are roughly 2mm OD by 4 cm length. Graduate Teaching Assistant (TA) Penn State University August 2008  \u2013  December 2008  (5 months) Assisted Mechanical Engineering Senior students with a Modeling System Dynamics course. Graded assignments, exams and held office hours for 1:1 help. Graduate Teaching Assistant (TA) Penn State University August 2008  \u2013  December 2008  (5 months) Assisted Mechanical Engineering Senior students with a Modeling System Dynamics course. Graded assignments, exams and held office hours for 1:1 help. Engineering Intern Stantec June 2007  \u2013  August 2007  (3 months) Assisted with Civil Engineering design and drafting primarily focused on water shed management. Also assisted with land surveying. Engineering Intern Stantec June 2007  \u2013  August 2007  (3 months) Assisted with Civil Engineering design and drafting primarily focused on water shed management. Also assisted with land surveying. Second Operations Machinist Ebi Medical Systems May 2005  \u2013  September 2005  (5 months) Performed second machining operations such as drilling, boring, sandblasting, deburring, grinding and polishing of medical hardware used for injuries involving compound bone fractures. Second Operations Machinist Ebi Medical Systems May 2005  \u2013  September 2005  (5 months) Performed second machining operations such as drilling, boring, sandblasting, deburring, grinding and polishing of medical hardware used for injuries involving compound bone fractures. Skills Mechanical Engineering Engineering Testing Materials Matlab Labview Solidworks Design of Experiments Simulink Modeling Heat Transfer Pro Engineer Thermodynamics Microsoft Office JavaScript Microsoft Excel Polymers SharePoint FMEA Machining Minitab Mechanical Testing Robotics Maple JMP Mechatronics NI LabVIEW Thermal MathCAD Thermal Analysis Thin Films Manufacturing... CAD Programming Fluid Mechanics Failure Analysis Numerical Analysis SolidWorks See 23+ \u00a0 \u00a0 See less Skills  Mechanical Engineering Engineering Testing Materials Matlab Labview Solidworks Design of Experiments Simulink Modeling Heat Transfer Pro Engineer Thermodynamics Microsoft Office JavaScript Microsoft Excel Polymers SharePoint FMEA Machining Minitab Mechanical Testing Robotics Maple JMP Mechatronics NI LabVIEW Thermal MathCAD Thermal Analysis Thin Films Manufacturing... CAD Programming Fluid Mechanics Failure Analysis Numerical Analysis SolidWorks See 23+ \u00a0 \u00a0 See less Mechanical Engineering Engineering Testing Materials Matlab Labview Solidworks Design of Experiments Simulink Modeling Heat Transfer Pro Engineer Thermodynamics Microsoft Office JavaScript Microsoft Excel Polymers SharePoint FMEA Machining Minitab Mechanical Testing Robotics Maple JMP Mechatronics NI LabVIEW Thermal MathCAD Thermal Analysis Thin Films Manufacturing... CAD Programming Fluid Mechanics Failure Analysis Numerical Analysis SolidWorks See 23+ \u00a0 \u00a0 See less Mechanical Engineering Engineering Testing Materials Matlab Labview Solidworks Design of Experiments Simulink Modeling Heat Transfer Pro Engineer Thermodynamics Microsoft Office JavaScript Microsoft Excel Polymers SharePoint FMEA Machining Minitab Mechanical Testing Robotics Maple JMP Mechatronics NI LabVIEW Thermal MathCAD Thermal Analysis Thin Films Manufacturing... CAD Programming Fluid Mechanics Failure Analysis Numerical Analysis SolidWorks See 23+ \u00a0 \u00a0 See less Education Penn State University Master of Science,  Mechanical / Electromechanical Engineering 2008  \u2013 2010 Activities and Societies:\u00a0 Tau Beta Pi ,  ASME Rowan University Bachelor of Science,  Mechanical Engineering 2004  \u2013 2008 Penn State University Master of Science,  Mechanical / Electromechanical Engineering 2008  \u2013 2010 Activities and Societies:\u00a0 Tau Beta Pi ,  ASME Penn State University Master of Science,  Mechanical / Electromechanical Engineering 2008  \u2013 2010 Activities and Societies:\u00a0 Tau Beta Pi ,  ASME Penn State University Master of Science,  Mechanical / Electromechanical Engineering 2008  \u2013 2010 Activities and Societies:\u00a0 Tau Beta Pi ,  ASME Rowan University Bachelor of Science,  Mechanical Engineering 2004  \u2013 2008 Rowan University Bachelor of Science,  Mechanical Engineering 2004  \u2013 2008 Rowan University Bachelor of Science,  Mechanical Engineering 2004  \u2013 2008 ", "Experience Senior Test R&D Engineer Intel Corporation May 2008  \u2013 Present (7 years 4 months) Hillsboro, OR Wafer testing Quality Reliability Engineer Intel Corporation May 2005  \u2013  April 2008  (3 years) Hillsboro, OR Electronic package and socket's SLI reliability Principal R&D Engineer FormFactor June 2003  \u2013  May 2005  (2 years) Livermore, CA Pathfinding in advanced MEMS probe card Senior Test R&D Engineer Intel Corporation May 2008  \u2013 Present (7 years 4 months) Hillsboro, OR Wafer testing Senior Test R&D Engineer Intel Corporation May 2008  \u2013 Present (7 years 4 months) Hillsboro, OR Wafer testing Quality Reliability Engineer Intel Corporation May 2005  \u2013  April 2008  (3 years) Hillsboro, OR Electronic package and socket's SLI reliability Quality Reliability Engineer Intel Corporation May 2005  \u2013  April 2008  (3 years) Hillsboro, OR Electronic package and socket's SLI reliability Principal R&D Engineer FormFactor June 2003  \u2013  May 2005  (2 years) Livermore, CA Pathfinding in advanced MEMS probe card Principal R&D Engineer FormFactor June 2003  \u2013  May 2005  (2 years) Livermore, CA Pathfinding in advanced MEMS probe card Languages English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Wafer test Probe Card Electronics Packaging MEMS Printed Circuit Board... Printed Circuit Board... Finite Element Analysis CAD/CAE Statistical Data... Failure Analysis FMEA Project Management Supply Chain Management Design of Experiments Testing Semiconductors PCB design R&D Electronics Engineering Management Simulations IC Manufacturing See 8+ \u00a0 \u00a0 See less Skills  Wafer test Probe Card Electronics Packaging MEMS Printed Circuit Board... Printed Circuit Board... Finite Element Analysis CAD/CAE Statistical Data... Failure Analysis FMEA Project Management Supply Chain Management Design of Experiments Testing Semiconductors PCB design R&D Electronics Engineering Management Simulations IC Manufacturing See 8+ \u00a0 \u00a0 See less Wafer test Probe Card Electronics Packaging MEMS Printed Circuit Board... Printed Circuit Board... Finite Element Analysis CAD/CAE Statistical Data... Failure Analysis FMEA Project Management Supply Chain Management Design of Experiments Testing Semiconductors PCB design R&D Electronics Engineering Management Simulations IC Manufacturing See 8+ \u00a0 \u00a0 See less Wafer test Probe Card Electronics Packaging MEMS Printed Circuit Board... Printed Circuit Board... Finite Element Analysis CAD/CAE Statistical Data... Failure Analysis FMEA Project Management Supply Chain Management Design of Experiments Testing Semiconductors PCB design R&D Electronics Engineering Management Simulations IC Manufacturing See 8+ \u00a0 \u00a0 See less Education Georgia Tech Doctor of Philosophy (PhD),  Mechanical Engineering 1998  \u2013 2003 Georgia Institute of Technology Master of Science (MS),  Electrical and Electronics Engineering 2001  \u2013 2002 Shanghai Jiao Tong University Master of Science (MSc),  Mechanical Engineering 1995  \u2013 1998 Shanghai Jiao Tong University Bachelor of Science (BS),  Mechanical Engineering 1991  \u2013 1995 Georgia Tech Doctor of Philosophy (PhD),  Mechanical Engineering 1998  \u2013 2003 Georgia Tech Doctor of Philosophy (PhD),  Mechanical Engineering 1998  \u2013 2003 Georgia Tech Doctor of Philosophy (PhD),  Mechanical Engineering 1998  \u2013 2003 Georgia Institute of Technology Master of Science (MS),  Electrical and Electronics Engineering 2001  \u2013 2002 Georgia Institute of Technology Master of Science (MS),  Electrical and Electronics Engineering 2001  \u2013 2002 Georgia Institute of Technology Master of Science (MS),  Electrical and Electronics Engineering 2001  \u2013 2002 Shanghai Jiao Tong University Master of Science (MSc),  Mechanical Engineering 1995  \u2013 1998 Shanghai Jiao Tong University Master of Science (MSc),  Mechanical Engineering 1995  \u2013 1998 Shanghai Jiao Tong University Master of Science (MSc),  Mechanical Engineering 1995  \u2013 1998 Shanghai Jiao Tong University Bachelor of Science (BS),  Mechanical Engineering 1991  \u2013 1995 Shanghai Jiao Tong University Bachelor of Science (BS),  Mechanical Engineering 1991  \u2013 1995 Shanghai Jiao Tong University Bachelor of Science (BS),  Mechanical Engineering 1991  \u2013 1995 ", "Experience Test R&D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chandler Electrical Design Intern K&B Designs, LLC February 2012  \u2013  May 2012  (4 months) \u2022 Electrical Solar Designer, Solar system design, string sizing, layouts, energy production estimates, single line and 3 line designs. \n\u2022 Engineering designs for both commercial and residential photovoltaic systems to reach optimal performance and meet current national electric code and local municipality standards.  \n\u2022 Perform site assessments, electrical evaluations and shade analysis reports. Scanner- Editor, Disability Resource centre Arizona State University July 2011  \u2013  February 2012  (8 months) Tempe, AZ \u2022 Scan and convert Textbooks to e-text format to enable Visually and Physically challenged students to learn from them. Engineering Intern SUN ELECTRONICS INTERNATIONAL June 2011  \u2013  August 2011  (3 months) Phoenix, Arizona Area \u2022 Design Engineer responsible for custom- system level design of PV systems.  \n\u2022 Designed circuits and layouts for grid tied and off grid solar systems, including systems for solar farms, RVs, yachts and vacation homes.  \n\u2022 Gained experience working with design tools of solar panel and inverter manufacturers. \n\u2022 Participated in hands-on training with many of the popular inverters, charge controllers, solar panels, protection devices and system installation. \n\u2022 Analyzed current solar systems on the market and performed efficiency and price / watt comparisons.  \n\u2022 Analyzed customer type, location, application, demand curves, energy conservation measures, and all aspects of solar market demand. \n\u2022 Assisted in conducting energy audits of residences and buildings \n\u2022 Interacted one on one with customers, and suppliers such as inverter, panel and other component manufacturers for troubleshooting and design customization. Software Engineer Infosys September 2009  \u2013  July 2010  (11 months) Bengaluru , India \u2022 Developed Energy Trading applications for a petroleum company. \n\u2022 Automated testing and debugging of applications.  \n\u2022 Prepared technical reports, summaries, protocols, and quantitative analysis.  \n\u2022 Provided help and support to junior developers by analyzing their work Engineering Intern Mahindra Satyam May 2006  \u2013  June 2006  (2 months) Bengaluru Area, India Worked with Electrical Design and Design softwares (Mentored by Engineers working on projects) Test R&D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chandler Test R&D Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Chandler Electrical Design Intern K&B Designs, LLC February 2012  \u2013  May 2012  (4 months) \u2022 Electrical Solar Designer, Solar system design, string sizing, layouts, energy production estimates, single line and 3 line designs. \n\u2022 Engineering designs for both commercial and residential photovoltaic systems to reach optimal performance and meet current national electric code and local municipality standards.  \n\u2022 Perform site assessments, electrical evaluations and shade analysis reports. Electrical Design Intern K&B Designs, LLC February 2012  \u2013  May 2012  (4 months) \u2022 Electrical Solar Designer, Solar system design, string sizing, layouts, energy production estimates, single line and 3 line designs. \n\u2022 Engineering designs for both commercial and residential photovoltaic systems to reach optimal performance and meet current national electric code and local municipality standards.  \n\u2022 Perform site assessments, electrical evaluations and shade analysis reports. Scanner- Editor, Disability Resource centre Arizona State University July 2011  \u2013  February 2012  (8 months) Tempe, AZ \u2022 Scan and convert Textbooks to e-text format to enable Visually and Physically challenged students to learn from them. Scanner- Editor, Disability Resource centre Arizona State University July 2011  \u2013  February 2012  (8 months) Tempe, AZ \u2022 Scan and convert Textbooks to e-text format to enable Visually and Physically challenged students to learn from them. Engineering Intern SUN ELECTRONICS INTERNATIONAL June 2011  \u2013  August 2011  (3 months) Phoenix, Arizona Area \u2022 Design Engineer responsible for custom- system level design of PV systems.  \n\u2022 Designed circuits and layouts for grid tied and off grid solar systems, including systems for solar farms, RVs, yachts and vacation homes.  \n\u2022 Gained experience working with design tools of solar panel and inverter manufacturers. \n\u2022 Participated in hands-on training with many of the popular inverters, charge controllers, solar panels, protection devices and system installation. \n\u2022 Analyzed current solar systems on the market and performed efficiency and price / watt comparisons.  \n\u2022 Analyzed customer type, location, application, demand curves, energy conservation measures, and all aspects of solar market demand. \n\u2022 Assisted in conducting energy audits of residences and buildings \n\u2022 Interacted one on one with customers, and suppliers such as inverter, panel and other component manufacturers for troubleshooting and design customization. Engineering Intern SUN ELECTRONICS INTERNATIONAL June 2011  \u2013  August 2011  (3 months) Phoenix, Arizona Area \u2022 Design Engineer responsible for custom- system level design of PV systems.  \n\u2022 Designed circuits and layouts for grid tied and off grid solar systems, including systems for solar farms, RVs, yachts and vacation homes.  \n\u2022 Gained experience working with design tools of solar panel and inverter manufacturers. \n\u2022 Participated in hands-on training with many of the popular inverters, charge controllers, solar panels, protection devices and system installation. \n\u2022 Analyzed current solar systems on the market and performed efficiency and price / watt comparisons.  \n\u2022 Analyzed customer type, location, application, demand curves, energy conservation measures, and all aspects of solar market demand. \n\u2022 Assisted in conducting energy audits of residences and buildings \n\u2022 Interacted one on one with customers, and suppliers such as inverter, panel and other component manufacturers for troubleshooting and design customization. Software Engineer Infosys September 2009  \u2013  July 2010  (11 months) Bengaluru , India \u2022 Developed Energy Trading applications for a petroleum company. \n\u2022 Automated testing and debugging of applications.  \n\u2022 Prepared technical reports, summaries, protocols, and quantitative analysis.  \n\u2022 Provided help and support to junior developers by analyzing their work Software Engineer Infosys September 2009  \u2013  July 2010  (11 months) Bengaluru , India \u2022 Developed Energy Trading applications for a petroleum company. \n\u2022 Automated testing and debugging of applications.  \n\u2022 Prepared technical reports, summaries, protocols, and quantitative analysis.  \n\u2022 Provided help and support to junior developers by analyzing their work Engineering Intern Mahindra Satyam May 2006  \u2013  June 2006  (2 months) Bengaluru Area, India Worked with Electrical Design and Design softwares (Mentored by Engineers working on projects) Engineering Intern Mahindra Satyam May 2006  \u2013  June 2006  (2 months) Bengaluru Area, India Worked with Electrical Design and Design softwares (Mentored by Engineers working on projects) Skills MATLAB (SIM power... PLECS PSLF TSAT Power World Simulator C C++ .NET Database Management Visio MS Office Suite Windows Mac OS X Python Pspice Matlab Solar Circuit Design Power Electronics Photovoltaics NREL SAM AutoCAD See 7+ \u00a0 \u00a0 See less Skills  MATLAB (SIM power... PLECS PSLF TSAT Power World Simulator C C++ .NET Database Management Visio MS Office Suite Windows Mac OS X Python Pspice Matlab Solar Circuit Design Power Electronics Photovoltaics NREL SAM AutoCAD See 7+ \u00a0 \u00a0 See less MATLAB (SIM power... PLECS PSLF TSAT Power World Simulator C C++ .NET Database Management Visio MS Office Suite Windows Mac OS X Python Pspice Matlab Solar Circuit Design Power Electronics Photovoltaics NREL SAM AutoCAD See 7+ \u00a0 \u00a0 See less MATLAB (SIM power... PLECS PSLF TSAT Power World Simulator C C++ .NET Database Management Visio MS Office Suite Windows Mac OS X Python Pspice Matlab Solar Circuit Design Power Electronics Photovoltaics NREL SAM AutoCAD See 7+ \u00a0 \u00a0 See less Education Arizona State University MS,  Electrical Engineering 2010  \u2013 2012 PROJECTS:  \n1.Study and simulation of Anti\u2010Islanding schemes for a PV Inverter,Spring 2011 \n2.Dynamic Modeling of a wind turbine generator,Spring 2011 \n3.Online Circuit Design Tool,Fall 2011 \n4.Computer analysis of an IEEE 118 bus system,Fall 2011 \n5.Design of a Transmission Line,Spring 2011 \n6.Power System Planning- transmission adequacy study with high penetration of PV,Fall 2011 \n7.Power System Stability Analysis- on a 6 machine, 2 area model,Fall 2011 \nCOURSEWORK: \nAdvance Power Electronics: DC-DC (Buck, Boost, Buck-Boost, Cuk, SEPIC, Flyback, Forward, Full Bridge), DC-AC (single and three phase inverters); Renewable Electric Energy Systems: Power electronics converter for Solar and wind; Analog Integrated Circuits, MOSFETs, Analog layouts, Simulations and layout of ICs; Power engineering operation/planning: Economic dispatch, Energy markets, Unit commitment, State Estimation, Automatic Generation Control; Transmission and distribution: Design of transmission line , Power system analysis; Amrita college of engineering B.E.,  Electrical Engineering 2005  \u2013 2009 PROJECTS: \n \n1. MATLAB Simulation of an Integrated Renewable Energy Power Plant, Spring 2009:  \n\u2022Studied the possibilities of power supply to remote locations using an autonomous power grid. \n \nPaper Publications: \n \n\u2022\tVaidyanath Raman, Shivaprasad K G, Dr Sasi KK, \u201cA Preliminary Investigation on Control Requirements in an Integrated Renewable Energy System,\u201d at EPSCICON (IEEE Kerala chapter, India), Nov. 2009.  \n\u2022Modeled an isolated power plant fed only by renewable energy sources and analyzed its control requirements using MATLAB Arizona State University MS,  Electrical Engineering 2010  \u2013 2012 PROJECTS:  \n1.Study and simulation of Anti\u2010Islanding schemes for a PV Inverter,Spring 2011 \n2.Dynamic Modeling of a wind turbine generator,Spring 2011 \n3.Online Circuit Design Tool,Fall 2011 \n4.Computer analysis of an IEEE 118 bus system,Fall 2011 \n5.Design of a Transmission Line,Spring 2011 \n6.Power System Planning- transmission adequacy study with high penetration of PV,Fall 2011 \n7.Power System Stability Analysis- on a 6 machine, 2 area model,Fall 2011 \nCOURSEWORK: \nAdvance Power Electronics: DC-DC (Buck, Boost, Buck-Boost, Cuk, SEPIC, Flyback, Forward, Full Bridge), DC-AC (single and three phase inverters); Renewable Electric Energy Systems: Power electronics converter for Solar and wind; Analog Integrated Circuits, MOSFETs, Analog layouts, Simulations and layout of ICs; Power engineering operation/planning: Economic dispatch, Energy markets, Unit commitment, State Estimation, Automatic Generation Control; Transmission and distribution: Design of transmission line , Power system analysis; Arizona State University MS,  Electrical Engineering 2010  \u2013 2012 PROJECTS:  \n1.Study and simulation of Anti\u2010Islanding schemes for a PV Inverter,Spring 2011 \n2.Dynamic Modeling of a wind turbine generator,Spring 2011 \n3.Online Circuit Design Tool,Fall 2011 \n4.Computer analysis of an IEEE 118 bus system,Fall 2011 \n5.Design of a Transmission Line,Spring 2011 \n6.Power System Planning- transmission adequacy study with high penetration of PV,Fall 2011 \n7.Power System Stability Analysis- on a 6 machine, 2 area model,Fall 2011 \nCOURSEWORK: \nAdvance Power Electronics: DC-DC (Buck, Boost, Buck-Boost, Cuk, SEPIC, Flyback, Forward, Full Bridge), DC-AC (single and three phase inverters); Renewable Electric Energy Systems: Power electronics converter for Solar and wind; Analog Integrated Circuits, MOSFETs, Analog layouts, Simulations and layout of ICs; Power engineering operation/planning: Economic dispatch, Energy markets, Unit commitment, State Estimation, Automatic Generation Control; Transmission and distribution: Design of transmission line , Power system analysis; Arizona State University MS,  Electrical Engineering 2010  \u2013 2012 PROJECTS:  \n1.Study and simulation of Anti\u2010Islanding schemes for a PV Inverter,Spring 2011 \n2.Dynamic Modeling of a wind turbine generator,Spring 2011 \n3.Online Circuit Design Tool,Fall 2011 \n4.Computer analysis of an IEEE 118 bus system,Fall 2011 \n5.Design of a Transmission Line,Spring 2011 \n6.Power System Planning- transmission adequacy study with high penetration of PV,Fall 2011 \n7.Power System Stability Analysis- on a 6 machine, 2 area model,Fall 2011 \nCOURSEWORK: \nAdvance Power Electronics: DC-DC (Buck, Boost, Buck-Boost, Cuk, SEPIC, Flyback, Forward, Full Bridge), DC-AC (single and three phase inverters); Renewable Electric Energy Systems: Power electronics converter for Solar and wind; Analog Integrated Circuits, MOSFETs, Analog layouts, Simulations and layout of ICs; Power engineering operation/planning: Economic dispatch, Energy markets, Unit commitment, State Estimation, Automatic Generation Control; Transmission and distribution: Design of transmission line , Power system analysis; Amrita college of engineering B.E.,  Electrical Engineering 2005  \u2013 2009 PROJECTS: \n \n1. MATLAB Simulation of an Integrated Renewable Energy Power Plant, Spring 2009:  \n\u2022Studied the possibilities of power supply to remote locations using an autonomous power grid. \n \nPaper Publications: \n \n\u2022\tVaidyanath Raman, Shivaprasad K G, Dr Sasi KK, \u201cA Preliminary Investigation on Control Requirements in an Integrated Renewable Energy System,\u201d at EPSCICON (IEEE Kerala chapter, India), Nov. 2009.  \n\u2022Modeled an isolated power plant fed only by renewable energy sources and analyzed its control requirements using MATLAB Amrita college of engineering B.E.,  Electrical Engineering 2005  \u2013 2009 PROJECTS: \n \n1. MATLAB Simulation of an Integrated Renewable Energy Power Plant, Spring 2009:  \n\u2022Studied the possibilities of power supply to remote locations using an autonomous power grid. \n \nPaper Publications: \n \n\u2022\tVaidyanath Raman, Shivaprasad K G, Dr Sasi KK, \u201cA Preliminary Investigation on Control Requirements in an Integrated Renewable Energy System,\u201d at EPSCICON (IEEE Kerala chapter, India), Nov. 2009.  \n\u2022Modeled an isolated power plant fed only by renewable energy sources and analyzed its control requirements using MATLAB Amrita college of engineering B.E.,  Electrical Engineering 2005  \u2013 2009 PROJECTS: \n \n1. MATLAB Simulation of an Integrated Renewable Energy Power Plant, Spring 2009:  \n\u2022Studied the possibilities of power supply to remote locations using an autonomous power grid. \n \nPaper Publications: \n \n\u2022\tVaidyanath Raman, Shivaprasad K G, Dr Sasi KK, \u201cA Preliminary Investigation on Control Requirements in an Integrated Renewable Energy System,\u201d at EPSCICON (IEEE Kerala chapter, India), Nov. 2009.  \n\u2022Modeled an isolated power plant fed only by renewable energy sources and analyzed its control requirements using MATLAB ", "Experience Pathfinding Technologist, Test R&D Engineer Intel Corporation October 2008  \u2013  August 2014  (5 years 11 months) Hillsboro, Oregon, United States Researcher University of California, Los Angeles (UCLA) August 2003  \u2013  September 2008  (5 years 2 months) Los Angeles, California, United States Researcher The Chinese University of Hong Kong (CUHK) July 2002  \u2013  July 2003  (1 year 1 month) Hong Kong Pathfinding Technologist, Test R&D Engineer Intel Corporation October 2008  \u2013  August 2014  (5 years 11 months) Hillsboro, Oregon, United States Pathfinding Technologist, Test R&D Engineer Intel Corporation October 2008  \u2013  August 2014  (5 years 11 months) Hillsboro, Oregon, United States Researcher University of California, Los Angeles (UCLA) August 2003  \u2013  September 2008  (5 years 2 months) Los Angeles, California, United States Researcher University of California, Los Angeles (UCLA) August 2003  \u2013  September 2008  (5 years 2 months) Los Angeles, California, United States Researcher The Chinese University of Hong Kong (CUHK) July 2002  \u2013  July 2003  (1 year 1 month) Hong Kong Researcher The Chinese University of Hong Kong (CUHK) July 2002  \u2013  July 2003  (1 year 1 month) Hong Kong Skills MEMS Microfabrication Nanofabrication Photolithography Mask Design Probing Technology Process Development in... Scanning Electron... Design of Experiments Experimentation JMP Data Analysis Rapid Prototyping Labview Data Acquisition Test Automation Instrumentation Solidworks CAD/CAM CNC Machine FMEA Metrology Silicon See 8+ \u00a0 \u00a0 See less Skills  MEMS Microfabrication Nanofabrication Photolithography Mask Design Probing Technology Process Development in... Scanning Electron... Design of Experiments Experimentation JMP Data Analysis Rapid Prototyping Labview Data Acquisition Test Automation Instrumentation Solidworks CAD/CAM CNC Machine FMEA Metrology Silicon See 8+ \u00a0 \u00a0 See less MEMS Microfabrication Nanofabrication Photolithography Mask Design Probing Technology Process Development in... Scanning Electron... Design of Experiments Experimentation JMP Data Analysis Rapid Prototyping Labview Data Acquisition Test Automation Instrumentation Solidworks CAD/CAM CNC Machine FMEA Metrology Silicon See 8+ \u00a0 \u00a0 See less MEMS Microfabrication Nanofabrication Photolithography Mask Design Probing Technology Process Development in... Scanning Electron... Design of Experiments Experimentation JMP Data Analysis Rapid Prototyping Labview Data Acquisition Test Automation Instrumentation Solidworks CAD/CAM CNC Machine FMEA Metrology Silicon See 8+ \u00a0 \u00a0 See less Education University of California, Los Angeles Doctor of Philosophy (Ph.D.),  Mechanical Engineering: Specialized in MEMS & Nanotechnology; Minored in Biomedical Instrumentation , 3.9 2005  \u2013 2008 Ph.D. Dissertation Title: A Micro-Deionizer for Dielectrophoretic Manipulation of Cells \nGraduate Advisor: Prof. Chih-Ming Ho University of California, Los Angeles Master of Science (M.S.),  Mechanical Engineering: Specialized in Micro Electro-Mechanical Systems (MEMS) , 3.9 2003  \u2013 2005 Graduate Advisor: Prof. Chih-Ming Ho The Chinese University of Hong Kong Bachelor of Engineering (B.Eng.), First Class Honors,  Mechanical and Automation Engineering 1999  \u2013 2003 University of California, Los Angeles Doctor of Philosophy (Ph.D.),  Mechanical Engineering: Specialized in MEMS & Nanotechnology; Minored in Biomedical Instrumentation , 3.9 2005  \u2013 2008 Ph.D. Dissertation Title: A Micro-Deionizer for Dielectrophoretic Manipulation of Cells \nGraduate Advisor: Prof. Chih-Ming Ho University of California, Los Angeles Doctor of Philosophy (Ph.D.),  Mechanical Engineering: Specialized in MEMS & Nanotechnology; Minored in Biomedical Instrumentation , 3.9 2005  \u2013 2008 Ph.D. Dissertation Title: A Micro-Deionizer for Dielectrophoretic Manipulation of Cells \nGraduate Advisor: Prof. Chih-Ming Ho University of California, Los Angeles Doctor of Philosophy (Ph.D.),  Mechanical Engineering: Specialized in MEMS & Nanotechnology; Minored in Biomedical Instrumentation , 3.9 2005  \u2013 2008 Ph.D. Dissertation Title: A Micro-Deionizer for Dielectrophoretic Manipulation of Cells \nGraduate Advisor: Prof. Chih-Ming Ho University of California, Los Angeles Master of Science (M.S.),  Mechanical Engineering: Specialized in Micro Electro-Mechanical Systems (MEMS) , 3.9 2003  \u2013 2005 Graduate Advisor: Prof. Chih-Ming Ho University of California, Los Angeles Master of Science (M.S.),  Mechanical Engineering: Specialized in Micro Electro-Mechanical Systems (MEMS) , 3.9 2003  \u2013 2005 Graduate Advisor: Prof. Chih-Ming Ho University of California, Los Angeles Master of Science (M.S.),  Mechanical Engineering: Specialized in Micro Electro-Mechanical Systems (MEMS) , 3.9 2003  \u2013 2005 Graduate Advisor: Prof. Chih-Ming Ho The Chinese University of Hong Kong Bachelor of Engineering (B.Eng.), First Class Honors,  Mechanical and Automation Engineering 1999  \u2013 2003 The Chinese University of Hong Kong Bachelor of Engineering (B.Eng.), First Class Honors,  Mechanical and Automation Engineering 1999  \u2013 2003 The Chinese University of Hong Kong Bachelor of Engineering (B.Eng.), First Class Honors,  Mechanical and Automation Engineering 1999  \u2013 2003 Honors & Awards ", "Experience Test R&D Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Phoenix, Arizona Area Research Assistant to Prof. Shi-Chune Yao Carnegie Mellon University January 2009  \u2013  December 2010  (2 years) HVAC Design Engineer Omni Electric April 2008  \u2013  December 2008  (9 months) HVAC Consultant Tritech Corporation August 2007  \u2013  March 2008  (8 months) Test R&D Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Phoenix, Arizona Area Test R&D Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Phoenix, Arizona Area Research Assistant to Prof. Shi-Chune Yao Carnegie Mellon University January 2009  \u2013  December 2010  (2 years) Research Assistant to Prof. Shi-Chune Yao Carnegie Mellon University January 2009  \u2013  December 2010  (2 years) HVAC Design Engineer Omni Electric April 2008  \u2013  December 2008  (9 months) HVAC Design Engineer Omni Electric April 2008  \u2013  December 2008  (9 months) HVAC Consultant Tritech Corporation August 2007  \u2013  March 2008  (8 months) HVAC Consultant Tritech Corporation August 2007  \u2013  March 2008  (8 months) Skills Skills     Education Carnegie Mellon University 2009  \u2013 2010 Anna University B.E,  Mechanical Engineering 2003  \u2013 2007 The Lawrence School, Lovedale 1993  \u2013 2002 Carnegie Mellon University 2009  \u2013 2010 Carnegie Mellon University 2009  \u2013 2010 Carnegie Mellon University 2009  \u2013 2010 Anna University B.E,  Mechanical Engineering 2003  \u2013 2007 Anna University B.E,  Mechanical Engineering 2003  \u2013 2007 Anna University B.E,  Mechanical Engineering 2003  \u2013 2007 The Lawrence School, Lovedale 1993  \u2013 2002 The Lawrence School, Lovedale 1993  \u2013 2002 The Lawrence School, Lovedale 1993  \u2013 2002 ", "Summary Design experience in embedded systems, mobile phone user interfaces \nSoftware programming experience in operating systems, proxy, signal processing, etc. \nResearch interst in parallel algorithms on FPGA, machline learning based internet traffic classification \nTeaching experience for various undergraduate engineering courses Specialties:Tools: Matlab, Simulink, Eagle, Xilinx System Generator and ISE, IAR Embedded Workbench, Zilog Developer Studio \nApplications: MS Word, Excel, Powerpoint \nLanguages: C/C++, Java, LaTEX \nPlatforms: Windows XP/Vista/7, Linux/UNIX, Android Summary Design experience in embedded systems, mobile phone user interfaces \nSoftware programming experience in operating systems, proxy, signal processing, etc. \nResearch interst in parallel algorithms on FPGA, machline learning based internet traffic classification \nTeaching experience for various undergraduate engineering courses Specialties:Tools: Matlab, Simulink, Eagle, Xilinx System Generator and ISE, IAR Embedded Workbench, Zilog Developer Studio \nApplications: MS Word, Excel, Powerpoint \nLanguages: C/C++, Java, LaTEX \nPlatforms: Windows XP/Vista/7, Linux/UNIX, Android Design experience in embedded systems, mobile phone user interfaces \nSoftware programming experience in operating systems, proxy, signal processing, etc. \nResearch interst in parallel algorithms on FPGA, machline learning based internet traffic classification \nTeaching experience for various undergraduate engineering courses Specialties:Tools: Matlab, Simulink, Eagle, Xilinx System Generator and ISE, IAR Embedded Workbench, Zilog Developer Studio \nApplications: MS Word, Excel, Powerpoint \nLanguages: C/C++, Java, LaTEX \nPlatforms: Windows XP/Vista/7, Linux/UNIX, Android Design experience in embedded systems, mobile phone user interfaces \nSoftware programming experience in operating systems, proxy, signal processing, etc. \nResearch interst in parallel algorithms on FPGA, machline learning based internet traffic classification \nTeaching experience for various undergraduate engineering courses Specialties:Tools: Matlab, Simulink, Eagle, Xilinx System Generator and ISE, IAR Embedded Workbench, Zilog Developer Studio \nApplications: MS Word, Excel, Powerpoint \nLanguages: C/C++, Java, LaTEX \nPlatforms: Windows XP/Vista/7, Linux/UNIX, Android Experience Test R&D Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Research Assistant University of Southern California August 2010  \u2013  December 2012  (2 years 5 months) Research focus: \nmachine learning based internet traffic classification, cyber security, parallele algorithms on FPGA, power efficiency of FPGA designs Program Manager Intern Microsoft June 2012  \u2013  August 2012  (3 months) Redmond, WA Undergraduate Research Assistant Rice Efficient Computing Group May 2009  \u2013  December 2009  (8 months) Built a prototype of social TV platform which supports simultaneous media consumption and social interaction \nSet up a bi-directional data transmission channel between Android mobile system and TV set-top-box Teaching Assistant Rice University January 2009  \u2013  May 2009  (5 months) Assisted course instructor in course management and homework grading \nLed weekly lab sessions and host office hours Test R&D Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Test R&D Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Research Assistant University of Southern California August 2010  \u2013  December 2012  (2 years 5 months) Research focus: \nmachine learning based internet traffic classification, cyber security, parallele algorithms on FPGA, power efficiency of FPGA designs Research Assistant University of Southern California August 2010  \u2013  December 2012  (2 years 5 months) Research focus: \nmachine learning based internet traffic classification, cyber security, parallele algorithms on FPGA, power efficiency of FPGA designs Program Manager Intern Microsoft June 2012  \u2013  August 2012  (3 months) Redmond, WA Program Manager Intern Microsoft June 2012  \u2013  August 2012  (3 months) Redmond, WA Undergraduate Research Assistant Rice Efficient Computing Group May 2009  \u2013  December 2009  (8 months) Built a prototype of social TV platform which supports simultaneous media consumption and social interaction \nSet up a bi-directional data transmission channel between Android mobile system and TV set-top-box Undergraduate Research Assistant Rice Efficient Computing Group May 2009  \u2013  December 2009  (8 months) Built a prototype of social TV platform which supports simultaneous media consumption and social interaction \nSet up a bi-directional data transmission channel between Android mobile system and TV set-top-box Teaching Assistant Rice University January 2009  \u2013  May 2009  (5 months) Assisted course instructor in course management and homework grading \nLed weekly lab sessions and host office hours Teaching Assistant Rice University January 2009  \u2013  May 2009  (5 months) Assisted course instructor in course management and homework grading \nLed weekly lab sessions and host office hours Languages English Full professional proficiency Chinese Native or bilingual proficiency Japanese Limited working proficiency English Full professional proficiency Chinese Native or bilingual proficiency Japanese Limited working proficiency English Full professional proficiency Chinese Native or bilingual proficiency Japanese Limited working proficiency Full professional proficiency Native or bilingual proficiency Limited working proficiency Skills Algorithms FPGA Xilinx Embedded Systems LaTeX Machine Learning Java Programming C++ VLSI C Simulink Verilog Matlab Digital Signal... Computer Architecture Perl C# WCF VHDL See 5+ \u00a0 \u00a0 See less Skills  Algorithms FPGA Xilinx Embedded Systems LaTeX Machine Learning Java Programming C++ VLSI C Simulink Verilog Matlab Digital Signal... Computer Architecture Perl C# WCF VHDL See 5+ \u00a0 \u00a0 See less Algorithms FPGA Xilinx Embedded Systems LaTeX Machine Learning Java Programming C++ VLSI C Simulink Verilog Matlab Digital Signal... Computer Architecture Perl C# WCF VHDL See 5+ \u00a0 \u00a0 See less Algorithms FPGA Xilinx Embedded Systems LaTeX Machine Learning Java Programming C++ VLSI C Simulink Verilog Matlab Digital Signal... Computer Architecture Perl C# WCF VHDL See 5+ \u00a0 \u00a0 See less Education University of Southern California Master's degree,  Computer Engineering 2010  \u2013 2012 Related Coursework: \nOperating Systems, Analysis of Algorithms, Computer Systems Organization, Computer Architecture Rice University BSEE,  Electrical and Computer Engineering 2006  \u2013 2010 Related Coursework: \nIntroduction to Computer Systems, Introduction to Computer Networks, Mobile and Embedded Systems, Digital Logic Design, Implementation of Digital Systems, Advanced VLSI Design, Computer-Aided Design for VLSI, Communications Theory and Systems, Random Signals, Signals and Systems, Digital Signal Processing, Statistical Signal Processing Activities and Societies:\u00a0 Rice University Student Ambassador ,  Rice ESL Program ,  Rice Peer International Advisor ,  Rice campus tour guide ,  ICUSA ,  International Leadership Competency Forum Rice University BA,  Economics 2006  \u2013 2010 Related Coursework: \nPrinciples of Economics, Microeconomic Theory, Macroeconomic Theory, Managerial Economics, Financial Markets, Corporate Finance, Applied Econometrics, Mathematical Economics. Econometrics Shanghai Foreign Language School 2003  \u2013 2006 University of Southern California Master's degree,  Computer Engineering 2010  \u2013 2012 Related Coursework: \nOperating Systems, Analysis of Algorithms, Computer Systems Organization, Computer Architecture University of Southern California Master's degree,  Computer Engineering 2010  \u2013 2012 Related Coursework: \nOperating Systems, Analysis of Algorithms, Computer Systems Organization, Computer Architecture University of Southern California Master's degree,  Computer Engineering 2010  \u2013 2012 Related Coursework: \nOperating Systems, Analysis of Algorithms, Computer Systems Organization, Computer Architecture Rice University BSEE,  Electrical and Computer Engineering 2006  \u2013 2010 Related Coursework: \nIntroduction to Computer Systems, Introduction to Computer Networks, Mobile and Embedded Systems, Digital Logic Design, Implementation of Digital Systems, Advanced VLSI Design, Computer-Aided Design for VLSI, Communications Theory and Systems, Random Signals, Signals and Systems, Digital Signal Processing, Statistical Signal Processing Activities and Societies:\u00a0 Rice University Student Ambassador ,  Rice ESL Program ,  Rice Peer International Advisor ,  Rice campus tour guide ,  ICUSA ,  International Leadership Competency Forum Rice University BSEE,  Electrical and Computer Engineering 2006  \u2013 2010 Related Coursework: \nIntroduction to Computer Systems, Introduction to Computer Networks, Mobile and Embedded Systems, Digital Logic Design, Implementation of Digital Systems, Advanced VLSI Design, Computer-Aided Design for VLSI, Communications Theory and Systems, Random Signals, Signals and Systems, Digital Signal Processing, Statistical Signal Processing Activities and Societies:\u00a0 Rice University Student Ambassador ,  Rice ESL Program ,  Rice Peer International Advisor ,  Rice campus tour guide ,  ICUSA ,  International Leadership Competency Forum Rice University BSEE,  Electrical and Computer Engineering 2006  \u2013 2010 Related Coursework: \nIntroduction to Computer Systems, Introduction to Computer Networks, Mobile and Embedded Systems, Digital Logic Design, Implementation of Digital Systems, Advanced VLSI Design, Computer-Aided Design for VLSI, Communications Theory and Systems, Random Signals, Signals and Systems, Digital Signal Processing, Statistical Signal Processing Activities and Societies:\u00a0 Rice University Student Ambassador ,  Rice ESL Program ,  Rice Peer International Advisor ,  Rice campus tour guide ,  ICUSA ,  International Leadership Competency Forum Rice University BA,  Economics 2006  \u2013 2010 Related Coursework: \nPrinciples of Economics, Microeconomic Theory, Macroeconomic Theory, Managerial Economics, Financial Markets, Corporate Finance, Applied Econometrics, Mathematical Economics. Econometrics Rice University BA,  Economics 2006  \u2013 2010 Related Coursework: \nPrinciples of Economics, Microeconomic Theory, Macroeconomic Theory, Managerial Economics, Financial Markets, Corporate Finance, Applied Econometrics, Mathematical Economics. Econometrics Rice University BA,  Economics 2006  \u2013 2010 Related Coursework: \nPrinciples of Economics, Microeconomic Theory, Macroeconomic Theory, Managerial Economics, Financial Markets, Corporate Finance, Applied Econometrics, Mathematical Economics. Econometrics Shanghai Foreign Language School 2003  \u2013 2006 Shanghai Foreign Language School 2003  \u2013 2006 Shanghai Foreign Language School 2003  \u2013 2006 Honors & Awards Additional Honors & Awards USC Provost's Fellowship \nMember of Tau Beta Pi Engineering Honor Society \nMember of Eta Kappa Nu ECE Honor Society \nJames S. Waters Creativity Award \nBest Innovative or Gaming Technology Award \nEdgar O. Lovett Scholarship \nLouis J. Walsh Scholarship in Engineering \nSamuel T. Sikes Jr. Scholarship in Engineering \nChevron Scholarship \nPresident's Honor Roll \nGlobal Young Leaders Conference Youth Leadership Awards Additional Honors & Awards USC Provost's Fellowship \nMember of Tau Beta Pi Engineering Honor Society \nMember of Eta Kappa Nu ECE Honor Society \nJames S. Waters Creativity Award \nBest Innovative or Gaming Technology Award \nEdgar O. Lovett Scholarship \nLouis J. Walsh Scholarship in Engineering \nSamuel T. Sikes Jr. Scholarship in Engineering \nChevron Scholarship \nPresident's Honor Roll \nGlobal Young Leaders Conference Youth Leadership Awards Additional Honors & Awards USC Provost's Fellowship \nMember of Tau Beta Pi Engineering Honor Society \nMember of Eta Kappa Nu ECE Honor Society \nJames S. Waters Creativity Award \nBest Innovative or Gaming Technology Award \nEdgar O. Lovett Scholarship \nLouis J. Walsh Scholarship in Engineering \nSamuel T. Sikes Jr. Scholarship in Engineering \nChevron Scholarship \nPresident's Honor Roll \nGlobal Young Leaders Conference Youth Leadership Awards Additional Honors & Awards USC Provost's Fellowship \nMember of Tau Beta Pi Engineering Honor Society \nMember of Eta Kappa Nu ECE Honor Society \nJames S. Waters Creativity Award \nBest Innovative or Gaming Technology Award \nEdgar O. Lovett Scholarship \nLouis J. Walsh Scholarship in Engineering \nSamuel T. Sikes Jr. Scholarship in Engineering \nChevron Scholarship \nPresident's Honor Roll \nGlobal Young Leaders Conference Youth Leadership Awards ", "Experience Sr. R&D Engineer Intel Sr. R&D Engineer Intel Sr. R&D Engineer Intel Education University of North Carolina at Charlotte University of North Carolina at Charlotte University of North Carolina at Charlotte University of North Carolina at Charlotte ", "Summary Experience \n \nGraduate Research Assistant, Georgia Institute of Technology, August 2005 -\uf02d December 2009 \n\u2022\tDeveloped a high-temperature emissometry setup \n\u2022\tModeled near-field heat transfer \n\u2022\tMeasured radiative properties of doped Silicon \n\u2022\tInvestigated near-field radiation in thermophotovoltaic devices \n\u2022\tAnalyzed entropy flow and generation in radiative transfer between surfaces \n \nIntern, Intel Corporation, Chandler, Arizona,  \nMay - \uf02dDecember 2007 \n \n\u2022\tAwarded highest rating for internship performance \n\u2022\tDeveloped new skin cooling technique for Mobile Internet Devices  \n\u2022\tModeled underfill encapsulation of flip chips  \n \nGraduate Research Assistant, Florida Institute of Technology, August 2003-May 2005 \n \n\u2022\tPerformed time resolved optical imaging in tissue phantoms and animal tissues \n\u2022\tInvestigated the debonding in space shuttle tiles using short pulse lasers Specialties:TECHNICAL SKILLS \nOptics and Instrumentation \n\u2022\tStreak camera  \n\u2022\tShort pulse and continuous wave lasers \n\u2022\tInfrared camera  \n\u2022\tFT-IR spectrometer \nSoftware: AutoCAD, MatLab, ProEngineer, ICEPACK, and Fluent Summary Experience \n \nGraduate Research Assistant, Georgia Institute of Technology, August 2005 -\uf02d December 2009 \n\u2022\tDeveloped a high-temperature emissometry setup \n\u2022\tModeled near-field heat transfer \n\u2022\tMeasured radiative properties of doped Silicon \n\u2022\tInvestigated near-field radiation in thermophotovoltaic devices \n\u2022\tAnalyzed entropy flow and generation in radiative transfer between surfaces \n \nIntern, Intel Corporation, Chandler, Arizona,  \nMay - \uf02dDecember 2007 \n \n\u2022\tAwarded highest rating for internship performance \n\u2022\tDeveloped new skin cooling technique for Mobile Internet Devices  \n\u2022\tModeled underfill encapsulation of flip chips  \n \nGraduate Research Assistant, Florida Institute of Technology, August 2003-May 2005 \n \n\u2022\tPerformed time resolved optical imaging in tissue phantoms and animal tissues \n\u2022\tInvestigated the debonding in space shuttle tiles using short pulse lasers Specialties:TECHNICAL SKILLS \nOptics and Instrumentation \n\u2022\tStreak camera  \n\u2022\tShort pulse and continuous wave lasers \n\u2022\tInfrared camera  \n\u2022\tFT-IR spectrometer \nSoftware: AutoCAD, MatLab, ProEngineer, ICEPACK, and Fluent Experience \n \nGraduate Research Assistant, Georgia Institute of Technology, August 2005 -\uf02d December 2009 \n\u2022\tDeveloped a high-temperature emissometry setup \n\u2022\tModeled near-field heat transfer \n\u2022\tMeasured radiative properties of doped Silicon \n\u2022\tInvestigated near-field radiation in thermophotovoltaic devices \n\u2022\tAnalyzed entropy flow and generation in radiative transfer between surfaces \n \nIntern, Intel Corporation, Chandler, Arizona,  \nMay - \uf02dDecember 2007 \n \n\u2022\tAwarded highest rating for internship performance \n\u2022\tDeveloped new skin cooling technique for Mobile Internet Devices  \n\u2022\tModeled underfill encapsulation of flip chips  \n \nGraduate Research Assistant, Florida Institute of Technology, August 2003-May 2005 \n \n\u2022\tPerformed time resolved optical imaging in tissue phantoms and animal tissues \n\u2022\tInvestigated the debonding in space shuttle tiles using short pulse lasers Specialties:TECHNICAL SKILLS \nOptics and Instrumentation \n\u2022\tStreak camera  \n\u2022\tShort pulse and continuous wave lasers \n\u2022\tInfrared camera  \n\u2022\tFT-IR spectrometer \nSoftware: AutoCAD, MatLab, ProEngineer, ICEPACK, and Fluent Experience \n \nGraduate Research Assistant, Georgia Institute of Technology, August 2005 -\uf02d December 2009 \n\u2022\tDeveloped a high-temperature emissometry setup \n\u2022\tModeled near-field heat transfer \n\u2022\tMeasured radiative properties of doped Silicon \n\u2022\tInvestigated near-field radiation in thermophotovoltaic devices \n\u2022\tAnalyzed entropy flow and generation in radiative transfer between surfaces \n \nIntern, Intel Corporation, Chandler, Arizona,  \nMay - \uf02dDecember 2007 \n \n\u2022\tAwarded highest rating for internship performance \n\u2022\tDeveloped new skin cooling technique for Mobile Internet Devices  \n\u2022\tModeled underfill encapsulation of flip chips  \n \nGraduate Research Assistant, Florida Institute of Technology, August 2003-May 2005 \n \n\u2022\tPerformed time resolved optical imaging in tissue phantoms and animal tissues \n\u2022\tInvestigated the debonding in space shuttle tiles using short pulse lasers Specialties:TECHNICAL SKILLS \nOptics and Instrumentation \n\u2022\tStreak camera  \n\u2022\tShort pulse and continuous wave lasers \n\u2022\tInfrared camera  \n\u2022\tFT-IR spectrometer \nSoftware: AutoCAD, MatLab, ProEngineer, ICEPACK, and Fluent Experience Adjunct Researcher Arizona State University June 2013  \u2013 Present (2 years 3 months) Test R&D Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Chandler, AZ \u2022\tResponsible for thermal modeling of bare die and server packages under test conditions for effective product speed binning \n\u2022\tLed cross-organizational teams to address future thermal-mechanical challenges for test of silicon packages and designing fungible solutions resulting in 50% reduction in tooling costs. \n\u2022\tWorked with external suppliers in Asia and USA and virtual factories to drive down factory related escalations and excursions related to test operations IHS Process Engineer Intel Corporation January 2010  \u2013  August 2012  (2 years 8 months) \u2022\tDeveloped metrology for accurate measurement of thermal resistance of electronic packages. Reduced capital expenses by 200% with additional savings in overhead costs. \n\u2022\tLed cross functional teams to deliver advanced packaging solutions for Intel\u2019s next generation server/desktop products.  \n\u2022\tDrove stable process and metrologies with valid control and spec limits in place for monitoring process health Graduate Research Assistant Georgia Institute of Technology August 2005  \u2013  December 2009  (4 years 5 months) Graduate Intern Intel May 2007  \u2013  November 2007  (7 months) \u2022\tAwarded highest rating for internship performance \n\u2022\tDeveloped new skin cooling technique for Mobile Internet Devices  \n\u2022\tModeled underfill encapsulation of flip chips Graduate Research Associate Florida Institute of Technology August 2003  \u2013  May 2005  (1 year 10 months) \u2022\tPerformed time resolved optical imaging in tissue phantoms and animal tissues \n\u2022\tInvestigated the debonding in space shuttle tiles using short pulse lasers Adjunct Researcher Arizona State University June 2013  \u2013 Present (2 years 3 months) Adjunct Researcher Arizona State University June 2013  \u2013 Present (2 years 3 months) Test R&D Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Chandler, AZ \u2022\tResponsible for thermal modeling of bare die and server packages under test conditions for effective product speed binning \n\u2022\tLed cross-organizational teams to address future thermal-mechanical challenges for test of silicon packages and designing fungible solutions resulting in 50% reduction in tooling costs. \n\u2022\tWorked with external suppliers in Asia and USA and virtual factories to drive down factory related escalations and excursions related to test operations Test R&D Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Chandler, AZ \u2022\tResponsible for thermal modeling of bare die and server packages under test conditions for effective product speed binning \n\u2022\tLed cross-organizational teams to address future thermal-mechanical challenges for test of silicon packages and designing fungible solutions resulting in 50% reduction in tooling costs. \n\u2022\tWorked with external suppliers in Asia and USA and virtual factories to drive down factory related escalations and excursions related to test operations IHS Process Engineer Intel Corporation January 2010  \u2013  August 2012  (2 years 8 months) \u2022\tDeveloped metrology for accurate measurement of thermal resistance of electronic packages. Reduced capital expenses by 200% with additional savings in overhead costs. \n\u2022\tLed cross functional teams to deliver advanced packaging solutions for Intel\u2019s next generation server/desktop products.  \n\u2022\tDrove stable process and metrologies with valid control and spec limits in place for monitoring process health IHS Process Engineer Intel Corporation January 2010  \u2013  August 2012  (2 years 8 months) \u2022\tDeveloped metrology for accurate measurement of thermal resistance of electronic packages. Reduced capital expenses by 200% with additional savings in overhead costs. \n\u2022\tLed cross functional teams to deliver advanced packaging solutions for Intel\u2019s next generation server/desktop products.  \n\u2022\tDrove stable process and metrologies with valid control and spec limits in place for monitoring process health Graduate Research Assistant Georgia Institute of Technology August 2005  \u2013  December 2009  (4 years 5 months) Graduate Research Assistant Georgia Institute of Technology August 2005  \u2013  December 2009  (4 years 5 months) Graduate Intern Intel May 2007  \u2013  November 2007  (7 months) \u2022\tAwarded highest rating for internship performance \n\u2022\tDeveloped new skin cooling technique for Mobile Internet Devices  \n\u2022\tModeled underfill encapsulation of flip chips Graduate Intern Intel May 2007  \u2013  November 2007  (7 months) \u2022\tAwarded highest rating for internship performance \n\u2022\tDeveloped new skin cooling technique for Mobile Internet Devices  \n\u2022\tModeled underfill encapsulation of flip chips Graduate Research Associate Florida Institute of Technology August 2003  \u2013  May 2005  (1 year 10 months) \u2022\tPerformed time resolved optical imaging in tissue phantoms and animal tissues \n\u2022\tInvestigated the debonding in space shuttle tiles using short pulse lasers Graduate Research Associate Florida Institute of Technology August 2003  \u2013  May 2005  (1 year 10 months) \u2022\tPerformed time resolved optical imaging in tissue phantoms and animal tissues \n\u2022\tInvestigated the debonding in space shuttle tiles using short pulse lasers Skills AutoCAD Matlab Pro Engineer Heat Transfer Software R&D Optics Metrology Thermal Design of Experiments Solidworks Mechanical Engineering CFD Laser Thermodynamics Semiconductors Fluid Mechanics Nanotechnology Numerical Analysis Simulations PTC Creo See 6+ \u00a0 \u00a0 See less Skills  AutoCAD Matlab Pro Engineer Heat Transfer Software R&D Optics Metrology Thermal Design of Experiments Solidworks Mechanical Engineering CFD Laser Thermodynamics Semiconductors Fluid Mechanics Nanotechnology Numerical Analysis Simulations PTC Creo See 6+ \u00a0 \u00a0 See less AutoCAD Matlab Pro Engineer Heat Transfer Software R&D Optics Metrology Thermal Design of Experiments Solidworks Mechanical Engineering CFD Laser Thermodynamics Semiconductors Fluid Mechanics Nanotechnology Numerical Analysis Simulations PTC Creo See 6+ \u00a0 \u00a0 See less AutoCAD Matlab Pro Engineer Heat Transfer Software R&D Optics Metrology Thermal Design of Experiments Solidworks Mechanical Engineering CFD Laser Thermodynamics Semiconductors Fluid Mechanics Nanotechnology Numerical Analysis Simulations PTC Creo See 6+ \u00a0 \u00a0 See less Education Georgia Institute of Technology PhD,  Mechanical Engineering 2005  \u2013 2009 Florida Institute of Technology MS,  Mechanical Engineering 2003  \u2013 2005 Jadavpur University BME,  Mechanical Engineering 1999  \u2013 2003 Georgia Institute of Technology PhD,  Mechanical Engineering 2005  \u2013 2009 Georgia Institute of Technology PhD,  Mechanical Engineering 2005  \u2013 2009 Georgia Institute of Technology PhD,  Mechanical Engineering 2005  \u2013 2009 Florida Institute of Technology MS,  Mechanical Engineering 2003  \u2013 2005 Florida Institute of Technology MS,  Mechanical Engineering 2003  \u2013 2005 Florida Institute of Technology MS,  Mechanical Engineering 2003  \u2013 2005 Jadavpur University BME,  Mechanical Engineering 1999  \u2013 2003 Jadavpur University BME,  Mechanical Engineering 1999  \u2013 2003 Jadavpur University BME,  Mechanical Engineering 1999  \u2013 2003 Honors & Awards Additional Honors & Awards 1.\tSigma Xi Best PhD Thesis, 2009, Georgia Institute of Technology. \n2.\tHartnett-Irvine Award, 2011, awarded by International Center of Heat and Mass Transfer for best paper in the field of heat and mass transfer presented in conference organized or co-sponsored by ICHMT in 2010. \n3.\tInnovation Award for the poster presented at the 2009 ASME International Society-Wide Micro/Nano Technology Forum. \n4.\t2nd Place, Hewlett Packard Best Paper award for paper presented in ASME International Mechanical Engineering Congress and Exposition (IMECE\u20192007). \n5.\tSilver medal for securing highest rank among 105 students in Mechanical Engineering Department in Jadavpur University. Additional Honors & Awards 1.\tSigma Xi Best PhD Thesis, 2009, Georgia Institute of Technology. \n2.\tHartnett-Irvine Award, 2011, awarded by International Center of Heat and Mass Transfer for best paper in the field of heat and mass transfer presented in conference organized or co-sponsored by ICHMT in 2010. \n3.\tInnovation Award for the poster presented at the 2009 ASME International Society-Wide Micro/Nano Technology Forum. \n4.\t2nd Place, Hewlett Packard Best Paper award for paper presented in ASME International Mechanical Engineering Congress and Exposition (IMECE\u20192007). \n5.\tSilver medal for securing highest rank among 105 students in Mechanical Engineering Department in Jadavpur University. Additional Honors & Awards 1.\tSigma Xi Best PhD Thesis, 2009, Georgia Institute of Technology. \n2.\tHartnett-Irvine Award, 2011, awarded by International Center of Heat and Mass Transfer for best paper in the field of heat and mass transfer presented in conference organized or co-sponsored by ICHMT in 2010. \n3.\tInnovation Award for the poster presented at the 2009 ASME International Society-Wide Micro/Nano Technology Forum. \n4.\t2nd Place, Hewlett Packard Best Paper award for paper presented in ASME International Mechanical Engineering Congress and Exposition (IMECE\u20192007). \n5.\tSilver medal for securing highest rank among 105 students in Mechanical Engineering Department in Jadavpur University. Additional Honors & Awards 1.\tSigma Xi Best PhD Thesis, 2009, Georgia Institute of Technology. \n2.\tHartnett-Irvine Award, 2011, awarded by International Center of Heat and Mass Transfer for best paper in the field of heat and mass transfer presented in conference organized or co-sponsored by ICHMT in 2010. \n3.\tInnovation Award for the poster presented at the 2009 ASME International Society-Wide Micro/Nano Technology Forum. \n4.\t2nd Place, Hewlett Packard Best Paper award for paper presented in ASME International Mechanical Engineering Congress and Exposition (IMECE\u20192007). \n5.\tSilver medal for securing highest rank among 105 students in Mechanical Engineering Department in Jadavpur University. ", "Summary Specialties \nMOS device physics. HF Noise characterization, RF characterization, RF calibration, Device parameter extraction, DC measurements. TCAD simulations (DC, RF and Noise) using ISE-TCAD and Sentaurus device simulators. Working knowledge of lab equipments such as Spectrum Analyzer, Noise Figure Analyzers, Network Analyzers and Semiconductor Parameter Analyzer. Cadence, LabView, MATLAB. Summary Specialties \nMOS device physics. HF Noise characterization, RF characterization, RF calibration, Device parameter extraction, DC measurements. TCAD simulations (DC, RF and Noise) using ISE-TCAD and Sentaurus device simulators. Working knowledge of lab equipments such as Spectrum Analyzer, Noise Figure Analyzers, Network Analyzers and Semiconductor Parameter Analyzer. Cadence, LabView, MATLAB. Specialties \nMOS device physics. HF Noise characterization, RF characterization, RF calibration, Device parameter extraction, DC measurements. TCAD simulations (DC, RF and Noise) using ISE-TCAD and Sentaurus device simulators. Working knowledge of lab equipments such as Spectrum Analyzer, Noise Figure Analyzers, Network Analyzers and Semiconductor Parameter Analyzer. Cadence, LabView, MATLAB. Specialties \nMOS device physics. HF Noise characterization, RF characterization, RF calibration, Device parameter extraction, DC measurements. TCAD simulations (DC, RF and Noise) using ISE-TCAD and Sentaurus device simulators. Working knowledge of lab equipments such as Spectrum Analyzer, Noise Figure Analyzers, Network Analyzers and Semiconductor Parameter Analyzer. Cadence, LabView, MATLAB. Experience Parametric Test R&D Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) hillsboro, oregon Senior Engineer TD Test Development GLOBALFOUNDRIES February 2013  \u2013  October 2013  (9 months) malta, ny Parametric Characterization Engineer Texas Instruments March 2011  \u2013  February 2013  (2 years) - Develop inline/end-of-line Parametric test code on Keithley s600 and Agilent 4080 series testers to support development testchips and products in 45nm and 28nm technologies. \n- Measured and analyzed all FEOL and BEOL parameters for both 45nm and 28nm technologies. \n- Validate data integrity and perform data analysis and yield co-relations using Data analysis tool like Spotfire, Excel, and Dataware across foundries. \n- Fan out test programs to various foundries, monitor proper foundry implementation and correlate the data between foundry and TI test site. \n- Project lead for RF characterization of transistors, varactors using Keithley RF measurement system, RF data browser in 45nm technology. Measured and extracted key RF parameters FT, Fmax, C11 and correlated across foundries. Also trained technicians on RF test flow (calibration and de-embedding). \n- Project lead for test development of Metal fuse and Anti-fuse structures in 28nm technology. \nWorked with process integration team and developed test procedures and various DOEs on Agilent tester to get an optimum outcome. \n- Generated, executed and reported special test programs for Process Integration team in 45nm and 28nm technologies. Intern--Device Engineering National Semiconductor July 2010  \u2013  February 2011  (8 months) Assisting in all types of advanced analog DC device characterization in Process development group and creating a complete package for characterizing the critical parameters for the advanced analog technologies. \n- Wafer level DC characterization of power MOSFETs and BJT\u2019s using Agilent B1500 \nSemiconductor device Analyzer and Cascade probe station. \n- Wafer level parametric tests using Agilent 4070 series and Electroglas prober. \n- Automation of experimental setups using Desktop EasyExpert. \n- Package level Reliability measurements on resistors using Qualitau Mira. Research Assistant at EECE Dept University of Louisiana at Lafayette January 2008  \u2013  August 2010  (2 years 8 months) - Involved Wafer level DC characterization of Bulk and SOI devices using Signatone Probe Station & HP 4145B Semiconductor Parameter Analyzer. \n- RF characterization of Bulk and SOI devices using Agilent N5230A two port PNA Network Analyzer. Noise measurements on Bulk and SOI devices using Agilent E4440A Spectrum Analyzer. \n- Numerical Simulations for the devices \nusing ISE-TCAD Simulator. Automation of the measurement setups using LabVIEW. Parametric Test R&D Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) hillsboro, oregon Parametric Test R&D Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) hillsboro, oregon Senior Engineer TD Test Development GLOBALFOUNDRIES February 2013  \u2013  October 2013  (9 months) malta, ny Senior Engineer TD Test Development GLOBALFOUNDRIES February 2013  \u2013  October 2013  (9 months) malta, ny Parametric Characterization Engineer Texas Instruments March 2011  \u2013  February 2013  (2 years) - Develop inline/end-of-line Parametric test code on Keithley s600 and Agilent 4080 series testers to support development testchips and products in 45nm and 28nm technologies. \n- Measured and analyzed all FEOL and BEOL parameters for both 45nm and 28nm technologies. \n- Validate data integrity and perform data analysis and yield co-relations using Data analysis tool like Spotfire, Excel, and Dataware across foundries. \n- Fan out test programs to various foundries, monitor proper foundry implementation and correlate the data between foundry and TI test site. \n- Project lead for RF characterization of transistors, varactors using Keithley RF measurement system, RF data browser in 45nm technology. Measured and extracted key RF parameters FT, Fmax, C11 and correlated across foundries. Also trained technicians on RF test flow (calibration and de-embedding). \n- Project lead for test development of Metal fuse and Anti-fuse structures in 28nm technology. \nWorked with process integration team and developed test procedures and various DOEs on Agilent tester to get an optimum outcome. \n- Generated, executed and reported special test programs for Process Integration team in 45nm and 28nm technologies. Parametric Characterization Engineer Texas Instruments March 2011  \u2013  February 2013  (2 years) - Develop inline/end-of-line Parametric test code on Keithley s600 and Agilent 4080 series testers to support development testchips and products in 45nm and 28nm technologies. \n- Measured and analyzed all FEOL and BEOL parameters for both 45nm and 28nm technologies. \n- Validate data integrity and perform data analysis and yield co-relations using Data analysis tool like Spotfire, Excel, and Dataware across foundries. \n- Fan out test programs to various foundries, monitor proper foundry implementation and correlate the data between foundry and TI test site. \n- Project lead for RF characterization of transistors, varactors using Keithley RF measurement system, RF data browser in 45nm technology. Measured and extracted key RF parameters FT, Fmax, C11 and correlated across foundries. Also trained technicians on RF test flow (calibration and de-embedding). \n- Project lead for test development of Metal fuse and Anti-fuse structures in 28nm technology. \nWorked with process integration team and developed test procedures and various DOEs on Agilent tester to get an optimum outcome. \n- Generated, executed and reported special test programs for Process Integration team in 45nm and 28nm technologies. Intern--Device Engineering National Semiconductor July 2010  \u2013  February 2011  (8 months) Assisting in all types of advanced analog DC device characterization in Process development group and creating a complete package for characterizing the critical parameters for the advanced analog technologies. \n- Wafer level DC characterization of power MOSFETs and BJT\u2019s using Agilent B1500 \nSemiconductor device Analyzer and Cascade probe station. \n- Wafer level parametric tests using Agilent 4070 series and Electroglas prober. \n- Automation of experimental setups using Desktop EasyExpert. \n- Package level Reliability measurements on resistors using Qualitau Mira. Intern--Device Engineering National Semiconductor July 2010  \u2013  February 2011  (8 months) Assisting in all types of advanced analog DC device characterization in Process development group and creating a complete package for characterizing the critical parameters for the advanced analog technologies. \n- Wafer level DC characterization of power MOSFETs and BJT\u2019s using Agilent B1500 \nSemiconductor device Analyzer and Cascade probe station. \n- Wafer level parametric tests using Agilent 4070 series and Electroglas prober. \n- Automation of experimental setups using Desktop EasyExpert. \n- Package level Reliability measurements on resistors using Qualitau Mira. Research Assistant at EECE Dept University of Louisiana at Lafayette January 2008  \u2013  August 2010  (2 years 8 months) - Involved Wafer level DC characterization of Bulk and SOI devices using Signatone Probe Station & HP 4145B Semiconductor Parameter Analyzer. \n- RF characterization of Bulk and SOI devices using Agilent N5230A two port PNA Network Analyzer. Noise measurements on Bulk and SOI devices using Agilent E4440A Spectrum Analyzer. \n- Numerical Simulations for the devices \nusing ISE-TCAD Simulator. Automation of the measurement setups using LabVIEW. Research Assistant at EECE Dept University of Louisiana at Lafayette January 2008  \u2013  August 2010  (2 years 8 months) - Involved Wafer level DC characterization of Bulk and SOI devices using Signatone Probe Station & HP 4145B Semiconductor Parameter Analyzer. \n- RF characterization of Bulk and SOI devices using Agilent N5230A two port PNA Network Analyzer. Noise measurements on Bulk and SOI devices using Agilent E4440A Spectrum Analyzer. \n- Numerical Simulations for the devices \nusing ISE-TCAD Simulator. Automation of the measurement setups using LabVIEW. Skills Labview Device Physics Characterization Semiconductors RF Spectrum Analyzer Silicon Engineering CMOS Skills  Labview Device Physics Characterization Semiconductors RF Spectrum Analyzer Silicon Engineering CMOS Labview Device Physics Characterization Semiconductors RF Spectrum Analyzer Silicon Engineering CMOS Labview Device Physics Characterization Semiconductors RF Spectrum Analyzer Silicon Engineering CMOS Education University of Louisiana at Lafayette Masters,  Telecommunication 2006  \u2013 2010 Thesis: RF Signal and noise characterization of Partially depleted nano-scale SOI MOSFETs. \nOther Projects: A physical understanding of the noise performance of Silicon MOSFETs in the nanometer regime (GRC task). \nExtraction of Substrate resistance for Bulk MOSFETs using ISE-TCAD device simulator. \nMeasuring and Automation of low frequency noise measurements on a resistor using LabVIEW. Jawaharlal Nehru Technological University Bachelor of Technology,  EECE 2002  \u2013 2006 University of Louisiana at Lafayette Masters,  Telecommunication 2006  \u2013 2010 Thesis: RF Signal and noise characterization of Partially depleted nano-scale SOI MOSFETs. \nOther Projects: A physical understanding of the noise performance of Silicon MOSFETs in the nanometer regime (GRC task). \nExtraction of Substrate resistance for Bulk MOSFETs using ISE-TCAD device simulator. \nMeasuring and Automation of low frequency noise measurements on a resistor using LabVIEW. University of Louisiana at Lafayette Masters,  Telecommunication 2006  \u2013 2010 Thesis: RF Signal and noise characterization of Partially depleted nano-scale SOI MOSFETs. \nOther Projects: A physical understanding of the noise performance of Silicon MOSFETs in the nanometer regime (GRC task). \nExtraction of Substrate resistance for Bulk MOSFETs using ISE-TCAD device simulator. \nMeasuring and Automation of low frequency noise measurements on a resistor using LabVIEW. University of Louisiana at Lafayette Masters,  Telecommunication 2006  \u2013 2010 Thesis: RF Signal and noise characterization of Partially depleted nano-scale SOI MOSFETs. \nOther Projects: A physical understanding of the noise performance of Silicon MOSFETs in the nanometer regime (GRC task). \nExtraction of Substrate resistance for Bulk MOSFETs using ISE-TCAD device simulator. \nMeasuring and Automation of low frequency noise measurements on a resistor using LabVIEW. Jawaharlal Nehru Technological University Bachelor of Technology,  EECE 2002  \u2013 2006 Jawaharlal Nehru Technological University Bachelor of Technology,  EECE 2002  \u2013 2006 Jawaharlal Nehru Technological University Bachelor of Technology,  EECE 2002  \u2013 2006 ", "Summary \u2022\tDeveloped software and hardware using Catalyst, Agilent 84K, Agilent 4071 for RF/wireless, mix signal products. \n\u2022\tUsing Orcad to design and layout of hardware such as Loadboards, Test fixtures, Test sockets, and Probe cards. \n\u2022\tUtilization of RF and DC test data, in conjunction with SPC, for process Wafer Fab and assembly improvements. \n\u2022\tDeveloped rack and stack test equipment with GPIB/USB controlled and Programming of LABVIEW, MATLAB, VISUAL BASIC for RF, mix signal characterization. Transfer of test data to and from database (Microsoft Access) for analysis. Summary \u2022\tDeveloped software and hardware using Catalyst, Agilent 84K, Agilent 4071 for RF/wireless, mix signal products. \n\u2022\tUsing Orcad to design and layout of hardware such as Loadboards, Test fixtures, Test sockets, and Probe cards. \n\u2022\tUtilization of RF and DC test data, in conjunction with SPC, for process Wafer Fab and assembly improvements. \n\u2022\tDeveloped rack and stack test equipment with GPIB/USB controlled and Programming of LABVIEW, MATLAB, VISUAL BASIC for RF, mix signal characterization. Transfer of test data to and from database (Microsoft Access) for analysis. \u2022\tDeveloped software and hardware using Catalyst, Agilent 84K, Agilent 4071 for RF/wireless, mix signal products. \n\u2022\tUsing Orcad to design and layout of hardware such as Loadboards, Test fixtures, Test sockets, and Probe cards. \n\u2022\tUtilization of RF and DC test data, in conjunction with SPC, for process Wafer Fab and assembly improvements. \n\u2022\tDeveloped rack and stack test equipment with GPIB/USB controlled and Programming of LABVIEW, MATLAB, VISUAL BASIC for RF, mix signal characterization. Transfer of test data to and from database (Microsoft Access) for analysis. \u2022\tDeveloped software and hardware using Catalyst, Agilent 84K, Agilent 4071 for RF/wireless, mix signal products. \n\u2022\tUsing Orcad to design and layout of hardware such as Loadboards, Test fixtures, Test sockets, and Probe cards. \n\u2022\tUtilization of RF and DC test data, in conjunction with SPC, for process Wafer Fab and assembly improvements. \n\u2022\tDeveloped rack and stack test equipment with GPIB/USB controlled and Programming of LABVIEW, MATLAB, VISUAL BASIC for RF, mix signal characterization. Transfer of test data to and from database (Microsoft Access) for analysis. Experience Sr. Test R&D Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Santa Clara Senior Staff RF characterization Engineer TELEGENT SYSTEM August 2008  \u2013  July 2011  (3 years) Designed software and hardware to characterize RF performance of Mobile TV Soc tuner. Generates test plans (e.g., equipment setup, programming, data analysis and distribution) based on review of device test specs and requirements. Support RF IC design and applications engineers to coordinate test plans and measurement relating to the debug, characterisation & release of new RF ICs. Developed characterization test software in Labview. Analyzes and process the data sets, generating reports, conclusions to RF IC design team. Senior ATE Test/Product Engineer TZERO December 2005  \u2013  August 2008  (2 years 9 months) Developed ATE test solutions to test UWB RF Tranceiver. Develop Characterization and Reliability test program on Teradyne Catalyst to characterize new device. Create test plan and document to support high volume manufacturing. Work with contract manufacturing to reduced costs and develop cost-effective solution for production need. Develop bench verification and validation of UWB RF Tranceiver in LabView. Senior ATE Product/Test Engineer MICROLINEAR February 2004  \u2013  December 2005  (1 year 11 months) Design and developed ATE test system in support high volume PHS RF Tranceiver and on wafer measurement. Create test plan and document to support high volume manufacturing in Taiwan, Malaysia. Manage subcontractor production facilities in support of the day to day production activities. Drive corrective action of yield issues and initiate process improvements in support of this effort. Senior ATE Test Development Engineer FILTRONIC SOLID STATE April 2001  \u2013  August 2003  (2 years 5 months) Design and develop ATE test system in support high volume RFICs, CDMA Power amplifier and on wafer measurement. Create test plan and document to support high volume manufacturing in Taiwan. \nWrote C test equipment control programs for Agilent 4071 Parametric tester, Agilent 84000, Maury ATS system to test RFIC , Power amplifier products. Troubleshoot and develop hardware and software for broadband RFIC, MMIC. \nOn Wafer RF Characterization of GaAs Fets, PHEMT, HBT using Network Analyzer, Maury ATS system for device extraction and modeling. Use AutoCAD to design and layout test fixtures, load boards. Development Charaterization Test Engineer CEL June 1997  \u2013  April 2001  (3 years 11 months) Design of production Test bench and writing an autotest program for Cable TV products. Created programs in Visual Basic for Small Signal testing of Amplifiers using a Network Analyzer. Writing test procedures and work instructions base on ISO9000 format. \nSupport application engineer to generate Product Application Notes and Published  \non RF design and Microwave Journal magazines. Manage team members to meet career  \nobjectives, all duties as assigned by immediate supervisor. \nRF Characterization of GaAs Fets, and Silicon Bipolar using Network Analyzer, LP1, NP5 system for device extraction and modeling. Design and Layout RF test fixture. Product Test Engineer SAMSUNG MICROWAVE SEMI August 1990  \u2013  June 1997  (6 years 11 months) Developed of Autoprobe, \"Wafer Mapping\" and data gather techniques, for DC and  \non Wafer testing of new devices. \nRF Characterization of GaAs Fets, using Network Analyzer, LP1, NP5 system for  \ndevice extraction and modeling. \nDeveloped Visual Basic programs, C programs to do Automatic RF Test on Aetrium's and Daymarc handlers. Design and Layout RF test fixture to use on Aetrium's and Daymarc handlers. Sr. Test R&D Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Santa Clara Sr. Test R&D Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Santa Clara Senior Staff RF characterization Engineer TELEGENT SYSTEM August 2008  \u2013  July 2011  (3 years) Designed software and hardware to characterize RF performance of Mobile TV Soc tuner. Generates test plans (e.g., equipment setup, programming, data analysis and distribution) based on review of device test specs and requirements. Support RF IC design and applications engineers to coordinate test plans and measurement relating to the debug, characterisation & release of new RF ICs. Developed characterization test software in Labview. Analyzes and process the data sets, generating reports, conclusions to RF IC design team. Senior Staff RF characterization Engineer TELEGENT SYSTEM August 2008  \u2013  July 2011  (3 years) Designed software and hardware to characterize RF performance of Mobile TV Soc tuner. Generates test plans (e.g., equipment setup, programming, data analysis and distribution) based on review of device test specs and requirements. Support RF IC design and applications engineers to coordinate test plans and measurement relating to the debug, characterisation & release of new RF ICs. Developed characterization test software in Labview. Analyzes and process the data sets, generating reports, conclusions to RF IC design team. Senior ATE Test/Product Engineer TZERO December 2005  \u2013  August 2008  (2 years 9 months) Developed ATE test solutions to test UWB RF Tranceiver. Develop Characterization and Reliability test program on Teradyne Catalyst to characterize new device. Create test plan and document to support high volume manufacturing. Work with contract manufacturing to reduced costs and develop cost-effective solution for production need. Develop bench verification and validation of UWB RF Tranceiver in LabView. Senior ATE Test/Product Engineer TZERO December 2005  \u2013  August 2008  (2 years 9 months) Developed ATE test solutions to test UWB RF Tranceiver. Develop Characterization and Reliability test program on Teradyne Catalyst to characterize new device. Create test plan and document to support high volume manufacturing. Work with contract manufacturing to reduced costs and develop cost-effective solution for production need. Develop bench verification and validation of UWB RF Tranceiver in LabView. Senior ATE Product/Test Engineer MICROLINEAR February 2004  \u2013  December 2005  (1 year 11 months) Design and developed ATE test system in support high volume PHS RF Tranceiver and on wafer measurement. Create test plan and document to support high volume manufacturing in Taiwan, Malaysia. Manage subcontractor production facilities in support of the day to day production activities. Drive corrective action of yield issues and initiate process improvements in support of this effort. Senior ATE Product/Test Engineer MICROLINEAR February 2004  \u2013  December 2005  (1 year 11 months) Design and developed ATE test system in support high volume PHS RF Tranceiver and on wafer measurement. Create test plan and document to support high volume manufacturing in Taiwan, Malaysia. Manage subcontractor production facilities in support of the day to day production activities. Drive corrective action of yield issues and initiate process improvements in support of this effort. Senior ATE Test Development Engineer FILTRONIC SOLID STATE April 2001  \u2013  August 2003  (2 years 5 months) Design and develop ATE test system in support high volume RFICs, CDMA Power amplifier and on wafer measurement. Create test plan and document to support high volume manufacturing in Taiwan. \nWrote C test equipment control programs for Agilent 4071 Parametric tester, Agilent 84000, Maury ATS system to test RFIC , Power amplifier products. Troubleshoot and develop hardware and software for broadband RFIC, MMIC. \nOn Wafer RF Characterization of GaAs Fets, PHEMT, HBT using Network Analyzer, Maury ATS system for device extraction and modeling. Use AutoCAD to design and layout test fixtures, load boards. Senior ATE Test Development Engineer FILTRONIC SOLID STATE April 2001  \u2013  August 2003  (2 years 5 months) Design and develop ATE test system in support high volume RFICs, CDMA Power amplifier and on wafer measurement. Create test plan and document to support high volume manufacturing in Taiwan. \nWrote C test equipment control programs for Agilent 4071 Parametric tester, Agilent 84000, Maury ATS system to test RFIC , Power amplifier products. Troubleshoot and develop hardware and software for broadband RFIC, MMIC. \nOn Wafer RF Characterization of GaAs Fets, PHEMT, HBT using Network Analyzer, Maury ATS system for device extraction and modeling. Use AutoCAD to design and layout test fixtures, load boards. Development Charaterization Test Engineer CEL June 1997  \u2013  April 2001  (3 years 11 months) Design of production Test bench and writing an autotest program for Cable TV products. Created programs in Visual Basic for Small Signal testing of Amplifiers using a Network Analyzer. Writing test procedures and work instructions base on ISO9000 format. \nSupport application engineer to generate Product Application Notes and Published  \non RF design and Microwave Journal magazines. Manage team members to meet career  \nobjectives, all duties as assigned by immediate supervisor. \nRF Characterization of GaAs Fets, and Silicon Bipolar using Network Analyzer, LP1, NP5 system for device extraction and modeling. Design and Layout RF test fixture. Development Charaterization Test Engineer CEL June 1997  \u2013  April 2001  (3 years 11 months) Design of production Test bench and writing an autotest program for Cable TV products. Created programs in Visual Basic for Small Signal testing of Amplifiers using a Network Analyzer. Writing test procedures and work instructions base on ISO9000 format. \nSupport application engineer to generate Product Application Notes and Published  \non RF design and Microwave Journal magazines. Manage team members to meet career  \nobjectives, all duties as assigned by immediate supervisor. \nRF Characterization of GaAs Fets, and Silicon Bipolar using Network Analyzer, LP1, NP5 system for device extraction and modeling. Design and Layout RF test fixture. Product Test Engineer SAMSUNG MICROWAVE SEMI August 1990  \u2013  June 1997  (6 years 11 months) Developed of Autoprobe, \"Wafer Mapping\" and data gather techniques, for DC and  \non Wafer testing of new devices. \nRF Characterization of GaAs Fets, using Network Analyzer, LP1, NP5 system for  \ndevice extraction and modeling. \nDeveloped Visual Basic programs, C programs to do Automatic RF Test on Aetrium's and Daymarc handlers. Design and Layout RF test fixture to use on Aetrium's and Daymarc handlers. Product Test Engineer SAMSUNG MICROWAVE SEMI August 1990  \u2013  June 1997  (6 years 11 months) Developed of Autoprobe, \"Wafer Mapping\" and data gather techniques, for DC and  \non Wafer testing of new devices. \nRF Characterization of GaAs Fets, using Network Analyzer, LP1, NP5 system for  \ndevice extraction and modeling. \nDeveloped Visual Basic programs, C programs to do Automatic RF Test on Aetrium's and Daymarc handlers. Design and Layout RF test fixture to use on Aetrium's and Daymarc handlers. Skills RF Testing Mixed Signal IC Debugging PCB design Labview Test Equipment Silicon Integrated Circuit... Characterization R SoC Skills  RF Testing Mixed Signal IC Debugging PCB design Labview Test Equipment Silicon Integrated Circuit... Characterization R SoC RF Testing Mixed Signal IC Debugging PCB design Labview Test Equipment Silicon Integrated Circuit... Characterization R SoC RF Testing Mixed Signal IC Debugging PCB design Labview Test Equipment Silicon Integrated Circuit... Characterization R SoC Education Cogswell Polytechnical Bachelor,  Electrical Engineer 1996  \u2013 1998 Georgia Institute of Technology RF circuit design 1994 Cogswell Polytechnical Bachelor,  Electrical Engineer 1996  \u2013 1998 Cogswell Polytechnical Bachelor,  Electrical Engineer 1996  \u2013 1998 Cogswell Polytechnical Bachelor,  Electrical Engineer 1996  \u2013 1998 Georgia Institute of Technology RF circuit design 1994 Georgia Institute of Technology RF circuit design 1994 Georgia Institute of Technology RF circuit design 1994 ", "Experience Test R&D Engineer Intel Corporation December 2014  \u2013 Present (9 months) Portland, Oregon Area Developing High Density Modular Tester (HDMT) in STTD. Senior Process Engineer Intel Corporation February 2009  \u2013  November 2014  (5 years 10 months) Scanner owner in Lithography Test R&D Engineer Intel Corporation December 2014  \u2013 Present (9 months) Portland, Oregon Area Developing High Density Modular Tester (HDMT) in STTD. Test R&D Engineer Intel Corporation December 2014  \u2013 Present (9 months) Portland, Oregon Area Developing High Density Modular Tester (HDMT) in STTD. Senior Process Engineer Intel Corporation February 2009  \u2013  November 2014  (5 years 10 months) Scanner owner in Lithography Senior Process Engineer Intel Corporation February 2009  \u2013  November 2014  (5 years 10 months) Scanner owner in Lithography Skills Semiconductors Intel Manufacturing Engineering Etching SPC Fabrication Process Development Research Silicon DOE Engineers Analysis Experimentation Lithography Electronics Production Semiconductor... Process Control Design of Experiments Metal Fabrication MEMS See 7+ \u00a0 \u00a0 See less Skills  Semiconductors Intel Manufacturing Engineering Etching SPC Fabrication Process Development Research Silicon DOE Engineers Analysis Experimentation Lithography Electronics Production Semiconductor... Process Control Design of Experiments Metal Fabrication MEMS See 7+ \u00a0 \u00a0 See less Semiconductors Intel Manufacturing Engineering Etching SPC Fabrication Process Development Research Silicon DOE Engineers Analysis Experimentation Lithography Electronics Production Semiconductor... Process Control Design of Experiments Metal Fabrication MEMS See 7+ \u00a0 \u00a0 See less Semiconductors Intel Manufacturing Engineering Etching SPC Fabrication Process Development Research Silicon DOE Engineers Analysis Experimentation Lithography Electronics Production Semiconductor... Process Control Design of Experiments Metal Fabrication MEMS See 7+ \u00a0 \u00a0 See less Education Massachusetts Institute of Technology Ph.D,  Mechanical Engineering 2003  \u2013 2009 Seoul National University BS,  Mechanical Engineering 1995  \u2013 1999 Massachusetts Institute of Technology Ph.D,  Mechanical Engineering 2003  \u2013 2009 Massachusetts Institute of Technology Ph.D,  Mechanical Engineering 2003  \u2013 2009 Massachusetts Institute of Technology Ph.D,  Mechanical Engineering 2003  \u2013 2009 Seoul National University BS,  Mechanical Engineering 1995  \u2013 1999 Seoul National University BS,  Mechanical Engineering 1995  \u2013 1999 Seoul National University BS,  Mechanical Engineering 1995  \u2013 1999 "]}