# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../7seg test.srcs/sources_1/new/led7.vhd" \
"../../../../7seg test.srcs/sim_1/new/sseg_tb.vhd" \

# Do not sort compile order
nosort
