// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module duplicateMat (
        p_src_data_V_dout,
        p_src_data_V_empty_n,
        p_src_data_V_read,
        p_dst1_data_V_din,
        p_dst1_data_V_full_n,
        p_dst1_data_V_write,
        p_dst2_data_V_din,
        p_dst2_data_V_full_n,
        p_dst2_data_V_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [23:0] p_src_data_V_dout;
input   p_src_data_V_empty_n;
output   p_src_data_V_read;
output  [23:0] p_dst1_data_V_din;
input   p_dst1_data_V_full_n;
output   p_dst1_data_V_write;
output  [23:0] p_dst2_data_V_din;
input   p_dst2_data_V_full_n;
output   p_dst2_data_V_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    duplicateMat_Block_1_U0_ap_start;
wire    duplicateMat_Block_1_U0_ap_done;
wire    duplicateMat_Block_1_U0_ap_continue;
wire    duplicateMat_Block_1_U0_ap_idle;
wire    duplicateMat_Block_1_U0_ap_ready;
wire   [9:0] duplicateMat_Block_1_U0_p_src_cols_load10_out_out_din;
wire    duplicateMat_Block_1_U0_p_src_cols_load10_out_out_write;
wire    duplicateMat_Loop_Re_1_U0_ap_start;
wire    duplicateMat_Loop_Re_1_U0_ap_done;
wire    duplicateMat_Loop_Re_1_U0_ap_continue;
wire    duplicateMat_Loop_Re_1_U0_ap_idle;
wire    duplicateMat_Loop_Re_1_U0_ap_ready;
wire    duplicateMat_Loop_Re_1_U0_start_out;
wire    duplicateMat_Loop_Re_1_U0_start_write;
wire    duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_read;
wire    duplicateMat_Loop_Re_1_U0_p_src_data_V_read;
wire   [23:0] duplicateMat_Loop_Re_1_U0_src_V_V_din;
wire    duplicateMat_Loop_Re_1_U0_src_V_V_write;
wire   [9:0] duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_out_din;
wire    duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_out_write;
wire    xFDuplicate_U0_ap_start;
wire    xFDuplicate_U0_ap_done;
wire    xFDuplicate_U0_ap_continue;
wire    xFDuplicate_U0_ap_idle;
wire    xFDuplicate_U0_ap_ready;
wire    xFDuplicate_U0_start_out;
wire    xFDuplicate_U0_start_write;
wire    xFDuplicate_U0_p_src_mat_V_V_read;
wire   [23:0] xFDuplicate_U0_p_dst1_mat_V_V_din;
wire    xFDuplicate_U0_p_dst1_mat_V_V_write;
wire   [23:0] xFDuplicate_U0_p_dst2_mat_V_V_din;
wire    xFDuplicate_U0_p_dst2_mat_V_V_write;
wire    xFDuplicate_U0_p_src_cols_load10_loc_read;
wire    duplicateMat_Loop_2_1_U0_ap_start;
wire    duplicateMat_Loop_2_1_U0_ap_done;
wire    duplicateMat_Loop_2_1_U0_ap_continue;
wire    duplicateMat_Loop_2_1_U0_ap_idle;
wire    duplicateMat_Loop_2_1_U0_ap_ready;
wire    duplicateMat_Loop_2_1_U0_dst_V_V_read;
wire   [23:0] duplicateMat_Loop_2_1_U0_p_dst1_data_V_din;
wire    duplicateMat_Loop_2_1_U0_p_dst1_data_V_write;
wire    duplicateMat_Loop_2_1_U0_dst1_V_V_read;
wire   [23:0] duplicateMat_Loop_2_1_U0_p_dst2_data_V_din;
wire    duplicateMat_Loop_2_1_U0_p_dst2_data_V_write;
wire    ap_sync_continue;
wire    p_src_cols_load10_loc_2_full_n;
wire   [9:0] p_src_cols_load10_loc_2_dout;
wire    p_src_cols_load10_loc_2_empty_n;
wire    src_V_V_full_n;
wire   [23:0] src_V_V_dout;
wire    src_V_V_empty_n;
wire    p_src_cols_load10_loc_full_n;
wire   [9:0] p_src_cols_load10_loc_dout;
wire    p_src_cols_load10_loc_empty_n;
wire    dst_V_V_full_n;
wire   [23:0] dst_V_V_dout;
wire    dst_V_V_empty_n;
wire    dst1_V_V_full_n;
wire   [23:0] dst1_V_V_dout;
wire    dst1_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_duplicateMat_Block_1_U0_ap_ready;
wire    ap_sync_duplicateMat_Block_1_U0_ap_ready;
reg   [1:0] duplicateMat_Block_1_U0_ap_ready_count;
reg    ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready;
wire    ap_sync_duplicateMat_Loop_Re_1_U0_ap_ready;
reg   [1:0] duplicateMat_Loop_Re_1_U0_ap_ready_count;
wire    duplicateMat_Block_1_U0_start_full_n;
wire    duplicateMat_Block_1_U0_start_write;
wire   [0:0] start_for_xFDuplicate_U0_din;
wire    start_for_xFDuplicate_U0_full_n;
wire   [0:0] start_for_xFDuplicate_U0_dout;
wire    start_for_xFDuplicate_U0_empty_n;
wire   [0:0] start_for_duplicateMat_Loop_2_1_U0_din;
wire    start_for_duplicateMat_Loop_2_1_U0_full_n;
wire   [0:0] start_for_duplicateMat_Loop_2_1_U0_dout;
wire    start_for_duplicateMat_Loop_2_1_U0_empty_n;
wire    duplicateMat_Loop_2_1_U0_start_full_n;
wire    duplicateMat_Loop_2_1_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_duplicateMat_Block_1_U0_ap_ready = 1'b0;
#0 duplicateMat_Block_1_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready = 1'b0;
#0 duplicateMat_Loop_Re_1_U0_ap_ready_count = 2'd0;
end

duplicateMat_Block_1 duplicateMat_Block_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(duplicateMat_Block_1_U0_ap_start),
    .ap_done(duplicateMat_Block_1_U0_ap_done),
    .ap_continue(duplicateMat_Block_1_U0_ap_continue),
    .ap_idle(duplicateMat_Block_1_U0_ap_idle),
    .ap_ready(duplicateMat_Block_1_U0_ap_ready),
    .p_src_cols_load10_out_out_din(duplicateMat_Block_1_U0_p_src_cols_load10_out_out_din),
    .p_src_cols_load10_out_out_full_n(p_src_cols_load10_loc_2_full_n),
    .p_src_cols_load10_out_out_write(duplicateMat_Block_1_U0_p_src_cols_load10_out_out_write)
);

duplicateMat_Loop_Re_1 duplicateMat_Loop_Re_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(duplicateMat_Loop_Re_1_U0_ap_start),
    .start_full_n(start_for_xFDuplicate_U0_full_n),
    .ap_done(duplicateMat_Loop_Re_1_U0_ap_done),
    .ap_continue(duplicateMat_Loop_Re_1_U0_ap_continue),
    .ap_idle(duplicateMat_Loop_Re_1_U0_ap_idle),
    .ap_ready(duplicateMat_Loop_Re_1_U0_ap_ready),
    .start_out(duplicateMat_Loop_Re_1_U0_start_out),
    .start_write(duplicateMat_Loop_Re_1_U0_start_write),
    .p_src_cols_load10_loc_dout(p_src_cols_load10_loc_2_dout),
    .p_src_cols_load10_loc_empty_n(p_src_cols_load10_loc_2_empty_n),
    .p_src_cols_load10_loc_read(duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_read),
    .p_src_data_V_dout(p_src_data_V_dout),
    .p_src_data_V_empty_n(p_src_data_V_empty_n),
    .p_src_data_V_read(duplicateMat_Loop_Re_1_U0_p_src_data_V_read),
    .src_V_V_din(duplicateMat_Loop_Re_1_U0_src_V_V_din),
    .src_V_V_full_n(src_V_V_full_n),
    .src_V_V_write(duplicateMat_Loop_Re_1_U0_src_V_V_write),
    .p_src_cols_load10_loc_out_din(duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_out_din),
    .p_src_cols_load10_loc_out_full_n(p_src_cols_load10_loc_full_n),
    .p_src_cols_load10_loc_out_write(duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_out_write)
);

xFDuplicate xFDuplicate_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(xFDuplicate_U0_ap_start),
    .start_full_n(start_for_duplicateMat_Loop_2_1_U0_full_n),
    .ap_done(xFDuplicate_U0_ap_done),
    .ap_continue(xFDuplicate_U0_ap_continue),
    .ap_idle(xFDuplicate_U0_ap_idle),
    .ap_ready(xFDuplicate_U0_ap_ready),
    .start_out(xFDuplicate_U0_start_out),
    .start_write(xFDuplicate_U0_start_write),
    .p_src_mat_V_V_dout(src_V_V_dout),
    .p_src_mat_V_V_empty_n(src_V_V_empty_n),
    .p_src_mat_V_V_read(xFDuplicate_U0_p_src_mat_V_V_read),
    .p_dst1_mat_V_V_din(xFDuplicate_U0_p_dst1_mat_V_V_din),
    .p_dst1_mat_V_V_full_n(dst_V_V_full_n),
    .p_dst1_mat_V_V_write(xFDuplicate_U0_p_dst1_mat_V_V_write),
    .p_dst2_mat_V_V_din(xFDuplicate_U0_p_dst2_mat_V_V_din),
    .p_dst2_mat_V_V_full_n(dst1_V_V_full_n),
    .p_dst2_mat_V_V_write(xFDuplicate_U0_p_dst2_mat_V_V_write),
    .p_src_cols_load10_loc_dout(p_src_cols_load10_loc_dout),
    .p_src_cols_load10_loc_empty_n(p_src_cols_load10_loc_empty_n),
    .p_src_cols_load10_loc_read(xFDuplicate_U0_p_src_cols_load10_loc_read)
);

duplicateMat_Loop_2_1 duplicateMat_Loop_2_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(duplicateMat_Loop_2_1_U0_ap_start),
    .ap_done(duplicateMat_Loop_2_1_U0_ap_done),
    .ap_continue(duplicateMat_Loop_2_1_U0_ap_continue),
    .ap_idle(duplicateMat_Loop_2_1_U0_ap_idle),
    .ap_ready(duplicateMat_Loop_2_1_U0_ap_ready),
    .dst_V_V_dout(dst_V_V_dout),
    .dst_V_V_empty_n(dst_V_V_empty_n),
    .dst_V_V_read(duplicateMat_Loop_2_1_U0_dst_V_V_read),
    .p_dst1_data_V_din(duplicateMat_Loop_2_1_U0_p_dst1_data_V_din),
    .p_dst1_data_V_full_n(p_dst1_data_V_full_n),
    .p_dst1_data_V_write(duplicateMat_Loop_2_1_U0_p_dst1_data_V_write),
    .dst1_V_V_dout(dst1_V_V_dout),
    .dst1_V_V_empty_n(dst1_V_V_empty_n),
    .dst1_V_V_read(duplicateMat_Loop_2_1_U0_dst1_V_V_read),
    .p_dst2_data_V_din(duplicateMat_Loop_2_1_U0_p_dst2_data_V_din),
    .p_dst2_data_V_full_n(p_dst2_data_V_full_n),
    .p_dst2_data_V_write(duplicateMat_Loop_2_1_U0_p_dst2_data_V_write)
);

fifo_w10_d2_A_x p_src_cols_load10_loc_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(duplicateMat_Block_1_U0_p_src_cols_load10_out_out_din),
    .if_full_n(p_src_cols_load10_loc_2_full_n),
    .if_write(duplicateMat_Block_1_U0_p_src_cols_load10_out_out_write),
    .if_dout(p_src_cols_load10_loc_2_dout),
    .if_empty_n(p_src_cols_load10_loc_2_empty_n),
    .if_read(duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_read)
);

fifo_w24_d2_A_x0 src_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(duplicateMat_Loop_Re_1_U0_src_V_V_din),
    .if_full_n(src_V_V_full_n),
    .if_write(duplicateMat_Loop_Re_1_U0_src_V_V_write),
    .if_dout(src_V_V_dout),
    .if_empty_n(src_V_V_empty_n),
    .if_read(xFDuplicate_U0_p_src_mat_V_V_read)
);

fifo_w10_d2_A_x p_src_cols_load10_loc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_out_din),
    .if_full_n(p_src_cols_load10_loc_full_n),
    .if_write(duplicateMat_Loop_Re_1_U0_p_src_cols_load10_loc_out_write),
    .if_dout(p_src_cols_load10_loc_dout),
    .if_empty_n(p_src_cols_load10_loc_empty_n),
    .if_read(xFDuplicate_U0_p_src_cols_load10_loc_read)
);

fifo_w24_d2_A_x0 dst_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xFDuplicate_U0_p_dst1_mat_V_V_din),
    .if_full_n(dst_V_V_full_n),
    .if_write(xFDuplicate_U0_p_dst1_mat_V_V_write),
    .if_dout(dst_V_V_dout),
    .if_empty_n(dst_V_V_empty_n),
    .if_read(duplicateMat_Loop_2_1_U0_dst_V_V_read)
);

fifo_w24_d2_A_x0 dst1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xFDuplicate_U0_p_dst2_mat_V_V_din),
    .if_full_n(dst1_V_V_full_n),
    .if_write(xFDuplicate_U0_p_dst2_mat_V_V_write),
    .if_dout(dst1_V_V_dout),
    .if_empty_n(dst1_V_V_empty_n),
    .if_read(duplicateMat_Loop_2_1_U0_dst1_V_V_read)
);

start_for_xFDuplincg start_for_xFDuplincg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_xFDuplicate_U0_din),
    .if_full_n(start_for_xFDuplicate_U0_full_n),
    .if_write(duplicateMat_Loop_Re_1_U0_start_write),
    .if_dout(start_for_xFDuplicate_U0_dout),
    .if_empty_n(start_for_xFDuplicate_U0_empty_n),
    .if_read(xFDuplicate_U0_ap_ready)
);

start_for_duplicaocq start_for_duplicaocq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_duplicateMat_Loop_2_1_U0_din),
    .if_full_n(start_for_duplicateMat_Loop_2_1_U0_full_n),
    .if_write(xFDuplicate_U0_start_write),
    .if_dout(start_for_duplicateMat_Loop_2_1_U0_dout),
    .if_empty_n(start_for_duplicateMat_Loop_2_1_U0_empty_n),
    .if_read(duplicateMat_Loop_2_1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_duplicateMat_Block_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_duplicateMat_Block_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_duplicateMat_Block_1_U0_ap_ready <= ap_sync_duplicateMat_Block_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready <= ap_sync_duplicateMat_Loop_Re_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((duplicateMat_Block_1_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        duplicateMat_Block_1_U0_ap_ready_count <= (duplicateMat_Block_1_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (duplicateMat_Block_1_U0_ap_ready == 1'b1))) begin
        duplicateMat_Block_1_U0_ap_ready_count <= (duplicateMat_Block_1_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((duplicateMat_Loop_Re_1_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        duplicateMat_Loop_Re_1_U0_ap_ready_count <= (duplicateMat_Loop_Re_1_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (duplicateMat_Loop_Re_1_U0_ap_ready == 1'b1))) begin
        duplicateMat_Loop_Re_1_U0_ap_ready_count <= (duplicateMat_Loop_Re_1_U0_ap_ready_count + 2'd1);
    end
end

assign ap_done = duplicateMat_Loop_2_1_U0_ap_done;

assign ap_idle = (xFDuplicate_U0_ap_idle & duplicateMat_Loop_Re_1_U0_ap_idle & duplicateMat_Loop_2_1_U0_ap_idle & duplicateMat_Block_1_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = duplicateMat_Loop_2_1_U0_ap_done;

assign ap_sync_duplicateMat_Block_1_U0_ap_ready = (duplicateMat_Block_1_U0_ap_ready | ap_sync_reg_duplicateMat_Block_1_U0_ap_ready);

assign ap_sync_duplicateMat_Loop_Re_1_U0_ap_ready = (duplicateMat_Loop_Re_1_U0_ap_ready | ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready);

assign ap_sync_ready = (ap_sync_duplicateMat_Loop_Re_1_U0_ap_ready & ap_sync_duplicateMat_Block_1_U0_ap_ready);

assign duplicateMat_Block_1_U0_ap_continue = 1'b1;

assign duplicateMat_Block_1_U0_ap_start = ((ap_sync_reg_duplicateMat_Block_1_U0_ap_ready ^ 1'b1) & ap_start);

assign duplicateMat_Block_1_U0_start_full_n = 1'b1;

assign duplicateMat_Block_1_U0_start_write = 1'b0;

assign duplicateMat_Loop_2_1_U0_ap_continue = ap_continue;

assign duplicateMat_Loop_2_1_U0_ap_start = start_for_duplicateMat_Loop_2_1_U0_empty_n;

assign duplicateMat_Loop_2_1_U0_start_full_n = 1'b1;

assign duplicateMat_Loop_2_1_U0_start_write = 1'b0;

assign duplicateMat_Loop_Re_1_U0_ap_continue = 1'b1;

assign duplicateMat_Loop_Re_1_U0_ap_start = ((ap_sync_reg_duplicateMat_Loop_Re_1_U0_ap_ready ^ 1'b1) & ap_start);

assign p_dst1_data_V_din = duplicateMat_Loop_2_1_U0_p_dst1_data_V_din;

assign p_dst1_data_V_write = duplicateMat_Loop_2_1_U0_p_dst1_data_V_write;

assign p_dst2_data_V_din = duplicateMat_Loop_2_1_U0_p_dst2_data_V_din;

assign p_dst2_data_V_write = duplicateMat_Loop_2_1_U0_p_dst2_data_V_write;

assign p_src_data_V_read = duplicateMat_Loop_Re_1_U0_p_src_data_V_read;

assign start_for_duplicateMat_Loop_2_1_U0_din = 1'b1;

assign start_for_xFDuplicate_U0_din = 1'b1;

assign xFDuplicate_U0_ap_continue = 1'b1;

assign xFDuplicate_U0_ap_start = start_for_xFDuplicate_U0_empty_n;

endmodule //duplicateMat
