// Seed: 4154789158
module module_0 (
    input tri id_0,
    output uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    input wand id_7,
    input tri id_8,
    output supply0 module_0
);
  assign id_6 = 1;
  wire id_11;
  assign id_9 = id_0;
  assign id_9 = -1 > id_0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    output supply0 id_7,
    input supply0 id_8,
    output supply0 id_9,
    output wor id_10
);
  wire id_12 = id_5;
  always @(1'd0) begin : LABEL_0
    id_0 <= -1'd0 ? 1'b0 : id_4;
  end
  module_0 modCall_1 (
      id_5,
      id_10,
      id_8,
      id_5,
      id_2,
      id_5,
      id_9,
      id_3,
      id_5,
      id_7
  );
endmodule
