
mantarray-firmware-channel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052b4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08005374  08005374  00015374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800540c  0800540c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800540c  0800540c  0001540c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005414  08005414  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005414  08005414  00015414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005418  08005418  00015418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800541c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  20000070  0800548c  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003a4  0800548c  000203a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000196a0  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036e0  00000000  00000000  00039738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  0003ce18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001110  00000000  00000000  0003e0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017831  00000000  00000000  0003f1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018cec  00000000  00000000  00056a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000859fc  00000000  00000000  0006f6ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f50e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004388  00000000  00000000  000f513c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800535c 	.word	0x0800535c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800535c 	.word	0x0800535c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004a2:	003b      	movs	r3, r7
 80004a4:	0018      	movs	r0, r3
 80004a6:	2308      	movs	r3, #8
 80004a8:	001a      	movs	r2, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	f004 fecc 	bl	8005248 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80004b0:	4b30      	ldr	r3, [pc, #192]	; (8000574 <MX_ADC_Init+0xd8>)
 80004b2:	4a31      	ldr	r2, [pc, #196]	; (8000578 <MX_ADC_Init+0xdc>)
 80004b4:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80004b6:	4b2f      	ldr	r3, [pc, #188]	; (8000574 <MX_ADC_Init+0xd8>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80004bc:	4b2d      	ldr	r3, [pc, #180]	; (8000574 <MX_ADC_Init+0xd8>)
 80004be:	2280      	movs	r2, #128	; 0x80
 80004c0:	05d2      	lsls	r2, r2, #23
 80004c2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80004c4:	4b2b      	ldr	r3, [pc, #172]	; (8000574 <MX_ADC_Init+0xd8>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004ca:	4b2a      	ldr	r3, [pc, #168]	; (8000574 <MX_ADC_Init+0xd8>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80004d0:	4b28      	ldr	r3, [pc, #160]	; (8000574 <MX_ADC_Init+0xd8>)
 80004d2:	2201      	movs	r2, #1
 80004d4:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004d6:	4b27      	ldr	r3, [pc, #156]	; (8000574 <MX_ADC_Init+0xd8>)
 80004d8:	2200      	movs	r2, #0
 80004da:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80004dc:	4b25      	ldr	r3, [pc, #148]	; (8000574 <MX_ADC_Init+0xd8>)
 80004de:	2220      	movs	r2, #32
 80004e0:	2100      	movs	r1, #0
 80004e2:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80004e4:	4b23      	ldr	r3, [pc, #140]	; (8000574 <MX_ADC_Init+0xd8>)
 80004e6:	2221      	movs	r2, #33	; 0x21
 80004e8:	2100      	movs	r1, #0
 80004ea:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004ec:	4b21      	ldr	r3, [pc, #132]	; (8000574 <MX_ADC_Init+0xd8>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004f2:	4b20      	ldr	r3, [pc, #128]	; (8000574 <MX_ADC_Init+0xd8>)
 80004f4:	22c2      	movs	r2, #194	; 0xc2
 80004f6:	32ff      	adds	r2, #255	; 0xff
 80004f8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80004fa:	4b1e      	ldr	r3, [pc, #120]	; (8000574 <MX_ADC_Init+0xd8>)
 80004fc:	222c      	movs	r2, #44	; 0x2c
 80004fe:	2100      	movs	r1, #0
 8000500:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000502:	4b1c      	ldr	r3, [pc, #112]	; (8000574 <MX_ADC_Init+0xd8>)
 8000504:	2204      	movs	r2, #4
 8000506:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000508:	4b1a      	ldr	r3, [pc, #104]	; (8000574 <MX_ADC_Init+0xd8>)
 800050a:	2200      	movs	r2, #0
 800050c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800050e:	4b19      	ldr	r3, [pc, #100]	; (8000574 <MX_ADC_Init+0xd8>)
 8000510:	2200      	movs	r2, #0
 8000512:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000514:	4b17      	ldr	r3, [pc, #92]	; (8000574 <MX_ADC_Init+0xd8>)
 8000516:	2200      	movs	r2, #0
 8000518:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800051a:	4b16      	ldr	r3, [pc, #88]	; (8000574 <MX_ADC_Init+0xd8>)
 800051c:	2200      	movs	r2, #0
 800051e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000520:	4b14      	ldr	r3, [pc, #80]	; (8000574 <MX_ADC_Init+0xd8>)
 8000522:	0018      	movs	r0, r3
 8000524:	f000 fe30 	bl	8001188 <HAL_ADC_Init>
 8000528:	1e03      	subs	r3, r0, #0
 800052a:	d001      	beq.n	8000530 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 800052c:	f000 fabc 	bl	8000aa8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000530:	003b      	movs	r3, r7
 8000532:	4a12      	ldr	r2, [pc, #72]	; (800057c <MX_ADC_Init+0xe0>)
 8000534:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000536:	003b      	movs	r3, r7
 8000538:	2280      	movs	r2, #128	; 0x80
 800053a:	0152      	lsls	r2, r2, #5
 800053c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800053e:	003a      	movs	r2, r7
 8000540:	4b0c      	ldr	r3, [pc, #48]	; (8000574 <MX_ADC_Init+0xd8>)
 8000542:	0011      	movs	r1, r2
 8000544:	0018      	movs	r0, r3
 8000546:	f000 ff93 	bl	8001470 <HAL_ADC_ConfigChannel>
 800054a:	1e03      	subs	r3, r0, #0
 800054c:	d001      	beq.n	8000552 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800054e:	f000 faab 	bl	8000aa8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000552:	003b      	movs	r3, r7
 8000554:	4a0a      	ldr	r2, [pc, #40]	; (8000580 <MX_ADC_Init+0xe4>)
 8000556:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000558:	003a      	movs	r2, r7
 800055a:	4b06      	ldr	r3, [pc, #24]	; (8000574 <MX_ADC_Init+0xd8>)
 800055c:	0011      	movs	r1, r2
 800055e:	0018      	movs	r0, r3
 8000560:	f000 ff86 	bl	8001470 <HAL_ADC_ConfigChannel>
 8000564:	1e03      	subs	r3, r0, #0
 8000566:	d001      	beq.n	800056c <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8000568:	f000 fa9e 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800056c:	46c0      	nop			; (mov r8, r8)
 800056e:	46bd      	mov	sp, r7
 8000570:	b002      	add	sp, #8
 8000572:	bd80      	pop	{r7, pc}
 8000574:	20000098 	.word	0x20000098
 8000578:	40012400 	.word	0x40012400
 800057c:	48040000 	.word	0x48040000
 8000580:	44020000 	.word	0x44020000

08000584 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a06      	ldr	r2, [pc, #24]	; (80005ac <HAL_ADC_MspInit+0x28>)
 8000592:	4293      	cmp	r3, r2
 8000594:	d106      	bne.n	80005a4 <HAL_ADC_MspInit+0x20>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000596:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <HAL_ADC_MspInit+0x2c>)
 8000598:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800059a:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <HAL_ADC_MspInit+0x2c>)
 800059c:	2180      	movs	r1, #128	; 0x80
 800059e:	0089      	lsls	r1, r1, #2
 80005a0:	430a      	orrs	r2, r1
 80005a2:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	b002      	add	sp, #8
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	40012400 	.word	0x40012400
 80005b0:	40021000 	.word	0x40021000

080005b4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b089      	sub	sp, #36	; 0x24
 80005b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ba:	240c      	movs	r4, #12
 80005bc:	193b      	adds	r3, r7, r4
 80005be:	0018      	movs	r0, r3
 80005c0:	2314      	movs	r3, #20
 80005c2:	001a      	movs	r2, r3
 80005c4:	2100      	movs	r1, #0
 80005c6:	f004 fe3f 	bl	8005248 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b40      	ldr	r3, [pc, #256]	; (80006cc <MX_GPIO_Init+0x118>)
 80005cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005ce:	4b3f      	ldr	r3, [pc, #252]	; (80006cc <MX_GPIO_Init+0x118>)
 80005d0:	2101      	movs	r1, #1
 80005d2:	430a      	orrs	r2, r1
 80005d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80005d6:	4b3d      	ldr	r3, [pc, #244]	; (80006cc <MX_GPIO_Init+0x118>)
 80005d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005da:	2201      	movs	r2, #1
 80005dc:	4013      	ands	r3, r2
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	4b3a      	ldr	r3, [pc, #232]	; (80006cc <MX_GPIO_Init+0x118>)
 80005e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005e6:	4b39      	ldr	r3, [pc, #228]	; (80006cc <MX_GPIO_Init+0x118>)
 80005e8:	2102      	movs	r1, #2
 80005ea:	430a      	orrs	r2, r1
 80005ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80005ee:	4b37      	ldr	r3, [pc, #220]	; (80006cc <MX_GPIO_Init+0x118>)
 80005f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005f2:	2202      	movs	r2, #2
 80005f4:	4013      	ands	r3, r2
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005fa:	4b34      	ldr	r3, [pc, #208]	; (80006cc <MX_GPIO_Init+0x118>)
 80005fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005fe:	4b33      	ldr	r3, [pc, #204]	; (80006cc <MX_GPIO_Init+0x118>)
 8000600:	2104      	movs	r1, #4
 8000602:	430a      	orrs	r2, r1
 8000604:	62da      	str	r2, [r3, #44]	; 0x2c
 8000606:	4b31      	ldr	r3, [pc, #196]	; (80006cc <MX_GPIO_Init+0x118>)
 8000608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800060a:	2204      	movs	r2, #4
 800060c:	4013      	ands	r3, r2
 800060e:	603b      	str	r3, [r7, #0]
 8000610:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin, GPIO_PIN_RESET);
 8000612:	23c0      	movs	r3, #192	; 0xc0
 8000614:	021b      	lsls	r3, r3, #8
 8000616:	482e      	ldr	r0, [pc, #184]	; (80006d0 <MX_GPIO_Init+0x11c>)
 8000618:	2200      	movs	r2, #0
 800061a:	0019      	movs	r1, r3
 800061c:	f001 fa4c 	bl	8001ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_C_CS_Pin|SPI_A_CS_Pin|SPI_B_CS_Pin, GPIO_PIN_RESET);
 8000620:	23e0      	movs	r3, #224	; 0xe0
 8000622:	0059      	lsls	r1, r3, #1
 8000624:	23a0      	movs	r3, #160	; 0xa0
 8000626:	05db      	lsls	r3, r3, #23
 8000628:	2200      	movs	r2, #0
 800062a:	0018      	movs	r0, r3
 800062c:	f001 fa44 	bl	8001ab8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = BUS_C0_Pin|BUS_C2_Pin|BUS_C1_Pin|programmer_TX_line_Pin
 8000630:	193b      	adds	r3, r7, r4
 8000632:	4a28      	ldr	r2, [pc, #160]	; (80006d4 <MX_GPIO_Init+0x120>)
 8000634:	601a      	str	r2, [r3, #0]
                          |programmer_RX_line_Pin|BUS_CLK_Pin|mag_int_c_Pin|mag_int_b_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000636:	193b      	adds	r3, r7, r4
 8000638:	2200      	movs	r2, #0
 800063a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063c:	193b      	adds	r3, r7, r4
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000642:	193a      	adds	r2, r7, r4
 8000644:	23a0      	movs	r3, #160	; 0xa0
 8000646:	05db      	lsls	r3, r3, #23
 8000648:	0011      	movs	r1, r2
 800064a:	0018      	movs	r0, r3
 800064c:	f001 f8be 	bl	80017cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = BUS4_Pin|BUS7_Pin|BUS3_Pin|BUS6_Pin
 8000650:	193b      	adds	r3, r7, r4
 8000652:	4a21      	ldr	r2, [pc, #132]	; (80006d8 <MX_GPIO_Init+0x124>)
 8000654:	601a      	str	r2, [r3, #0]
                          |mag_int_a_Pin|BUS1_Pin|BUS5_Pin|BUS0_Pin
                          |BUS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000656:	193b      	adds	r3, r7, r4
 8000658:	2200      	movs	r2, #0
 800065a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065c:	193b      	adds	r3, r7, r4
 800065e:	2200      	movs	r2, #0
 8000660:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000662:	193b      	adds	r3, r7, r4
 8000664:	4a1d      	ldr	r2, [pc, #116]	; (80006dc <MX_GPIO_Init+0x128>)
 8000666:	0019      	movs	r1, r3
 8000668:	0010      	movs	r0, r2
 800066a:	f001 f8af 	bl	80017cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = CHN_OUT_RST_Pin|CHN_OUT_BT0_Pin;
 800066e:	0021      	movs	r1, r4
 8000670:	187b      	adds	r3, r7, r1
 8000672:	22c0      	movs	r2, #192	; 0xc0
 8000674:	0212      	lsls	r2, r2, #8
 8000676:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	000c      	movs	r4, r1
 800067a:	193b      	adds	r3, r7, r4
 800067c:	2201      	movs	r2, #1
 800067e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000680:	193b      	adds	r3, r7, r4
 8000682:	2200      	movs	r2, #0
 8000684:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000686:	193b      	adds	r3, r7, r4
 8000688:	2200      	movs	r2, #0
 800068a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800068c:	193b      	adds	r3, r7, r4
 800068e:	4a10      	ldr	r2, [pc, #64]	; (80006d0 <MX_GPIO_Init+0x11c>)
 8000690:	0019      	movs	r1, r3
 8000692:	0010      	movs	r0, r2
 8000694:	f001 f89a 	bl	80017cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI_C_CS_Pin|SPI_A_CS_Pin|SPI_B_CS_Pin;
 8000698:	0021      	movs	r1, r4
 800069a:	187b      	adds	r3, r7, r1
 800069c:	22e0      	movs	r2, #224	; 0xe0
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2201      	movs	r2, #1
 80006a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	2200      	movs	r2, #0
 80006ac:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	187b      	adds	r3, r7, r1
 80006b0:	2200      	movs	r2, #0
 80006b2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b4:	187a      	adds	r2, r7, r1
 80006b6:	23a0      	movs	r3, #160	; 0xa0
 80006b8:	05db      	lsls	r3, r3, #23
 80006ba:	0011      	movs	r1, r2
 80006bc:	0018      	movs	r0, r3
 80006be:	f001 f885 	bl	80017cc <HAL_GPIO_Init>

}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	46bd      	mov	sp, r7
 80006c6:	b009      	add	sp, #36	; 0x24
 80006c8:	bd90      	pop	{r4, r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	40021000 	.word	0x40021000
 80006d0:	50000800 	.word	0x50000800
 80006d4:	0000e619 	.word	0x0000e619
 80006d8:	000001ff 	.word	0x000001ff
 80006dc:	50000400 	.word	0x50000400

080006e0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80006e4:	4b1f      	ldr	r3, [pc, #124]	; (8000764 <MX_I2C2_Init+0x84>)
 80006e6:	4a20      	ldr	r2, [pc, #128]	; (8000768 <MX_I2C2_Init+0x88>)
 80006e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00100413;
 80006ea:	4b1e      	ldr	r3, [pc, #120]	; (8000764 <MX_I2C2_Init+0x84>)
 80006ec:	4a1f      	ldr	r2, [pc, #124]	; (800076c <MX_I2C2_Init+0x8c>)
 80006ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 254;
 80006f0:	4b1c      	ldr	r3, [pc, #112]	; (8000764 <MX_I2C2_Init+0x84>)
 80006f2:	22fe      	movs	r2, #254	; 0xfe
 80006f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006f6:	4b1b      	ldr	r3, [pc, #108]	; (8000764 <MX_I2C2_Init+0x84>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006fc:	4b19      	ldr	r3, [pc, #100]	; (8000764 <MX_I2C2_Init+0x84>)
 80006fe:	2200      	movs	r2, #0
 8000700:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000702:	4b18      	ldr	r3, [pc, #96]	; (8000764 <MX_I2C2_Init+0x84>)
 8000704:	2200      	movs	r2, #0
 8000706:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000708:	4b16      	ldr	r3, [pc, #88]	; (8000764 <MX_I2C2_Init+0x84>)
 800070a:	2200      	movs	r2, #0
 800070c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 800070e:	4b15      	ldr	r3, [pc, #84]	; (8000764 <MX_I2C2_Init+0x84>)
 8000710:	2280      	movs	r2, #128	; 0x80
 8000712:	0312      	lsls	r2, r2, #12
 8000714:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8000716:	4b13      	ldr	r3, [pc, #76]	; (8000764 <MX_I2C2_Init+0x84>)
 8000718:	2280      	movs	r2, #128	; 0x80
 800071a:	0292      	lsls	r2, r2, #10
 800071c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800071e:	4b11      	ldr	r3, [pc, #68]	; (8000764 <MX_I2C2_Init+0x84>)
 8000720:	0018      	movs	r0, r3
 8000722:	f001 f9e7 	bl	8001af4 <HAL_I2C_Init>
 8000726:	1e03      	subs	r3, r0, #0
 8000728:	d001      	beq.n	800072e <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 800072a:	f000 f9bd 	bl	8000aa8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800072e:	4b0d      	ldr	r3, [pc, #52]	; (8000764 <MX_I2C2_Init+0x84>)
 8000730:	2100      	movs	r1, #0
 8000732:	0018      	movs	r0, r3
 8000734:	f002 fc22 	bl	8002f7c <HAL_I2CEx_ConfigAnalogFilter>
 8000738:	1e03      	subs	r3, r0, #0
 800073a:	d001      	beq.n	8000740 <MX_I2C2_Init+0x60>
  {
    Error_Handler();
 800073c:	f000 f9b4 	bl	8000aa8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000740:	4b08      	ldr	r3, [pc, #32]	; (8000764 <MX_I2C2_Init+0x84>)
 8000742:	2100      	movs	r1, #0
 8000744:	0018      	movs	r0, r3
 8000746:	f002 fc65 	bl	8003014 <HAL_I2CEx_ConfigDigitalFilter>
 800074a:	1e03      	subs	r3, r0, #0
 800074c:	d001      	beq.n	8000752 <MX_I2C2_Init+0x72>
  {
    Error_Handler();
 800074e:	f000 f9ab 	bl	8000aa8 <Error_Handler>
  }
  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C2);
 8000752:	2380      	movs	r3, #128	; 0x80
 8000754:	019b      	lsls	r3, r3, #6
 8000756:	0018      	movs	r0, r3
 8000758:	f002 fca8 	bl	80030ac <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	200000f4 	.word	0x200000f4
 8000768:	40005800 	.word	0x40005800
 800076c:	00100413 	.word	0x00100413

08000770 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b089      	sub	sp, #36	; 0x24
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000778:	240c      	movs	r4, #12
 800077a:	193b      	adds	r3, r7, r4
 800077c:	0018      	movs	r0, r3
 800077e:	2314      	movs	r3, #20
 8000780:	001a      	movs	r2, r3
 8000782:	2100      	movs	r1, #0
 8000784:	f004 fd60 	bl	8005248 <memset>
  if(i2cHandle->Instance==I2C2)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a18      	ldr	r2, [pc, #96]	; (80007f0 <HAL_I2C_MspInit+0x80>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d129      	bne.n	80007e6 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000792:	4b18      	ldr	r3, [pc, #96]	; (80007f4 <HAL_I2C_MspInit+0x84>)
 8000794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000796:	4b17      	ldr	r3, [pc, #92]	; (80007f4 <HAL_I2C_MspInit+0x84>)
 8000798:	2102      	movs	r1, #2
 800079a:	430a      	orrs	r2, r1
 800079c:	62da      	str	r2, [r3, #44]	; 0x2c
 800079e:	4b15      	ldr	r3, [pc, #84]	; (80007f4 <HAL_I2C_MspInit+0x84>)
 80007a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007a2:	2202      	movs	r2, #2
 80007a4:	4013      	ands	r3, r2
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	68bb      	ldr	r3, [r7, #8]
    /**I2C2 GPIO Configuration
    PB11     ------> I2C2_SDA
    PB10     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	22c0      	movs	r2, #192	; 0xc0
 80007ae:	0112      	lsls	r2, r2, #4
 80007b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007b2:	0021      	movs	r1, r4
 80007b4:	187b      	adds	r3, r7, r1
 80007b6:	2212      	movs	r2, #18
 80007b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007ba:	187b      	adds	r3, r7, r1
 80007bc:	2201      	movs	r2, #1
 80007be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c0:	187b      	adds	r3, r7, r1
 80007c2:	2203      	movs	r2, #3
 80007c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80007c6:	187b      	adds	r3, r7, r1
 80007c8:	2206      	movs	r2, #6
 80007ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <HAL_I2C_MspInit+0x88>)
 80007d0:	0019      	movs	r1, r3
 80007d2:	0010      	movs	r0, r2
 80007d4:	f000 fffa 	bl	80017cc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <HAL_I2C_MspInit+0x84>)
 80007da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80007dc:	4b05      	ldr	r3, [pc, #20]	; (80007f4 <HAL_I2C_MspInit+0x84>)
 80007de:	2180      	movs	r1, #128	; 0x80
 80007e0:	03c9      	lsls	r1, r1, #15
 80007e2:	430a      	orrs	r2, r1
 80007e4:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b009      	add	sp, #36	; 0x24
 80007ec:	bd90      	pop	{r4, r7, pc}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	40005800 	.word	0x40005800
 80007f4:	40021000 	.word	0x40021000
 80007f8:	50000400 	.word	0x50000400

080007fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000802:	f000 fc2d 	bl	8001060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000806:	f000 f8d9 	bl	80009bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800080a:	f7ff fed3 	bl	80005b4 <MX_GPIO_Init>
  MX_I2C2_Init();
 800080e:	f7ff ff67 	bl	80006e0 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000812:	f000 f94f 	bl	8000ab4 <MX_SPI1_Init>
  MX_ADC_Init();
 8000816:	f7ff fe41 	bl	800049c <MX_ADC_Init>
  MX_USART2_UART_Init();
 800081a:	f000 fb7f 	bl	8000f1c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800081e:	f000 fa2d 	bl	8000c7c <MX_TIM6_Init>
  MX_TIM21_Init();
 8000822:	f000 fa67 	bl	8000cf4 <MX_TIM21_Init>
  MX_TIM22_Init();
 8000826:	f000 fac3 	bl	8000db0 <MX_TIM22_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800082a:	23a0      	movs	r3, #160	; 0xa0
 800082c:	05db      	lsls	r3, r3, #23
 800082e:	2201      	movs	r2, #1
 8000830:	2140      	movs	r1, #64	; 0x40
 8000832:	0018      	movs	r0, r3
 8000834:	f001 f940 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000838:	23a0      	movs	r3, #160	; 0xa0
 800083a:	05db      	lsls	r3, r3, #23
 800083c:	2201      	movs	r2, #1
 800083e:	2180      	movs	r1, #128	; 0x80
 8000840:	0018      	movs	r0, r3
 8000842:	f001 f939 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000846:	2380      	movs	r3, #128	; 0x80
 8000848:	0059      	lsls	r1, r3, #1
 800084a:	23a0      	movs	r3, #160	; 0xa0
 800084c:	05db      	lsls	r3, r3, #23
 800084e:	2201      	movs	r2, #1
 8000850:	0018      	movs	r0, r3
 8000852:	f001 f931 	bl	8001ab8 <HAL_GPIO_WritePin>


  for(int j=0;j<5;j++)
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
 800085a:	e044      	b.n	80008e6 <main+0xea>
  {
	  for(int i=0;i<6;i++)
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	e016      	b.n	8000890 <main+0x94>
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000862:	23a0      	movs	r3, #160	; 0xa0
 8000864:	05db      	lsls	r3, r3, #23
 8000866:	2200      	movs	r2, #0
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	0018      	movs	r0, r3
 800086c:	f001 f924 	bl	8001ab8 <HAL_GPIO_WritePin>
		  HAL_Delay(30);
 8000870:	201e      	movs	r0, #30
 8000872:	f000 fc65 	bl	8001140 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000876:	23a0      	movs	r3, #160	; 0xa0
 8000878:	05db      	lsls	r3, r3, #23
 800087a:	2201      	movs	r2, #1
 800087c:	2180      	movs	r1, #128	; 0x80
 800087e:	0018      	movs	r0, r3
 8000880:	f001 f91a 	bl	8001ab8 <HAL_GPIO_WritePin>
		  HAL_Delay(50);
 8000884:	2032      	movs	r0, #50	; 0x32
 8000886:	f000 fc5b 	bl	8001140 <HAL_Delay>
	  for(int i=0;i<6;i++)
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	3301      	adds	r3, #1
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	2b05      	cmp	r3, #5
 8000894:	dde5      	ble.n	8000862 <main+0x66>
	  }
	  HAL_Delay(100);
 8000896:	2064      	movs	r0, #100	; 0x64
 8000898:	f000 fc52 	bl	8001140 <HAL_Delay>

	  for(int i=0;i<6;i++)
 800089c:	2300      	movs	r3, #0
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	e018      	b.n	80008d4 <main+0xd8>
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80008a2:	2380      	movs	r3, #128	; 0x80
 80008a4:	0059      	lsls	r1, r3, #1
 80008a6:	23a0      	movs	r3, #160	; 0xa0
 80008a8:	05db      	lsls	r3, r3, #23
 80008aa:	2200      	movs	r2, #0
 80008ac:	0018      	movs	r0, r3
 80008ae:	f001 f903 	bl	8001ab8 <HAL_GPIO_WritePin>
		  HAL_Delay(30);
 80008b2:	201e      	movs	r0, #30
 80008b4:	f000 fc44 	bl	8001140 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80008b8:	2380      	movs	r3, #128	; 0x80
 80008ba:	0059      	lsls	r1, r3, #1
 80008bc:	23a0      	movs	r3, #160	; 0xa0
 80008be:	05db      	lsls	r3, r3, #23
 80008c0:	2201      	movs	r2, #1
 80008c2:	0018      	movs	r0, r3
 80008c4:	f001 f8f8 	bl	8001ab8 <HAL_GPIO_WritePin>
		  HAL_Delay(50);
 80008c8:	2032      	movs	r0, #50	; 0x32
 80008ca:	f000 fc39 	bl	8001140 <HAL_Delay>
	  for(int i=0;i<6;i++)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3301      	adds	r3, #1
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b05      	cmp	r3, #5
 80008d8:	dde3      	ble.n	80008a2 <main+0xa6>
	  }
	  HAL_Delay(100);
 80008da:	2064      	movs	r0, #100	; 0x64
 80008dc:	f000 fc30 	bl	8001140 <HAL_Delay>
  for(int j=0;j<5;j++)
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	3301      	adds	r3, #1
 80008e4:	60fb      	str	r3, [r7, #12]
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	2b04      	cmp	r3, #4
 80008ea:	ddb7      	ble.n	800085c <main+0x60>
  }
  HAL_Delay(1000);
 80008ec:	23fa      	movs	r3, #250	; 0xfa
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	0018      	movs	r0, r3
 80008f2:	f000 fc25 	bl	8001140 <HAL_Delay>

  for(int i=0;i<5;i++)
 80008f6:	2300      	movs	r3, #0
 80008f8:	603b      	str	r3, [r7, #0]
 80008fa:	e016      	b.n	800092a <main+0x12e>
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80008fc:	23a0      	movs	r3, #160	; 0xa0
 80008fe:	05db      	lsls	r3, r3, #23
 8000900:	2200      	movs	r2, #0
 8000902:	2140      	movs	r1, #64	; 0x40
 8000904:	0018      	movs	r0, r3
 8000906:	f001 f8d7 	bl	8001ab8 <HAL_GPIO_WritePin>
	  HAL_Delay(30);
 800090a:	201e      	movs	r0, #30
 800090c:	f000 fc18 	bl	8001140 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000910:	23a0      	movs	r3, #160	; 0xa0
 8000912:	05db      	lsls	r3, r3, #23
 8000914:	2201      	movs	r2, #1
 8000916:	2140      	movs	r1, #64	; 0x40
 8000918:	0018      	movs	r0, r3
 800091a:	f001 f8cd 	bl	8001ab8 <HAL_GPIO_WritePin>
	  HAL_Delay(50);
 800091e:	2032      	movs	r0, #50	; 0x32
 8000920:	f000 fc0e 	bl	8001140 <HAL_Delay>
  for(int i=0;i<5;i++)
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	3301      	adds	r3, #1
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	2b04      	cmp	r3, #4
 800092e:	dde5      	ble.n	80008fc <main+0x100>
  }
  HAL_Delay(1000);
 8000930:	23fa      	movs	r3, #250	; 0xfa
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	0018      	movs	r0, r3
 8000936:	f000 fc03 	bl	8001140 <HAL_Delay>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800093a:	23a0      	movs	r3, #160	; 0xa0
 800093c:	05db      	lsls	r3, r3, #23
 800093e:	2200      	movs	r2, #0
 8000940:	2140      	movs	r1, #64	; 0x40
 8000942:	0018      	movs	r0, r3
 8000944:	f001 f8b8 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000948:	23a0      	movs	r3, #160	; 0xa0
 800094a:	05db      	lsls	r3, r3, #23
 800094c:	2200      	movs	r2, #0
 800094e:	2180      	movs	r1, #128	; 0x80
 8000950:	0018      	movs	r0, r3
 8000952:	f001 f8b1 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000956:	2380      	movs	r3, #128	; 0x80
 8000958:	0059      	lsls	r1, r3, #1
 800095a:	23a0      	movs	r3, #160	; 0xa0
 800095c:	05db      	lsls	r3, r3, #23
 800095e:	2200      	movs	r2, #0
 8000960:	0018      	movs	r0, r3
 8000962:	f001 f8a9 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000966:	23fa      	movs	r3, #250	; 0xfa
 8000968:	005b      	lsls	r3, r3, #1
 800096a:	0018      	movs	r0, r3
 800096c:	f000 fbe8 	bl	8001140 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000970:	23a0      	movs	r3, #160	; 0xa0
 8000972:	05db      	lsls	r3, r3, #23
 8000974:	2201      	movs	r2, #1
 8000976:	2140      	movs	r1, #64	; 0x40
 8000978:	0018      	movs	r0, r3
 800097a:	f001 f89d 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800097e:	23a0      	movs	r3, #160	; 0xa0
 8000980:	05db      	lsls	r3, r3, #23
 8000982:	2201      	movs	r2, #1
 8000984:	2180      	movs	r1, #128	; 0x80
 8000986:	0018      	movs	r0, r3
 8000988:	f001 f896 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800098c:	2380      	movs	r3, #128	; 0x80
 800098e:	0059      	lsls	r1, r3, #1
 8000990:	23a0      	movs	r3, #160	; 0xa0
 8000992:	05db      	lsls	r3, r3, #23
 8000994:	2201      	movs	r2, #1
 8000996:	0018      	movs	r0, r3
 8000998:	f001 f88e 	bl	8001ab8 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 800099c:	23fa      	movs	r3, #250	; 0xfa
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	0018      	movs	r0, r3
 80009a2:	f000 fbcd 	bl	8001140 <HAL_Delay>

  module_system_init(&my_sys);
 80009a6:	4b04      	ldr	r3, [pc, #16]	; (80009b8 <main+0x1bc>)
 80009a8:	0018      	movs	r0, r3
 80009aa:	f004 fb69 	bl	8005080 <module_system_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  state_machine(&my_sys);
 80009ae:	4b02      	ldr	r3, [pc, #8]	; (80009b8 <main+0x1bc>)
 80009b0:	0018      	movs	r0, r3
 80009b2:	f004 fb83 	bl	80050bc <state_machine>
 80009b6:	e7fa      	b.n	80009ae <main+0x1b2>
 80009b8:	20000140 	.word	0x20000140

080009bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009bc:	b590      	push	{r4, r7, lr}
 80009be:	b09d      	sub	sp, #116	; 0x74
 80009c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009c2:	2438      	movs	r4, #56	; 0x38
 80009c4:	193b      	adds	r3, r7, r4
 80009c6:	0018      	movs	r0, r3
 80009c8:	2338      	movs	r3, #56	; 0x38
 80009ca:	001a      	movs	r2, r3
 80009cc:	2100      	movs	r1, #0
 80009ce:	f004 fc3b 	bl	8005248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009d2:	2324      	movs	r3, #36	; 0x24
 80009d4:	18fb      	adds	r3, r7, r3
 80009d6:	0018      	movs	r0, r3
 80009d8:	2314      	movs	r3, #20
 80009da:	001a      	movs	r2, r3
 80009dc:	2100      	movs	r1, #0
 80009de:	f004 fc33 	bl	8005248 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	0018      	movs	r0, r3
 80009e6:	2320      	movs	r3, #32
 80009e8:	001a      	movs	r2, r3
 80009ea:	2100      	movs	r1, #0
 80009ec:	f004 fc2c 	bl	8005248 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009f0:	4b2b      	ldr	r3, [pc, #172]	; (8000aa0 <SystemClock_Config+0xe4>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a2b      	ldr	r2, [pc, #172]	; (8000aa4 <SystemClock_Config+0xe8>)
 80009f6:	401a      	ands	r2, r3
 80009f8:	4b29      	ldr	r3, [pc, #164]	; (8000aa0 <SystemClock_Config+0xe4>)
 80009fa:	2180      	movs	r1, #128	; 0x80
 80009fc:	0109      	lsls	r1, r1, #4
 80009fe:	430a      	orrs	r2, r1
 8000a00:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000a02:	0021      	movs	r1, r4
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2222      	movs	r2, #34	; 0x22
 8000a08:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2210      	movs	r2, #16
 8000a14:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2201      	movs	r2, #1
 8000a1a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2202      	movs	r2, #2
 8000a20:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	2200      	movs	r2, #0
 8000a26:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	2280      	movs	r2, #128	; 0x80
 8000a2c:	02d2      	lsls	r2, r2, #11
 8000a2e:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000a30:	187b      	adds	r3, r7, r1
 8000a32:	2280      	movs	r2, #128	; 0x80
 8000a34:	03d2      	lsls	r2, r2, #15
 8000a36:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f002 fb4e 	bl	80030dc <HAL_RCC_OscConfig>
 8000a40:	1e03      	subs	r3, r0, #0
 8000a42:	d001      	beq.n	8000a48 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000a44:	f000 f830 	bl	8000aa8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a48:	2124      	movs	r1, #36	; 0x24
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	220f      	movs	r2, #15
 8000a4e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	2203      	movs	r2, #3
 8000a54:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f002 fef9 	bl	8003864 <HAL_RCC_ClockConfig>
 8000a72:	1e03      	subs	r3, r0, #0
 8000a74:	d001      	beq.n	8000a7a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000a76:	f000 f817 	bl	8000aa8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f003 f90f 	bl	8003cac <HAL_RCCEx_PeriphCLKConfig>
 8000a8e:	1e03      	subs	r3, r0, #0
 8000a90:	d001      	beq.n	8000a96 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000a92:	f000 f809 	bl	8000aa8 <Error_Handler>
  }
}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b01d      	add	sp, #116	; 0x74
 8000a9c:	bd90      	pop	{r4, r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	40007000 	.word	0x40007000
 8000aa4:	ffffe7ff 	.word	0xffffe7ff

08000aa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aac:	b672      	cpsid	i
}
 8000aae:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ab0:	e7fe      	b.n	8000ab0 <Error_Handler+0x8>
	...

08000ab4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ab8:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000aba:	4a19      	ldr	r2, [pc, #100]	; (8000b20 <MX_SPI1_Init+0x6c>)
 8000abc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000abe:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000ac0:	2282      	movs	r2, #130	; 0x82
 8000ac2:	0052      	lsls	r2, r2, #1
 8000ac4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000acc:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000ad2:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000ad4:	2202      	movs	r2, #2
 8000ad6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000ad8:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ade:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000ae0:	2280      	movs	r2, #128	; 0x80
 8000ae2:	0092      	lsls	r2, r2, #2
 8000ae4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000ae8:	2210      	movs	r2, #16
 8000aea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aec:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000af2:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000af8:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000b00:	2207      	movs	r2, #7
 8000b02:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b04:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <MX_SPI1_Init+0x68>)
 8000b06:	0018      	movs	r0, r3
 8000b08:	f003 fa16 	bl	8003f38 <HAL_SPI_Init>
 8000b0c:	1e03      	subs	r3, r0, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b10:	f7ff ffca 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b14:	46c0      	nop			; (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	200001f4 	.word	0x200001f4
 8000b20:	40013000 	.word	0x40013000

08000b24 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b089      	sub	sp, #36	; 0x24
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	240c      	movs	r4, #12
 8000b2e:	193b      	adds	r3, r7, r4
 8000b30:	0018      	movs	r0, r3
 8000b32:	2314      	movs	r3, #20
 8000b34:	001a      	movs	r2, r3
 8000b36:	2100      	movs	r1, #0
 8000b38:	f004 fb86 	bl	8005248 <memset>
  if(spiHandle->Instance==SPI1)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a18      	ldr	r2, [pc, #96]	; (8000ba4 <HAL_SPI_MspInit+0x80>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d12a      	bne.n	8000b9c <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b46:	4b18      	ldr	r3, [pc, #96]	; (8000ba8 <HAL_SPI_MspInit+0x84>)
 8000b48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b4a:	4b17      	ldr	r3, [pc, #92]	; (8000ba8 <HAL_SPI_MspInit+0x84>)
 8000b4c:	2180      	movs	r1, #128	; 0x80
 8000b4e:	0149      	lsls	r1, r1, #5
 8000b50:	430a      	orrs	r2, r1
 8000b52:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <HAL_SPI_MspInit+0x84>)
 8000b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b58:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <HAL_SPI_MspInit+0x84>)
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b60:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <HAL_SPI_MspInit+0x84>)
 8000b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b64:	2201      	movs	r2, #1
 8000b66:	4013      	ands	r3, r2
 8000b68:	60bb      	str	r3, [r7, #8]
 8000b6a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA12     ------> SPI1_MOSI
    PA11     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_5;
 8000b6c:	193b      	adds	r3, r7, r4
 8000b6e:	22c1      	movs	r2, #193	; 0xc1
 8000b70:	0152      	lsls	r2, r2, #5
 8000b72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b74:	0021      	movs	r1, r4
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2202      	movs	r2, #2
 8000b7a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2200      	movs	r2, #0
 8000b80:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2203      	movs	r2, #3
 8000b86:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8e:	187a      	adds	r2, r7, r1
 8000b90:	23a0      	movs	r3, #160	; 0xa0
 8000b92:	05db      	lsls	r3, r3, #23
 8000b94:	0011      	movs	r1, r2
 8000b96:	0018      	movs	r0, r3
 8000b98:	f000 fe18 	bl	80017cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000b9c:	46c0      	nop			; (mov r8, r8)
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	b009      	add	sp, #36	; 0x24
 8000ba2:	bd90      	pop	{r4, r7, pc}
 8000ba4:	40013000 	.word	0x40013000
 8000ba8:	40021000 	.word	0x40021000

08000bac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb0:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <HAL_MspInit+0x24>)
 8000bb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <HAL_MspInit+0x24>)
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	430a      	orrs	r2, r1
 8000bba:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bbc:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <HAL_MspInit+0x24>)
 8000bbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000bc0:	4b03      	ldr	r3, [pc, #12]	; (8000bd0 <HAL_MspInit+0x24>)
 8000bc2:	2180      	movs	r1, #128	; 0x80
 8000bc4:	0549      	lsls	r1, r1, #21
 8000bc6:	430a      	orrs	r2, r1
 8000bc8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bd8:	e7fe      	b.n	8000bd8 <NMI_Handler+0x4>

08000bda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bde:	e7fe      	b.n	8000bde <HardFault_Handler+0x4>

08000be0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bf8:	f000 fa86 	bl	8001108 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c0c:	4a14      	ldr	r2, [pc, #80]	; (8000c60 <_sbrk+0x5c>)
 8000c0e:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <_sbrk+0x60>)
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c18:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <_sbrk+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c20:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <_sbrk+0x64>)
 8000c22:	4a12      	ldr	r2, [pc, #72]	; (8000c6c <_sbrk+0x68>)
 8000c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	18d3      	adds	r3, r2, r3
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d207      	bcs.n	8000c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c34:	f004 fad4 	bl	80051e0 <__errno>
 8000c38:	0003      	movs	r3, r0
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	425b      	negs	r3, r3
 8000c42:	e009      	b.n	8000c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c4a:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	18d2      	adds	r2, r2, r3
 8000c52:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <_sbrk+0x64>)
 8000c54:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000c56:	68fb      	ldr	r3, [r7, #12]
}
 8000c58:	0018      	movs	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b006      	add	sp, #24
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20002000 	.word	0x20002000
 8000c64:	00000400 	.word	0x00000400
 8000c68:	2000008c 	.word	0x2000008c
 8000c6c:	200003a8 	.word	0x200003a8

08000c70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	46c0      	nop			; (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <MX_TIM6_Init>:
TIM_HandleTypeDef htim21;
TIM_HandleTypeDef htim22;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c82:	003b      	movs	r3, r7
 8000c84:	0018      	movs	r0, r3
 8000c86:	2308      	movs	r3, #8
 8000c88:	001a      	movs	r2, r3
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	f004 fadc 	bl	8005248 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000c90:	4b15      	ldr	r3, [pc, #84]	; (8000ce8 <MX_TIM6_Init+0x6c>)
 8000c92:	4a16      	ldr	r2, [pc, #88]	; (8000cec <MX_TIM6_Init+0x70>)
 8000c94:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 31;
 8000c96:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <MX_TIM6_Init+0x6c>)
 8000c98:	221f      	movs	r2, #31
 8000c9a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <MX_TIM6_Init+0x6c>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <MX_TIM6_Init+0x6c>)
 8000ca4:	4a12      	ldr	r2, [pc, #72]	; (8000cf0 <MX_TIM6_Init+0x74>)
 8000ca6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <MX_TIM6_Init+0x6c>)
 8000caa:	2280      	movs	r2, #128	; 0x80
 8000cac:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <MX_TIM6_Init+0x6c>)
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	f003 f9d5 	bl	8004060 <HAL_TIM_Base_Init>
 8000cb6:	1e03      	subs	r3, r0, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000cba:	f7ff fef5 	bl	8000aa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cbe:	003b      	movs	r3, r7
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc4:	003b      	movs	r3, r7
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000cca:	003a      	movs	r2, r7
 8000ccc:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <MX_TIM6_Init+0x6c>)
 8000cce:	0011      	movs	r1, r2
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	f003 fbbd 	bl	8004450 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd6:	1e03      	subs	r3, r0, #0
 8000cd8:	d001      	beq.n	8000cde <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000cda:	f7ff fee5 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	b002      	add	sp, #8
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	2000028c 	.word	0x2000028c
 8000cec:	40001000 	.word	0x40001000
 8000cf0:	0000ffff 	.word	0x0000ffff

08000cf4 <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cfa:	2308      	movs	r3, #8
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	0018      	movs	r0, r3
 8000d00:	2310      	movs	r3, #16
 8000d02:	001a      	movs	r2, r3
 8000d04:	2100      	movs	r1, #0
 8000d06:	f004 fa9f 	bl	8005248 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d0a:	003b      	movs	r3, r7
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	2308      	movs	r3, #8
 8000d10:	001a      	movs	r2, r3
 8000d12:	2100      	movs	r1, #0
 8000d14:	f004 fa98 	bl	8005248 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8000d18:	4b22      	ldr	r3, [pc, #136]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d1a:	4a23      	ldr	r2, [pc, #140]	; (8000da8 <MX_TIM21_Init+0xb4>)
 8000d1c:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 8000d1e:	4b21      	ldr	r3, [pc, #132]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d24:	4b1f      	ldr	r3, [pc, #124]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 65535;
 8000d2a:	4b1e      	ldr	r3, [pc, #120]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d2c:	4a1f      	ldr	r2, [pc, #124]	; (8000dac <MX_TIM21_Init+0xb8>)
 8000d2e:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d30:	4b1c      	ldr	r3, [pc, #112]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d36:	4b1b      	ldr	r3, [pc, #108]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d38:	2280      	movs	r2, #128	; 0x80
 8000d3a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000d3c:	4b19      	ldr	r3, [pc, #100]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f003 f98e 	bl	8004060 <HAL_TIM_Base_Init>
 8000d44:	1e03      	subs	r3, r0, #0
 8000d46:	d001      	beq.n	8000d4c <MX_TIM21_Init+0x58>
  {
    Error_Handler();
 8000d48:	f7ff feae 	bl	8000aa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8000d4c:	2108      	movs	r1, #8
 8000d4e:	187b      	adds	r3, r7, r1
 8000d50:	2280      	movs	r2, #128	; 0x80
 8000d52:	0192      	lsls	r2, r2, #6
 8000d54:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2200      	movs	r2, #0
 8000d5a:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8000d62:	187b      	adds	r3, r7, r1
 8000d64:	2200      	movs	r2, #0
 8000d66:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000d68:	187a      	adds	r2, r7, r1
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d6c:	0011      	movs	r1, r2
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f003 f9b6 	bl	80040e0 <HAL_TIM_ConfigClockSource>
 8000d74:	1e03      	subs	r3, r0, #0
 8000d76:	d001      	beq.n	8000d7c <MX_TIM21_Init+0x88>
  {
    Error_Handler();
 8000d78:	f7ff fe96 	bl	8000aa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d7c:	003b      	movs	r3, r7
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d82:	003b      	movs	r3, r7
 8000d84:	2200      	movs	r2, #0
 8000d86:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000d88:	003a      	movs	r2, r7
 8000d8a:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <MX_TIM21_Init+0xb0>)
 8000d8c:	0011      	movs	r1, r2
 8000d8e:	0018      	movs	r0, r3
 8000d90:	f003 fb5e 	bl	8004450 <HAL_TIMEx_MasterConfigSynchronization>
 8000d94:	1e03      	subs	r3, r0, #0
 8000d96:	d001      	beq.n	8000d9c <MX_TIM21_Init+0xa8>
  {
    Error_Handler();
 8000d98:	f7ff fe86 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8000d9c:	46c0      	nop			; (mov r8, r8)
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	b006      	add	sp, #24
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	200002cc 	.word	0x200002cc
 8000da8:	40010800 	.word	0x40010800
 8000dac:	0000ffff 	.word	0x0000ffff

08000db0 <MX_TIM22_Init>:
/* TIM22 init function */
void MX_TIM22_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b086      	sub	sp, #24
 8000db4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000db6:	2308      	movs	r3, #8
 8000db8:	18fb      	adds	r3, r7, r3
 8000dba:	0018      	movs	r0, r3
 8000dbc:	2310      	movs	r3, #16
 8000dbe:	001a      	movs	r2, r3
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	f004 fa41 	bl	8005248 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc6:	003b      	movs	r3, r7
 8000dc8:	0018      	movs	r0, r3
 8000dca:	2308      	movs	r3, #8
 8000dcc:	001a      	movs	r2, r3
 8000dce:	2100      	movs	r1, #0
 8000dd0:	f004 fa3a 	bl	8005248 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8000dd4:	4b1e      	ldr	r3, [pc, #120]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000dd6:	4a1f      	ldr	r2, [pc, #124]	; (8000e54 <MX_TIM22_Init+0xa4>)
 8000dd8:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 31999;
 8000dda:	4b1d      	ldr	r3, [pc, #116]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000ddc:	4a1e      	ldr	r2, [pc, #120]	; (8000e58 <MX_TIM22_Init+0xa8>)
 8000dde:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de0:	4b1b      	ldr	r3, [pc, #108]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 9999;
 8000de6:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000de8:	4a1c      	ldr	r2, [pc, #112]	; (8000e5c <MX_TIM22_Init+0xac>)
 8000dea:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dec:	4b18      	ldr	r3, [pc, #96]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000df2:	4b17      	ldr	r3, [pc, #92]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000df4:	2280      	movs	r2, #128	; 0x80
 8000df6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8000df8:	4b15      	ldr	r3, [pc, #84]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f003 f930 	bl	8004060 <HAL_TIM_Base_Init>
 8000e00:	1e03      	subs	r3, r0, #0
 8000e02:	d001      	beq.n	8000e08 <MX_TIM22_Init+0x58>
  {
    Error_Handler();
 8000e04:	f7ff fe50 	bl	8000aa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e08:	2108      	movs	r1, #8
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	2280      	movs	r2, #128	; 0x80
 8000e0e:	0152      	lsls	r2, r2, #5
 8000e10:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8000e12:	187a      	adds	r2, r7, r1
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000e16:	0011      	movs	r1, r2
 8000e18:	0018      	movs	r0, r3
 8000e1a:	f003 f961 	bl	80040e0 <HAL_TIM_ConfigClockSource>
 8000e1e:	1e03      	subs	r3, r0, #0
 8000e20:	d001      	beq.n	8000e26 <MX_TIM22_Init+0x76>
  {
    Error_Handler();
 8000e22:	f7ff fe41 	bl	8000aa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e26:	003b      	movs	r3, r7
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e2c:	003b      	movs	r3, r7
 8000e2e:	2200      	movs	r2, #0
 8000e30:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8000e32:	003a      	movs	r2, r7
 8000e34:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <MX_TIM22_Init+0xa0>)
 8000e36:	0011      	movs	r1, r2
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f003 fb09 	bl	8004450 <HAL_TIMEx_MasterConfigSynchronization>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d001      	beq.n	8000e46 <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 8000e42:	f7ff fe31 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */

}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	b006      	add	sp, #24
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	2000024c 	.word	0x2000024c
 8000e54:	40011400 	.word	0x40011400
 8000e58:	00007cff 	.word	0x00007cff
 8000e5c:	0000270f 	.word	0x0000270f

08000e60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b088      	sub	sp, #32
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e68:	230c      	movs	r3, #12
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	0018      	movs	r0, r3
 8000e6e:	2314      	movs	r3, #20
 8000e70:	001a      	movs	r2, r3
 8000e72:	2100      	movs	r1, #0
 8000e74:	f004 f9e8 	bl	8005248 <memset>
  if(tim_baseHandle->Instance==TIM6)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a23      	ldr	r2, [pc, #140]	; (8000f0c <HAL_TIM_Base_MspInit+0xac>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d106      	bne.n	8000e90 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000e82:	4b23      	ldr	r3, [pc, #140]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000e84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e86:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000e88:	2110      	movs	r1, #16
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_TIM22_CLK_ENABLE();
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }
}
 8000e8e:	e039      	b.n	8000f04 <HAL_TIM_Base_MspInit+0xa4>
  else if(tim_baseHandle->Instance==TIM21)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a1f      	ldr	r2, [pc, #124]	; (8000f14 <HAL_TIM_Base_MspInit+0xb4>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d129      	bne.n	8000eee <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000e9a:	4b1d      	ldr	r3, [pc, #116]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000e9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e9e:	4b1c      	ldr	r3, [pc, #112]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000ea0:	2104      	movs	r1, #4
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea6:	4b1a      	ldr	r3, [pc, #104]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000eaa:	4b19      	ldr	r3, [pc, #100]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000eac:	2101      	movs	r1, #1
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000eb2:	4b17      	ldr	r3, [pc, #92]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ebe:	210c      	movs	r1, #12
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	2202      	movs	r2, #2
 8000ec4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	2202      	movs	r2, #2
 8000eca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	187b      	adds	r3, r7, r1
 8000ece:	2200      	movs	r2, #0
 8000ed0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 8000ed8:	187b      	adds	r3, r7, r1
 8000eda:	2205      	movs	r2, #5
 8000edc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ede:	187a      	adds	r2, r7, r1
 8000ee0:	23a0      	movs	r3, #160	; 0xa0
 8000ee2:	05db      	lsls	r3, r3, #23
 8000ee4:	0011      	movs	r1, r2
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f000 fc70 	bl	80017cc <HAL_GPIO_Init>
}
 8000eec:	e00a      	b.n	8000f04 <HAL_TIM_Base_MspInit+0xa4>
  else if(tim_baseHandle->Instance==TIM22)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a09      	ldr	r2, [pc, #36]	; (8000f18 <HAL_TIM_Base_MspInit+0xb8>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d105      	bne.n	8000f04 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <HAL_TIM_Base_MspInit+0xb0>)
 8000efe:	2120      	movs	r1, #32
 8000f00:	430a      	orrs	r2, r1
 8000f02:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000f04:	46c0      	nop			; (mov r8, r8)
 8000f06:	46bd      	mov	sp, r7
 8000f08:	b008      	add	sp, #32
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40001000 	.word	0x40001000
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40010800 	.word	0x40010800
 8000f18:	40011400 	.word	0x40011400

08000f1c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f20:	4b16      	ldr	r3, [pc, #88]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f22:	4a17      	ldr	r2, [pc, #92]	; (8000f80 <MX_USART2_UART_Init+0x64>)
 8000f24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f26:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f28:	22e1      	movs	r2, #225	; 0xe1
 8000f2a:	0252      	lsls	r2, r2, #9
 8000f2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f2e:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f3a:	4b10      	ldr	r3, [pc, #64]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f42:	2208      	movs	r2, #8
 8000f44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f46:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f52:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f5a:	2220      	movs	r2, #32
 8000f5c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000f5e:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f60:	2280      	movs	r2, #128	; 0x80
 8000f62:	0192      	lsls	r2, r2, #6
 8000f64:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8000f66:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <MX_USART2_UART_Init+0x60>)
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f003 fac9 	bl	8004500 <HAL_HalfDuplex_Init>
 8000f6e:	1e03      	subs	r3, r0, #0
 8000f70:	d001      	beq.n	8000f76 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000f72:	f7ff fd99 	bl	8000aa8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	2000030c 	.word	0x2000030c
 8000f80:	40004400 	.word	0x40004400

08000f84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f84:	b590      	push	{r4, r7, lr}
 8000f86:	b089      	sub	sp, #36	; 0x24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	240c      	movs	r4, #12
 8000f8e:	193b      	adds	r3, r7, r4
 8000f90:	0018      	movs	r0, r3
 8000f92:	2314      	movs	r3, #20
 8000f94:	001a      	movs	r2, r3
 8000f96:	2100      	movs	r1, #0
 8000f98:	f004 f956 	bl	8005248 <memset>
  if(uartHandle->Instance==USART2)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a18      	ldr	r2, [pc, #96]	; (8001004 <HAL_UART_MspInit+0x80>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d129      	bne.n	8000ffa <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fa6:	4b18      	ldr	r3, [pc, #96]	; (8001008 <HAL_UART_MspInit+0x84>)
 8000fa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000faa:	4b17      	ldr	r3, [pc, #92]	; (8001008 <HAL_UART_MspInit+0x84>)
 8000fac:	2180      	movs	r1, #128	; 0x80
 8000fae:	0289      	lsls	r1, r1, #10
 8000fb0:	430a      	orrs	r2, r1
 8000fb2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <HAL_UART_MspInit+0x84>)
 8000fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fb8:	4b13      	ldr	r3, [pc, #76]	; (8001008 <HAL_UART_MspInit+0x84>)
 8000fba:	2101      	movs	r1, #1
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	62da      	str	r2, [r3, #44]	; 0x2c
 8000fc0:	4b11      	ldr	r3, [pc, #68]	; (8001008 <HAL_UART_MspInit+0x84>)
 8000fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = tx2_tp_Pin;
 8000fcc:	0021      	movs	r1, r4
 8000fce:	187b      	adds	r3, r7, r1
 8000fd0:	2204      	movs	r2, #4
 8000fd2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fd4:	187b      	adds	r3, r7, r1
 8000fd6:	2212      	movs	r2, #18
 8000fd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fda:	187b      	adds	r3, r7, r1
 8000fdc:	2201      	movs	r2, #1
 8000fde:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe0:	187b      	adds	r3, r7, r1
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000fe6:	187b      	adds	r3, r7, r1
 8000fe8:	2204      	movs	r2, #4
 8000fea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(tx2_tp_GPIO_Port, &GPIO_InitStruct);
 8000fec:	187a      	adds	r2, r7, r1
 8000fee:	23a0      	movs	r3, #160	; 0xa0
 8000ff0:	05db      	lsls	r3, r3, #23
 8000ff2:	0011      	movs	r1, r2
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f000 fbe9 	bl	80017cc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	b009      	add	sp, #36	; 0x24
 8001000:	bd90      	pop	{r4, r7, pc}
 8001002:	46c0      	nop			; (mov r8, r8)
 8001004:	40004400 	.word	0x40004400
 8001008:	40021000 	.word	0x40021000

0800100c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800100c:	480d      	ldr	r0, [pc, #52]	; (8001044 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800100e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001010:	480d      	ldr	r0, [pc, #52]	; (8001048 <LoopForever+0x6>)
  ldr r1, =_edata
 8001012:	490e      	ldr	r1, [pc, #56]	; (800104c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001014:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <LoopForever+0xe>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001018:	e002      	b.n	8001020 <LoopCopyDataInit>

0800101a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800101c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101e:	3304      	adds	r3, #4

08001020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001024:	d3f9      	bcc.n	800101a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001026:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001028:	4c0b      	ldr	r4, [pc, #44]	; (8001058 <LoopForever+0x16>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800102c:	e001      	b.n	8001032 <LoopFillZerobss>

0800102e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001030:	3204      	adds	r2, #4

08001032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001034:	d3fb      	bcc.n	800102e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001036:	f7ff fe1b 	bl	8000c70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800103a:	f004 f8d7 	bl	80051ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800103e:	f7ff fbdd 	bl	80007fc <main>

08001042 <LoopForever>:

LoopForever:
    b LoopForever
 8001042:	e7fe      	b.n	8001042 <LoopForever>
   ldr   r0, =_estack
 8001044:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800104c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001050:	0800541c 	.word	0x0800541c
  ldr r2, =_sbss
 8001054:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001058:	200003a4 	.word	0x200003a4

0800105c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800105c:	e7fe      	b.n	800105c <ADC1_COMP_IRQHandler>
	...

08001060 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001066:	1dfb      	adds	r3, r7, #7
 8001068:	2200      	movs	r2, #0
 800106a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800106c:	4b0b      	ldr	r3, [pc, #44]	; (800109c <HAL_Init+0x3c>)
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	4b0a      	ldr	r3, [pc, #40]	; (800109c <HAL_Init+0x3c>)
 8001072:	2140      	movs	r1, #64	; 0x40
 8001074:	430a      	orrs	r2, r1
 8001076:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001078:	2000      	movs	r0, #0
 800107a:	f000 f811 	bl	80010a0 <HAL_InitTick>
 800107e:	1e03      	subs	r3, r0, #0
 8001080:	d003      	beq.n	800108a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001082:	1dfb      	adds	r3, r7, #7
 8001084:	2201      	movs	r2, #1
 8001086:	701a      	strb	r2, [r3, #0]
 8001088:	e001      	b.n	800108e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800108a:	f7ff fd8f 	bl	8000bac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800108e:	1dfb      	adds	r3, r7, #7
 8001090:	781b      	ldrb	r3, [r3, #0]
}
 8001092:	0018      	movs	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	b002      	add	sp, #8
 8001098:	bd80      	pop	{r7, pc}
 800109a:	46c0      	nop			; (mov r8, r8)
 800109c:	40022000 	.word	0x40022000

080010a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a0:	b590      	push	{r4, r7, lr}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010a8:	4b14      	ldr	r3, [pc, #80]	; (80010fc <HAL_InitTick+0x5c>)
 80010aa:	681c      	ldr	r4, [r3, #0]
 80010ac:	4b14      	ldr	r3, [pc, #80]	; (8001100 <HAL_InitTick+0x60>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	0019      	movs	r1, r3
 80010b2:	23fa      	movs	r3, #250	; 0xfa
 80010b4:	0098      	lsls	r0, r3, #2
 80010b6:	f7ff f827 	bl	8000108 <__udivsi3>
 80010ba:	0003      	movs	r3, r0
 80010bc:	0019      	movs	r1, r3
 80010be:	0020      	movs	r0, r4
 80010c0:	f7ff f822 	bl	8000108 <__udivsi3>
 80010c4:	0003      	movs	r3, r0
 80010c6:	0018      	movs	r0, r3
 80010c8:	f000 fb1f 	bl	800170a <HAL_SYSTICK_Config>
 80010cc:	1e03      	subs	r3, r0, #0
 80010ce:	d001      	beq.n	80010d4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e00f      	b.n	80010f4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b03      	cmp	r3, #3
 80010d8:	d80b      	bhi.n	80010f2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010da:	6879      	ldr	r1, [r7, #4]
 80010dc:	2301      	movs	r3, #1
 80010de:	425b      	negs	r3, r3
 80010e0:	2200      	movs	r2, #0
 80010e2:	0018      	movs	r0, r3
 80010e4:	f000 fafc 	bl	80016e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <HAL_InitTick+0x64>)
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ee:	2300      	movs	r3, #0
 80010f0:	e000      	b.n	80010f4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b003      	add	sp, #12
 80010fa:	bd90      	pop	{r4, r7, pc}
 80010fc:	20000000 	.word	0x20000000
 8001100:	20000008 	.word	0x20000008
 8001104:	20000004 	.word	0x20000004

08001108 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800110c:	4b05      	ldr	r3, [pc, #20]	; (8001124 <HAL_IncTick+0x1c>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	001a      	movs	r2, r3
 8001112:	4b05      	ldr	r3, [pc, #20]	; (8001128 <HAL_IncTick+0x20>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	18d2      	adds	r2, r2, r3
 8001118:	4b03      	ldr	r3, [pc, #12]	; (8001128 <HAL_IncTick+0x20>)
 800111a:	601a      	str	r2, [r3, #0]
}
 800111c:	46c0      	nop			; (mov r8, r8)
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	46c0      	nop			; (mov r8, r8)
 8001124:	20000008 	.word	0x20000008
 8001128:	20000390 	.word	0x20000390

0800112c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  return uwTick;
 8001130:	4b02      	ldr	r3, [pc, #8]	; (800113c <HAL_GetTick+0x10>)
 8001132:	681b      	ldr	r3, [r3, #0]
}
 8001134:	0018      	movs	r0, r3
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	46c0      	nop			; (mov r8, r8)
 800113c:	20000390 	.word	0x20000390

08001140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001148:	f7ff fff0 	bl	800112c <HAL_GetTick>
 800114c:	0003      	movs	r3, r0
 800114e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	3301      	adds	r3, #1
 8001158:	d005      	beq.n	8001166 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800115a:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <HAL_Delay+0x44>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	001a      	movs	r2, r3
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	189b      	adds	r3, r3, r2
 8001164:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	f7ff ffe0 	bl	800112c <HAL_GetTick>
 800116c:	0002      	movs	r2, r0
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	429a      	cmp	r2, r3
 8001176:	d8f7      	bhi.n	8001168 <HAL_Delay+0x28>
  {
  }
}
 8001178:	46c0      	nop			; (mov r8, r8)
 800117a:	46c0      	nop			; (mov r8, r8)
 800117c:	46bd      	mov	sp, r7
 800117e:	b004      	add	sp, #16
 8001180:	bd80      	pop	{r7, pc}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	20000008 	.word	0x20000008

08001188 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d101      	bne.n	800119a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e159      	b.n	800144e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10a      	bne.n	80011b8 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2200      	movs	r2, #0
 80011a6:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2250      	movs	r2, #80	; 0x50
 80011ac:	2100      	movs	r1, #0
 80011ae:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	0018      	movs	r0, r3
 80011b4:	f7ff f9e6 	bl	8000584 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011bc:	2210      	movs	r2, #16
 80011be:	4013      	ands	r3, r2
 80011c0:	2b10      	cmp	r3, #16
 80011c2:	d005      	beq.n	80011d0 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	2204      	movs	r2, #4
 80011cc:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80011ce:	d00b      	beq.n	80011e8 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011d4:	2210      	movs	r2, #16
 80011d6:	431a      	orrs	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2250      	movs	r2, #80	; 0x50
 80011e0:	2100      	movs	r1, #0
 80011e2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e132      	b.n	800144e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011ec:	4a9a      	ldr	r2, [pc, #616]	; (8001458 <HAL_ADC_Init+0x2d0>)
 80011ee:	4013      	ands	r3, r2
 80011f0:	2202      	movs	r2, #2
 80011f2:	431a      	orrs	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	2203      	movs	r2, #3
 8001200:	4013      	ands	r3, r2
 8001202:	2b01      	cmp	r3, #1
 8001204:	d108      	bne.n	8001218 <HAL_ADC_Init+0x90>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2201      	movs	r2, #1
 800120e:	4013      	ands	r3, r2
 8001210:	2b01      	cmp	r3, #1
 8001212:	d101      	bne.n	8001218 <HAL_ADC_Init+0x90>
 8001214:	2301      	movs	r3, #1
 8001216:	e000      	b.n	800121a <HAL_ADC_Init+0x92>
 8001218:	2300      	movs	r3, #0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d149      	bne.n	80012b2 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685a      	ldr	r2, [r3, #4]
 8001222:	23c0      	movs	r3, #192	; 0xc0
 8001224:	061b      	lsls	r3, r3, #24
 8001226:	429a      	cmp	r2, r3
 8001228:	d00b      	beq.n	8001242 <HAL_ADC_Init+0xba>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685a      	ldr	r2, [r3, #4]
 800122e:	2380      	movs	r3, #128	; 0x80
 8001230:	05db      	lsls	r3, r3, #23
 8001232:	429a      	cmp	r2, r3
 8001234:	d005      	beq.n	8001242 <HAL_ADC_Init+0xba>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	685a      	ldr	r2, [r3, #4]
 800123a:	2380      	movs	r3, #128	; 0x80
 800123c:	061b      	lsls	r3, r3, #24
 800123e:	429a      	cmp	r2, r3
 8001240:	d111      	bne.n	8001266 <HAL_ADC_Init+0xde>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	691a      	ldr	r2, [r3, #16]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	0092      	lsls	r2, r2, #2
 800124e:	0892      	lsrs	r2, r2, #2
 8001250:	611a      	str	r2, [r3, #16]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	6919      	ldr	r1, [r3, #16]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685a      	ldr	r2, [r3, #4]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	430a      	orrs	r2, r1
 8001262:	611a      	str	r2, [r3, #16]
 8001264:	e014      	b.n	8001290 <HAL_ADC_Init+0x108>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	691a      	ldr	r2, [r3, #16]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	0092      	lsls	r2, r2, #2
 8001272:	0892      	lsrs	r2, r2, #2
 8001274:	611a      	str	r2, [r3, #16]
 8001276:	4b79      	ldr	r3, [pc, #484]	; (800145c <HAL_ADC_Init+0x2d4>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4b78      	ldr	r3, [pc, #480]	; (800145c <HAL_ADC_Init+0x2d4>)
 800127c:	4978      	ldr	r1, [pc, #480]	; (8001460 <HAL_ADC_Init+0x2d8>)
 800127e:	400a      	ands	r2, r1
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	4b76      	ldr	r3, [pc, #472]	; (800145c <HAL_ADC_Init+0x2d4>)
 8001284:	6819      	ldr	r1, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	4b74      	ldr	r3, [pc, #464]	; (800145c <HAL_ADC_Init+0x2d4>)
 800128c:	430a      	orrs	r2, r1
 800128e:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	68da      	ldr	r2, [r3, #12]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2118      	movs	r1, #24
 800129c:	438a      	bics	r2, r1
 800129e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	68d9      	ldr	r1, [r3, #12]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689a      	ldr	r2, [r3, #8]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	430a      	orrs	r2, r1
 80012b0:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80012b2:	4b6a      	ldr	r3, [pc, #424]	; (800145c <HAL_ADC_Init+0x2d4>)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	4b69      	ldr	r3, [pc, #420]	; (800145c <HAL_ADC_Init+0x2d4>)
 80012b8:	496a      	ldr	r1, [pc, #424]	; (8001464 <HAL_ADC_Init+0x2dc>)
 80012ba:	400a      	ands	r2, r1
 80012bc:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80012be:	4b67      	ldr	r3, [pc, #412]	; (800145c <HAL_ADC_Init+0x2d4>)
 80012c0:	6819      	ldr	r1, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012c6:	065a      	lsls	r2, r3, #25
 80012c8:	4b64      	ldr	r3, [pc, #400]	; (800145c <HAL_ADC_Init+0x2d4>)
 80012ca:	430a      	orrs	r2, r1
 80012cc:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689a      	ldr	r2, [r3, #8]
 80012d4:	2380      	movs	r3, #128	; 0x80
 80012d6:	055b      	lsls	r3, r3, #21
 80012d8:	4013      	ands	r3, r2
 80012da:	d108      	bne.n	80012ee <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	689a      	ldr	r2, [r3, #8]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2180      	movs	r1, #128	; 0x80
 80012e8:	0549      	lsls	r1, r1, #21
 80012ea:	430a      	orrs	r2, r1
 80012ec:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	68da      	ldr	r2, [r3, #12]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	495b      	ldr	r1, [pc, #364]	; (8001468 <HAL_ADC_Init+0x2e0>)
 80012fa:	400a      	ands	r2, r1
 80012fc:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	68d9      	ldr	r1, [r3, #12]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	2b02      	cmp	r3, #2
 800130e:	d101      	bne.n	8001314 <HAL_ADC_Init+0x18c>
 8001310:	2304      	movs	r3, #4
 8001312:	e000      	b.n	8001316 <HAL_ADC_Init+0x18e>
 8001314:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001316:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2020      	movs	r0, #32
 800131c:	5c1b      	ldrb	r3, [r3, r0]
 800131e:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001320:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	202c      	movs	r0, #44	; 0x2c
 8001326:	5c1b      	ldrb	r3, [r3, r0]
 8001328:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800132a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001330:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001338:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	69db      	ldr	r3, [r3, #28]
 800133e:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001340:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	430a      	orrs	r2, r1
 8001348:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800134e:	23c2      	movs	r3, #194	; 0xc2
 8001350:	33ff      	adds	r3, #255	; 0xff
 8001352:	429a      	cmp	r2, r3
 8001354:	d00b      	beq.n	800136e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	68d9      	ldr	r1, [r3, #12]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001364:	431a      	orrs	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	430a      	orrs	r2, r1
 800136c:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2221      	movs	r2, #33	; 0x21
 8001372:	5c9b      	ldrb	r3, [r3, r2]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d11a      	bne.n	80013ae <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2220      	movs	r2, #32
 800137c:	5c9b      	ldrb	r3, [r3, r2]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d109      	bne.n	8001396 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	68da      	ldr	r2, [r3, #12]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2180      	movs	r1, #128	; 0x80
 800138e:	0249      	lsls	r1, r1, #9
 8001390:	430a      	orrs	r2, r1
 8001392:	60da      	str	r2, [r3, #12]
 8001394:	e00b      	b.n	80013ae <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800139a:	2220      	movs	r2, #32
 800139c:	431a      	orrs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a6:	2201      	movs	r2, #1
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d11f      	bne.n	80013f6 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	691a      	ldr	r2, [r3, #16]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	492a      	ldr	r1, [pc, #168]	; (800146c <HAL_ADC_Init+0x2e4>)
 80013c2:	400a      	ands	r2, r1
 80013c4:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	6919      	ldr	r1, [r3, #16]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80013d4:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 80013da:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	430a      	orrs	r2, r1
 80013e2:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	691a      	ldr	r2, [r3, #16]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2101      	movs	r1, #1
 80013f0:	430a      	orrs	r2, r1
 80013f2:	611a      	str	r2, [r3, #16]
 80013f4:	e00e      	b.n	8001414 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	2201      	movs	r2, #1
 80013fe:	4013      	ands	r3, r2
 8001400:	2b01      	cmp	r3, #1
 8001402:	d107      	bne.n	8001414 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	691a      	ldr	r2, [r3, #16]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	2101      	movs	r1, #1
 8001410:	438a      	bics	r2, r1
 8001412:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	695a      	ldr	r2, [r3, #20]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2107      	movs	r1, #7
 8001420:	438a      	bics	r2, r1
 8001422:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6959      	ldr	r1, [r3, #20]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	430a      	orrs	r2, r1
 8001434:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2200      	movs	r2, #0
 800143a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001440:	2203      	movs	r2, #3
 8001442:	4393      	bics	r3, r2
 8001444:	2201      	movs	r2, #1
 8001446:	431a      	orrs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 800144c:	2300      	movs	r3, #0
}
 800144e:	0018      	movs	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	b002      	add	sp, #8
 8001454:	bd80      	pop	{r7, pc}
 8001456:	46c0      	nop			; (mov r8, r8)
 8001458:	fffffefd 	.word	0xfffffefd
 800145c:	40012708 	.word	0x40012708
 8001460:	ffc3ffff 	.word	0xffc3ffff
 8001464:	fdffffff 	.word	0xfdffffff
 8001468:	fffe0219 	.word	0xfffe0219
 800146c:	fffffc03 	.word	0xfffffc03

08001470 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2250      	movs	r2, #80	; 0x50
 800147e:	5c9b      	ldrb	r3, [r3, r2]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d101      	bne.n	8001488 <HAL_ADC_ConfigChannel+0x18>
 8001484:	2302      	movs	r3, #2
 8001486:	e06c      	b.n	8001562 <HAL_ADC_ConfigChannel+0xf2>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2250      	movs	r2, #80	; 0x50
 800148c:	2101      	movs	r1, #1
 800148e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2204      	movs	r2, #4
 8001498:	4013      	ands	r3, r2
 800149a:	d00b      	beq.n	80014b4 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014a0:	2220      	movs	r2, #32
 80014a2:	431a      	orrs	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2250      	movs	r2, #80	; 0x50
 80014ac:	2100      	movs	r1, #0
 80014ae:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e056      	b.n	8001562 <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	4a2c      	ldr	r2, [pc, #176]	; (800156c <HAL_ADC_ConfigChannel+0xfc>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d028      	beq.n	8001510 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	035b      	lsls	r3, r3, #13
 80014ca:	0b5a      	lsrs	r2, r3, #13
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	430a      	orrs	r2, r1
 80014d2:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	2380      	movs	r3, #128	; 0x80
 80014da:	02db      	lsls	r3, r3, #11
 80014dc:	4013      	ands	r3, r2
 80014de:	d009      	beq.n	80014f4 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80014e0:	4b23      	ldr	r3, [pc, #140]	; (8001570 <HAL_ADC_ConfigChannel+0x100>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b22      	ldr	r3, [pc, #136]	; (8001570 <HAL_ADC_ConfigChannel+0x100>)
 80014e6:	2180      	movs	r1, #128	; 0x80
 80014e8:	0409      	lsls	r1, r1, #16
 80014ea:	430a      	orrs	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80014ee:	200a      	movs	r0, #10
 80014f0:	f000 f844 	bl	800157c <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	2380      	movs	r3, #128	; 0x80
 80014fa:	029b      	lsls	r3, r3, #10
 80014fc:	4013      	ands	r3, r2
 80014fe:	d02b      	beq.n	8001558 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001500:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <HAL_ADC_ConfigChannel+0x100>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <HAL_ADC_ConfigChannel+0x100>)
 8001506:	2180      	movs	r1, #128	; 0x80
 8001508:	03c9      	lsls	r1, r1, #15
 800150a:	430a      	orrs	r2, r1
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	e023      	b.n	8001558 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	035b      	lsls	r3, r3, #13
 800151c:	0b5b      	lsrs	r3, r3, #13
 800151e:	43d9      	mvns	r1, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	400a      	ands	r2, r1
 8001526:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	02db      	lsls	r3, r3, #11
 8001530:	4013      	ands	r3, r2
 8001532:	d005      	beq.n	8001540 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8001534:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <HAL_ADC_ConfigChannel+0x100>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <HAL_ADC_ConfigChannel+0x100>)
 800153a:	490e      	ldr	r1, [pc, #56]	; (8001574 <HAL_ADC_ConfigChannel+0x104>)
 800153c:	400a      	ands	r2, r1
 800153e:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	029b      	lsls	r3, r3, #10
 8001548:	4013      	ands	r3, r2
 800154a:	d005      	beq.n	8001558 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 800154c:	4b08      	ldr	r3, [pc, #32]	; (8001570 <HAL_ADC_ConfigChannel+0x100>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <HAL_ADC_ConfigChannel+0x100>)
 8001552:	4909      	ldr	r1, [pc, #36]	; (8001578 <HAL_ADC_ConfigChannel+0x108>)
 8001554:	400a      	ands	r2, r1
 8001556:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2250      	movs	r2, #80	; 0x50
 800155c:	2100      	movs	r1, #0
 800155e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001560:	2300      	movs	r3, #0
}
 8001562:	0018      	movs	r0, r3
 8001564:	46bd      	mov	sp, r7
 8001566:	b002      	add	sp, #8
 8001568:	bd80      	pop	{r7, pc}
 800156a:	46c0      	nop			; (mov r8, r8)
 800156c:	00001001 	.word	0x00001001
 8001570:	40012708 	.word	0x40012708
 8001574:	ff7fffff 	.word	0xff7fffff
 8001578:	ffbfffff 	.word	0xffbfffff

0800157c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001584:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <ADC_DelayMicroSecond+0x38>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	490b      	ldr	r1, [pc, #44]	; (80015b8 <ADC_DelayMicroSecond+0x3c>)
 800158a:	0018      	movs	r0, r3
 800158c:	f7fe fdbc 	bl	8000108 <__udivsi3>
 8001590:	0003      	movs	r3, r0
 8001592:	001a      	movs	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4353      	muls	r3, r2
 8001598:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800159a:	e002      	b.n	80015a2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	3b01      	subs	r3, #1
 80015a0:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1f9      	bne.n	800159c <ADC_DelayMicroSecond+0x20>
  } 
}
 80015a8:	46c0      	nop			; (mov r8, r8)
 80015aa:	46c0      	nop			; (mov r8, r8)
 80015ac:	46bd      	mov	sp, r7
 80015ae:	b004      	add	sp, #16
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	20000000 	.word	0x20000000
 80015b8:	000f4240 	.word	0x000f4240

080015bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	0002      	movs	r2, r0
 80015c4:	6039      	str	r1, [r7, #0]
 80015c6:	1dfb      	adds	r3, r7, #7
 80015c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015ca:	1dfb      	adds	r3, r7, #7
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b7f      	cmp	r3, #127	; 0x7f
 80015d0:	d828      	bhi.n	8001624 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015d2:	4a2f      	ldr	r2, [pc, #188]	; (8001690 <__NVIC_SetPriority+0xd4>)
 80015d4:	1dfb      	adds	r3, r7, #7
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	b25b      	sxtb	r3, r3
 80015da:	089b      	lsrs	r3, r3, #2
 80015dc:	33c0      	adds	r3, #192	; 0xc0
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	589b      	ldr	r3, [r3, r2]
 80015e2:	1dfa      	adds	r2, r7, #7
 80015e4:	7812      	ldrb	r2, [r2, #0]
 80015e6:	0011      	movs	r1, r2
 80015e8:	2203      	movs	r2, #3
 80015ea:	400a      	ands	r2, r1
 80015ec:	00d2      	lsls	r2, r2, #3
 80015ee:	21ff      	movs	r1, #255	; 0xff
 80015f0:	4091      	lsls	r1, r2
 80015f2:	000a      	movs	r2, r1
 80015f4:	43d2      	mvns	r2, r2
 80015f6:	401a      	ands	r2, r3
 80015f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	019b      	lsls	r3, r3, #6
 80015fe:	22ff      	movs	r2, #255	; 0xff
 8001600:	401a      	ands	r2, r3
 8001602:	1dfb      	adds	r3, r7, #7
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	0018      	movs	r0, r3
 8001608:	2303      	movs	r3, #3
 800160a:	4003      	ands	r3, r0
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001610:	481f      	ldr	r0, [pc, #124]	; (8001690 <__NVIC_SetPriority+0xd4>)
 8001612:	1dfb      	adds	r3, r7, #7
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	b25b      	sxtb	r3, r3
 8001618:	089b      	lsrs	r3, r3, #2
 800161a:	430a      	orrs	r2, r1
 800161c:	33c0      	adds	r3, #192	; 0xc0
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001622:	e031      	b.n	8001688 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001624:	4a1b      	ldr	r2, [pc, #108]	; (8001694 <__NVIC_SetPriority+0xd8>)
 8001626:	1dfb      	adds	r3, r7, #7
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	0019      	movs	r1, r3
 800162c:	230f      	movs	r3, #15
 800162e:	400b      	ands	r3, r1
 8001630:	3b08      	subs	r3, #8
 8001632:	089b      	lsrs	r3, r3, #2
 8001634:	3306      	adds	r3, #6
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	18d3      	adds	r3, r2, r3
 800163a:	3304      	adds	r3, #4
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	1dfa      	adds	r2, r7, #7
 8001640:	7812      	ldrb	r2, [r2, #0]
 8001642:	0011      	movs	r1, r2
 8001644:	2203      	movs	r2, #3
 8001646:	400a      	ands	r2, r1
 8001648:	00d2      	lsls	r2, r2, #3
 800164a:	21ff      	movs	r1, #255	; 0xff
 800164c:	4091      	lsls	r1, r2
 800164e:	000a      	movs	r2, r1
 8001650:	43d2      	mvns	r2, r2
 8001652:	401a      	ands	r2, r3
 8001654:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	019b      	lsls	r3, r3, #6
 800165a:	22ff      	movs	r2, #255	; 0xff
 800165c:	401a      	ands	r2, r3
 800165e:	1dfb      	adds	r3, r7, #7
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	0018      	movs	r0, r3
 8001664:	2303      	movs	r3, #3
 8001666:	4003      	ands	r3, r0
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800166c:	4809      	ldr	r0, [pc, #36]	; (8001694 <__NVIC_SetPriority+0xd8>)
 800166e:	1dfb      	adds	r3, r7, #7
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	001c      	movs	r4, r3
 8001674:	230f      	movs	r3, #15
 8001676:	4023      	ands	r3, r4
 8001678:	3b08      	subs	r3, #8
 800167a:	089b      	lsrs	r3, r3, #2
 800167c:	430a      	orrs	r2, r1
 800167e:	3306      	adds	r3, #6
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	18c3      	adds	r3, r0, r3
 8001684:	3304      	adds	r3, #4
 8001686:	601a      	str	r2, [r3, #0]
}
 8001688:	46c0      	nop			; (mov r8, r8)
 800168a:	46bd      	mov	sp, r7
 800168c:	b003      	add	sp, #12
 800168e:	bd90      	pop	{r4, r7, pc}
 8001690:	e000e100 	.word	0xe000e100
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	1e5a      	subs	r2, r3, #1
 80016a4:	2380      	movs	r3, #128	; 0x80
 80016a6:	045b      	lsls	r3, r3, #17
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d301      	bcc.n	80016b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ac:	2301      	movs	r3, #1
 80016ae:	e010      	b.n	80016d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b0:	4b0a      	ldr	r3, [pc, #40]	; (80016dc <SysTick_Config+0x44>)
 80016b2:	687a      	ldr	r2, [r7, #4]
 80016b4:	3a01      	subs	r2, #1
 80016b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016b8:	2301      	movs	r3, #1
 80016ba:	425b      	negs	r3, r3
 80016bc:	2103      	movs	r1, #3
 80016be:	0018      	movs	r0, r3
 80016c0:	f7ff ff7c 	bl	80015bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c4:	4b05      	ldr	r3, [pc, #20]	; (80016dc <SysTick_Config+0x44>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ca:	4b04      	ldr	r3, [pc, #16]	; (80016dc <SysTick_Config+0x44>)
 80016cc:	2207      	movs	r2, #7
 80016ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	0018      	movs	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b002      	add	sp, #8
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	46c0      	nop			; (mov r8, r8)
 80016dc:	e000e010 	.word	0xe000e010

080016e0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60b9      	str	r1, [r7, #8]
 80016e8:	607a      	str	r2, [r7, #4]
 80016ea:	210f      	movs	r1, #15
 80016ec:	187b      	adds	r3, r7, r1
 80016ee:	1c02      	adds	r2, r0, #0
 80016f0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	187b      	adds	r3, r7, r1
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b25b      	sxtb	r3, r3
 80016fa:	0011      	movs	r1, r2
 80016fc:	0018      	movs	r0, r3
 80016fe:	f7ff ff5d 	bl	80015bc <__NVIC_SetPriority>
}
 8001702:	46c0      	nop			; (mov r8, r8)
 8001704:	46bd      	mov	sp, r7
 8001706:	b004      	add	sp, #16
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b082      	sub	sp, #8
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	0018      	movs	r0, r3
 8001716:	f7ff ffbf 	bl	8001698 <SysTick_Config>
 800171a:	0003      	movs	r3, r0
}
 800171c:	0018      	movs	r0, r3
 800171e:	46bd      	mov	sp, r7
 8001720:	b002      	add	sp, #8
 8001722:	bd80      	pop	{r7, pc}

08001724 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800172c:	210f      	movs	r1, #15
 800172e:	187b      	adds	r3, r7, r1
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2225      	movs	r2, #37	; 0x25
 8001738:	5c9b      	ldrb	r3, [r3, r2]
 800173a:	b2db      	uxtb	r3, r3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d006      	beq.n	800174e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2204      	movs	r2, #4
 8001744:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001746:	187b      	adds	r3, r7, r1
 8001748:	2201      	movs	r2, #1
 800174a:	701a      	strb	r2, [r3, #0]
 800174c:	e02a      	b.n	80017a4 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	210e      	movs	r1, #14
 800175a:	438a      	bics	r2, r1
 800175c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2101      	movs	r1, #1
 800176a:	438a      	bics	r2, r1
 800176c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001772:	221c      	movs	r2, #28
 8001774:	401a      	ands	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	2101      	movs	r1, #1
 800177c:	4091      	lsls	r1, r2
 800177e:	000a      	movs	r2, r1
 8001780:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2225      	movs	r2, #37	; 0x25
 8001786:	2101      	movs	r1, #1
 8001788:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2224      	movs	r2, #36	; 0x24
 800178e:	2100      	movs	r1, #0
 8001790:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001796:	2b00      	cmp	r3, #0
 8001798:	d004      	beq.n	80017a4 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	0010      	movs	r0, r2
 80017a2:	4798      	blx	r3
    }
  }
  return status;
 80017a4:	230f      	movs	r3, #15
 80017a6:	18fb      	adds	r3, r7, r3
 80017a8:	781b      	ldrb	r3, [r3, #0]
}
 80017aa:	0018      	movs	r0, r3
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b004      	add	sp, #16
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2225      	movs	r2, #37	; 0x25
 80017be:	5c9b      	ldrb	r3, [r3, r2]
 80017c0:	b2db      	uxtb	r3, r3
}
 80017c2:	0018      	movs	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	b002      	add	sp, #8
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80017e2:	e14f      	b.n	8001a84 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2101      	movs	r1, #1
 80017ea:	697a      	ldr	r2, [r7, #20]
 80017ec:	4091      	lsls	r1, r2
 80017ee:	000a      	movs	r2, r1
 80017f0:	4013      	ands	r3, r2
 80017f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d100      	bne.n	80017fc <HAL_GPIO_Init+0x30>
 80017fa:	e140      	b.n	8001a7e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d00b      	beq.n	800181c <HAL_GPIO_Init+0x50>
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b02      	cmp	r3, #2
 800180a:	d007      	beq.n	800181c <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001810:	2b11      	cmp	r3, #17
 8001812:	d003      	beq.n	800181c <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2b12      	cmp	r3, #18
 800181a:	d130      	bne.n	800187e <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	2203      	movs	r2, #3
 8001828:	409a      	lsls	r2, r3
 800182a:	0013      	movs	r3, r2
 800182c:	43da      	mvns	r2, r3
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	4013      	ands	r3, r2
 8001832:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	68da      	ldr	r2, [r3, #12]
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	409a      	lsls	r2, r3
 800183e:	0013      	movs	r3, r2
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	4313      	orrs	r3, r2
 8001844:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001852:	2201      	movs	r2, #1
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	409a      	lsls	r2, r3
 8001858:	0013      	movs	r3, r2
 800185a:	43da      	mvns	r2, r3
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	4013      	ands	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	091b      	lsrs	r3, r3, #4
 8001868:	2201      	movs	r2, #1
 800186a:	401a      	ands	r2, r3
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	409a      	lsls	r2, r3
 8001870:	0013      	movs	r3, r2
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4313      	orrs	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
 8001882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	2203      	movs	r2, #3
 800188a:	409a      	lsls	r2, r3
 800188c:	0013      	movs	r3, r2
 800188e:	43da      	mvns	r2, r3
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	4013      	ands	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	689a      	ldr	r2, [r3, #8]
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	409a      	lsls	r2, r3
 80018a0:	0013      	movs	r3, r2
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d003      	beq.n	80018be <HAL_GPIO_Init+0xf2>
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2b12      	cmp	r3, #18
 80018bc:	d123      	bne.n	8001906 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	08da      	lsrs	r2, r3, #3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	3208      	adds	r2, #8
 80018c6:	0092      	lsls	r2, r2, #2
 80018c8:	58d3      	ldr	r3, [r2, r3]
 80018ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	2207      	movs	r2, #7
 80018d0:	4013      	ands	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	220f      	movs	r2, #15
 80018d6:	409a      	lsls	r2, r3
 80018d8:	0013      	movs	r3, r2
 80018da:	43da      	mvns	r2, r3
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	4013      	ands	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	691a      	ldr	r2, [r3, #16]
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2107      	movs	r1, #7
 80018ea:	400b      	ands	r3, r1
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	409a      	lsls	r2, r3
 80018f0:	0013      	movs	r3, r2
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	08da      	lsrs	r2, r3, #3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3208      	adds	r2, #8
 8001900:	0092      	lsls	r2, r2, #2
 8001902:	6939      	ldr	r1, [r7, #16]
 8001904:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	2203      	movs	r2, #3
 8001912:	409a      	lsls	r2, r3
 8001914:	0013      	movs	r3, r2
 8001916:	43da      	mvns	r2, r3
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	4013      	ands	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2203      	movs	r2, #3
 8001924:	401a      	ands	r2, r3
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	409a      	lsls	r2, r3
 800192c:	0013      	movs	r3, r2
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4313      	orrs	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685a      	ldr	r2, [r3, #4]
 800193e:	2380      	movs	r3, #128	; 0x80
 8001940:	055b      	lsls	r3, r3, #21
 8001942:	4013      	ands	r3, r2
 8001944:	d100      	bne.n	8001948 <HAL_GPIO_Init+0x17c>
 8001946:	e09a      	b.n	8001a7e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001948:	4b54      	ldr	r3, [pc, #336]	; (8001a9c <HAL_GPIO_Init+0x2d0>)
 800194a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800194c:	4b53      	ldr	r3, [pc, #332]	; (8001a9c <HAL_GPIO_Init+0x2d0>)
 800194e:	2101      	movs	r1, #1
 8001950:	430a      	orrs	r2, r1
 8001952:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001954:	4a52      	ldr	r2, [pc, #328]	; (8001aa0 <HAL_GPIO_Init+0x2d4>)
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	089b      	lsrs	r3, r3, #2
 800195a:	3302      	adds	r3, #2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	589b      	ldr	r3, [r3, r2]
 8001960:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2203      	movs	r2, #3
 8001966:	4013      	ands	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	220f      	movs	r2, #15
 800196c:	409a      	lsls	r2, r3
 800196e:	0013      	movs	r3, r2
 8001970:	43da      	mvns	r2, r3
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	23a0      	movs	r3, #160	; 0xa0
 800197c:	05db      	lsls	r3, r3, #23
 800197e:	429a      	cmp	r2, r3
 8001980:	d019      	beq.n	80019b6 <HAL_GPIO_Init+0x1ea>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a47      	ldr	r2, [pc, #284]	; (8001aa4 <HAL_GPIO_Init+0x2d8>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d013      	beq.n	80019b2 <HAL_GPIO_Init+0x1e6>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a46      	ldr	r2, [pc, #280]	; (8001aa8 <HAL_GPIO_Init+0x2dc>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d00d      	beq.n	80019ae <HAL_GPIO_Init+0x1e2>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a45      	ldr	r2, [pc, #276]	; (8001aac <HAL_GPIO_Init+0x2e0>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d007      	beq.n	80019aa <HAL_GPIO_Init+0x1de>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a44      	ldr	r2, [pc, #272]	; (8001ab0 <HAL_GPIO_Init+0x2e4>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d101      	bne.n	80019a6 <HAL_GPIO_Init+0x1da>
 80019a2:	2305      	movs	r3, #5
 80019a4:	e008      	b.n	80019b8 <HAL_GPIO_Init+0x1ec>
 80019a6:	2306      	movs	r3, #6
 80019a8:	e006      	b.n	80019b8 <HAL_GPIO_Init+0x1ec>
 80019aa:	2303      	movs	r3, #3
 80019ac:	e004      	b.n	80019b8 <HAL_GPIO_Init+0x1ec>
 80019ae:	2302      	movs	r3, #2
 80019b0:	e002      	b.n	80019b8 <HAL_GPIO_Init+0x1ec>
 80019b2:	2301      	movs	r3, #1
 80019b4:	e000      	b.n	80019b8 <HAL_GPIO_Init+0x1ec>
 80019b6:	2300      	movs	r3, #0
 80019b8:	697a      	ldr	r2, [r7, #20]
 80019ba:	2103      	movs	r1, #3
 80019bc:	400a      	ands	r2, r1
 80019be:	0092      	lsls	r2, r2, #2
 80019c0:	4093      	lsls	r3, r2
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019c8:	4935      	ldr	r1, [pc, #212]	; (8001aa0 <HAL_GPIO_Init+0x2d4>)
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	089b      	lsrs	r3, r3, #2
 80019ce:	3302      	adds	r3, #2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019d6:	4b37      	ldr	r3, [pc, #220]	; (8001ab4 <HAL_GPIO_Init+0x2e8>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	43da      	mvns	r2, r3
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	4013      	ands	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685a      	ldr	r2, [r3, #4]
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	025b      	lsls	r3, r3, #9
 80019ee:	4013      	ands	r3, r2
 80019f0:	d003      	beq.n	80019fa <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80019fa:	4b2e      	ldr	r3, [pc, #184]	; (8001ab4 <HAL_GPIO_Init+0x2e8>)
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001a00:	4b2c      	ldr	r3, [pc, #176]	; (8001ab4 <HAL_GPIO_Init+0x2e8>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	43da      	mvns	r2, r3
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	029b      	lsls	r3, r3, #10
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d003      	beq.n	8001a24 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001a1c:	693a      	ldr	r2, [r7, #16]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a24:	4b23      	ldr	r3, [pc, #140]	; (8001ab4 <HAL_GPIO_Init+0x2e8>)
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a2a:	4b22      	ldr	r3, [pc, #136]	; (8001ab4 <HAL_GPIO_Init+0x2e8>)
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	43da      	mvns	r2, r3
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	2380      	movs	r3, #128	; 0x80
 8001a40:	035b      	lsls	r3, r3, #13
 8001a42:	4013      	ands	r3, r2
 8001a44:	d003      	beq.n	8001a4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a4e:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <HAL_GPIO_Init+0x2e8>)
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001a54:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <HAL_GPIO_Init+0x2e8>)
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	43da      	mvns	r2, r3
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	4013      	ands	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685a      	ldr	r2, [r3, #4]
 8001a68:	2380      	movs	r3, #128	; 0x80
 8001a6a:	039b      	lsls	r3, r3, #14
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d003      	beq.n	8001a78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a78:	4b0e      	ldr	r3, [pc, #56]	; (8001ab4 <HAL_GPIO_Init+0x2e8>)
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	40da      	lsrs	r2, r3
 8001a8c:	1e13      	subs	r3, r2, #0
 8001a8e:	d000      	beq.n	8001a92 <HAL_GPIO_Init+0x2c6>
 8001a90:	e6a8      	b.n	80017e4 <HAL_GPIO_Init+0x18>
  }
}
 8001a92:	46c0      	nop			; (mov r8, r8)
 8001a94:	46c0      	nop			; (mov r8, r8)
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b006      	add	sp, #24
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	40010000 	.word	0x40010000
 8001aa4:	50000400 	.word	0x50000400
 8001aa8:	50000800 	.word	0x50000800
 8001aac:	50000c00 	.word	0x50000c00
 8001ab0:	50001c00 	.word	0x50001c00
 8001ab4:	40010400 	.word	0x40010400

08001ab8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	0008      	movs	r0, r1
 8001ac2:	0011      	movs	r1, r2
 8001ac4:	1cbb      	adds	r3, r7, #2
 8001ac6:	1c02      	adds	r2, r0, #0
 8001ac8:	801a      	strh	r2, [r3, #0]
 8001aca:	1c7b      	adds	r3, r7, #1
 8001acc:	1c0a      	adds	r2, r1, #0
 8001ace:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ad0:	1c7b      	adds	r3, r7, #1
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d004      	beq.n	8001ae2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ad8:	1cbb      	adds	r3, r7, #2
 8001ada:	881a      	ldrh	r2, [r3, #0]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001ae0:	e003      	b.n	8001aea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001ae2:	1cbb      	adds	r3, r7, #2
 8001ae4:	881a      	ldrh	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	46bd      	mov	sp, r7
 8001aee:	b002      	add	sp, #8
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d101      	bne.n	8001b06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e082      	b.n	8001c0c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2241      	movs	r2, #65	; 0x41
 8001b0a:	5c9b      	ldrb	r3, [r3, r2]
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d107      	bne.n	8001b22 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2240      	movs	r2, #64	; 0x40
 8001b16:	2100      	movs	r1, #0
 8001b18:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	f7fe fe27 	bl	8000770 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2241      	movs	r2, #65	; 0x41
 8001b26:	2124      	movs	r1, #36	; 0x24
 8001b28:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2101      	movs	r1, #1
 8001b36:	438a      	bics	r2, r1
 8001b38:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4934      	ldr	r1, [pc, #208]	; (8001c14 <HAL_I2C_Init+0x120>)
 8001b44:	400a      	ands	r2, r1
 8001b46:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4931      	ldr	r1, [pc, #196]	; (8001c18 <HAL_I2C_Init+0x124>)
 8001b54:	400a      	ands	r2, r1
 8001b56:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d108      	bne.n	8001b72 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2180      	movs	r1, #128	; 0x80
 8001b6a:	0209      	lsls	r1, r1, #8
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	e007      	b.n	8001b82 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2184      	movs	r1, #132	; 0x84
 8001b7c:	0209      	lsls	r1, r1, #8
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d104      	bne.n	8001b94 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2280      	movs	r2, #128	; 0x80
 8001b90:	0112      	lsls	r2, r2, #4
 8001b92:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	685a      	ldr	r2, [r3, #4]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	491f      	ldr	r1, [pc, #124]	; (8001c1c <HAL_I2C_Init+0x128>)
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	68da      	ldr	r2, [r3, #12]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	491a      	ldr	r1, [pc, #104]	; (8001c18 <HAL_I2C_Init+0x124>)
 8001bb0:	400a      	ands	r2, r1
 8001bb2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	691a      	ldr	r2, [r3, #16]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	0011      	movs	r1, r2
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	021a      	lsls	r2, r3, #8
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	69d9      	ldr	r1, [r3, #28]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a1a      	ldr	r2, [r3, #32]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2101      	movs	r1, #1
 8001bea:	430a      	orrs	r2, r1
 8001bec:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2241      	movs	r2, #65	; 0x41
 8001bf8:	2120      	movs	r1, #32
 8001bfa:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2242      	movs	r2, #66	; 0x42
 8001c06:	2100      	movs	r1, #0
 8001c08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	b002      	add	sp, #8
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	f0ffffff 	.word	0xf0ffffff
 8001c18:	ffff7fff 	.word	0xffff7fff
 8001c1c:	02008000 	.word	0x02008000

08001c20 <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	1dbb      	adds	r3, r7, #6
 8001c2c:	801a      	strh	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2241      	movs	r2, #65	; 0x41
 8001c32:	5c9b      	ldrb	r3, [r3, r2]
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b20      	cmp	r3, #32
 8001c38:	d13b      	bne.n	8001cb2 <HAL_I2C_Slave_Receive_IT+0x92>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2240      	movs	r2, #64	; 0x40
 8001c3e:	5c9b      	ldrb	r3, [r3, r2]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d101      	bne.n	8001c48 <HAL_I2C_Slave_Receive_IT+0x28>
 8001c44:	2302      	movs	r3, #2
 8001c46:	e035      	b.n	8001cb4 <HAL_I2C_Slave_Receive_IT+0x94>
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2240      	movs	r2, #64	; 0x40
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2241      	movs	r2, #65	; 0x41
 8001c54:	2122      	movs	r1, #34	; 0x22
 8001c56:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2242      	movs	r2, #66	; 0x42
 8001c5c:	2120      	movs	r1, #32
 8001c5e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2200      	movs	r2, #0
 8001c64:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4912      	ldr	r1, [pc, #72]	; (8001cbc <HAL_I2C_Slave_Receive_IT+0x9c>)
 8001c72:	400a      	ands	r2, r1
 8001c74:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	68ba      	ldr	r2, [r7, #8]
 8001c7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	1dba      	adds	r2, r7, #6
 8001c80:	8812      	ldrh	r2, [r2, #0]
 8001c82:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	4a0b      	ldr	r2, [pc, #44]	; (8001cc0 <HAL_I2C_Slave_Receive_IT+0xa0>)
 8001c92:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4a0b      	ldr	r2, [pc, #44]	; (8001cc4 <HAL_I2C_Slave_Receive_IT+0xa4>)
 8001c98:	635a      	str	r2, [r3, #52]	; 0x34

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2240      	movs	r2, #64	; 0x40
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	5499      	strb	r1, [r3, r2]
              process unlock */

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8001ca2:	4a09      	ldr	r2, [pc, #36]	; (8001cc8 <HAL_I2C_Slave_Receive_IT+0xa8>)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	0011      	movs	r1, r2
 8001ca8:	0018      	movs	r0, r3
 8001caa:	f001 f89b 	bl	8002de4 <I2C_Enable_IRQ>

    return HAL_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e000      	b.n	8001cb4 <HAL_I2C_Slave_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001cb2:	2302      	movs	r3, #2
  }
}
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	b004      	add	sp, #16
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	ffff7fff 	.word	0xffff7fff
 8001cc0:	ffff0000 	.word	0xffff0000
 8001cc4:	08001d7d 	.word	0x08001d7d
 8001cc8:	00008002 	.word	0x00008002

08001ccc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001cd4:	46c0      	nop			; (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b002      	add	sp, #8
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001ce4:	46c0      	nop			; (mov r8, r8)
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b002      	add	sp, #8
 8001cea:	bd80      	pop	{r7, pc}

08001cec <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001cf4:	46c0      	nop			; (mov r8, r8)
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b002      	add	sp, #8
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001d04:	46c0      	nop			; (mov r8, r8)
 8001d06:	46bd      	mov	sp, r7
 8001d08:	b002      	add	sp, #8
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	0008      	movs	r0, r1
 8001d16:	0011      	movs	r1, r2
 8001d18:	1cfb      	adds	r3, r7, #3
 8001d1a:	1c02      	adds	r2, r0, #0
 8001d1c:	701a      	strb	r2, [r3, #0]
 8001d1e:	003b      	movs	r3, r7
 8001d20:	1c0a      	adds	r2, r1, #0
 8001d22:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001d24:	46c0      	nop			; (mov r8, r8)
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b002      	add	sp, #8
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001d34:	46c0      	nop			; (mov r8, r8)
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b002      	add	sp, #8
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001d44:	46c0      	nop			; (mov r8, r8)
 8001d46:	46bd      	mov	sp, r7
 8001d48:	b002      	add	sp, #8
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001d54:	46c0      	nop			; (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	b002      	add	sp, #8
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001d64:	46c0      	nop			; (mov r8, r8)
 8001d66:	46bd      	mov	sp, r7
 8001d68:	b002      	add	sp, #8
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001d74:	46c0      	nop			; (mov r8, r8)
 8001d76:	46bd      	mov	sp, r7
 8001d78:	b002      	add	sp, #8
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	5c9b      	ldrb	r3, [r3, r2]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d101      	bne.n	8001da0 <I2C_Slave_ISR_IT+0x24>
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	e0fa      	b.n	8001f96 <I2C_Slave_ISR_IT+0x21a>
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2240      	movs	r2, #64	; 0x40
 8001da4:	2101      	movs	r1, #1
 8001da6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	095b      	lsrs	r3, r3, #5
 8001dac:	001a      	movs	r2, r3
 8001dae:	2301      	movs	r3, #1
 8001db0:	4013      	ands	r3, r2
 8001db2:	d00b      	beq.n	8001dcc <I2C_Slave_ISR_IT+0x50>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	095b      	lsrs	r3, r3, #5
 8001db8:	001a      	movs	r2, r3
 8001dba:	2301      	movs	r3, #1
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d005      	beq.n	8001dcc <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	0011      	movs	r1, r2
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	f000 fd0c 	bl	80027e4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	091b      	lsrs	r3, r3, #4
 8001dd0:	001a      	movs	r2, r3
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d054      	beq.n	8001e82 <I2C_Slave_ISR_IT+0x106>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	091b      	lsrs	r3, r3, #4
 8001ddc:	001a      	movs	r2, r3
 8001dde:	2301      	movs	r3, #1
 8001de0:	4013      	ands	r3, r2
 8001de2:	d04e      	beq.n	8001e82 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d12d      	bne.n	8001e4a <I2C_Slave_ISR_IT+0xce>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2241      	movs	r2, #65	; 0x41
 8001df2:	5c9b      	ldrb	r3, [r3, r2]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b28      	cmp	r3, #40	; 0x28
 8001df8:	d10b      	bne.n	8001e12 <I2C_Slave_ISR_IT+0x96>
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	2380      	movs	r3, #128	; 0x80
 8001dfe:	049b      	lsls	r3, r3, #18
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d106      	bne.n	8001e12 <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	0011      	movs	r1, r2
 8001e0a:	0018      	movs	r0, r3
 8001e0c:	f000 fe0e 	bl	8002a2c <I2C_ITListenCplt>
 8001e10:	e036      	b.n	8001e80 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2241      	movs	r2, #65	; 0x41
 8001e16:	5c9b      	ldrb	r3, [r3, r2]
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b29      	cmp	r3, #41	; 0x29
 8001e1c:	d110      	bne.n	8001e40 <I2C_Slave_ISR_IT+0xc4>
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	4a5f      	ldr	r2, [pc, #380]	; (8001fa0 <I2C_Slave_ISR_IT+0x224>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d00c      	beq.n	8001e40 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2210      	movs	r2, #16
 8001e2c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	0018      	movs	r0, r3
 8001e32:	f000 ff60 	bl	8002cf6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f000 fb9b 	bl	8002574 <I2C_ITSlaveSeqCplt>
 8001e3e:	e01f      	b.n	8001e80 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2210      	movs	r2, #16
 8001e46:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8001e48:	e09d      	b.n	8001f86 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2210      	movs	r2, #16
 8001e50:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e56:	2204      	movs	r2, #4
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d005      	beq.n	8001e70 <I2C_Slave_ISR_IT+0xf4>
 8001e64:	697a      	ldr	r2, [r7, #20]
 8001e66:	2380      	movs	r3, #128	; 0x80
 8001e68:	045b      	lsls	r3, r3, #17
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d000      	beq.n	8001e70 <I2C_Slave_ISR_IT+0xf4>
 8001e6e:	e08a      	b.n	8001f86 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	0011      	movs	r1, r2
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f000 fe31 	bl	8002ae0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8001e7e:	e082      	b.n	8001f86 <I2C_Slave_ISR_IT+0x20a>
 8001e80:	e081      	b.n	8001f86 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	089b      	lsrs	r3, r3, #2
 8001e86:	001a      	movs	r2, r3
 8001e88:	2301      	movs	r3, #1
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d031      	beq.n	8001ef2 <I2C_Slave_ISR_IT+0x176>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	089b      	lsrs	r3, r3, #2
 8001e92:	001a      	movs	r2, r3
 8001e94:	2301      	movs	r3, #1
 8001e96:	4013      	ands	r3, r2
 8001e98:	d02b      	beq.n	8001ef2 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d018      	beq.n	8001ed6 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb6:	1c5a      	adds	r2, r3, #1
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ec0:	3b01      	subs	r3, #1
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d154      	bne.n	8001f8a <I2C_Slave_ISR_IT+0x20e>
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	4a2f      	ldr	r2, [pc, #188]	; (8001fa0 <I2C_Slave_ISR_IT+0x224>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d050      	beq.n	8001f8a <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	0018      	movs	r0, r3
 8001eec:	f000 fb42 	bl	8002574 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8001ef0:	e04b      	b.n	8001f8a <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	08db      	lsrs	r3, r3, #3
 8001ef6:	001a      	movs	r2, r3
 8001ef8:	2301      	movs	r3, #1
 8001efa:	4013      	ands	r3, r2
 8001efc:	d00c      	beq.n	8001f18 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	08db      	lsrs	r3, r3, #3
 8001f02:	001a      	movs	r2, r3
 8001f04:	2301      	movs	r3, #1
 8001f06:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001f08:	d006      	beq.n	8001f18 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	0011      	movs	r1, r2
 8001f10:	0018      	movs	r0, r3
 8001f12:	f000 fa49 	bl	80023a8 <I2C_ITAddrCplt>
 8001f16:	e039      	b.n	8001f8c <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	085b      	lsrs	r3, r3, #1
 8001f1c:	001a      	movs	r2, r3
 8001f1e:	2301      	movs	r3, #1
 8001f20:	4013      	ands	r3, r2
 8001f22:	d033      	beq.n	8001f8c <I2C_Slave_ISR_IT+0x210>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	085b      	lsrs	r3, r3, #1
 8001f28:	001a      	movs	r2, r3
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d02d      	beq.n	8001f8c <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d018      	beq.n	8001f6c <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3e:	781a      	ldrb	r2, [r3, #0]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	3b01      	subs	r3, #1
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f62:	3b01      	subs	r3, #1
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	851a      	strh	r2, [r3, #40]	; 0x28
 8001f6a:	e00f      	b.n	8001f8c <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	2380      	movs	r3, #128	; 0x80
 8001f70:	045b      	lsls	r3, r3, #17
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d002      	beq.n	8001f7c <I2C_Slave_ISR_IT+0x200>
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d107      	bne.n	8001f8c <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f000 faf8 	bl	8002574 <I2C_ITSlaveSeqCplt>
 8001f84:	e002      	b.n	8001f8c <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8001f86:	46c0      	nop			; (mov r8, r8)
 8001f88:	e000      	b.n	8001f8c <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8001f8a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2240      	movs	r2, #64	; 0x40
 8001f90:	2100      	movs	r1, #0
 8001f92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	0018      	movs	r0, r3
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	b006      	add	sp, #24
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	46c0      	nop			; (mov r8, r8)
 8001fa0:	ffff0000 	.word	0xffff0000

08001fa4 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8001fa4:	b590      	push	{r4, r7, lr}
 8001fa6:	b089      	sub	sp, #36	; 0x24
 8001fa8:	af02      	add	r7, sp, #8
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2240      	movs	r2, #64	; 0x40
 8001fb4:	5c9b      	ldrb	r3, [r3, r2]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d101      	bne.n	8001fbe <I2C_Master_ISR_DMA+0x1a>
 8001fba:	2302      	movs	r3, #2
 8001fbc:	e0f7      	b.n	80021ae <I2C_Master_ISR_DMA+0x20a>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2240      	movs	r2, #64	; 0x40
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	091b      	lsrs	r3, r3, #4
 8001fca:	001a      	movs	r2, r3
 8001fcc:	2301      	movs	r3, #1
 8001fce:	4013      	ands	r3, r2
 8001fd0:	d019      	beq.n	8002006 <I2C_Master_ISR_DMA+0x62>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	091b      	lsrs	r3, r3, #4
 8001fd6:	001a      	movs	r2, r3
 8001fd8:	2301      	movs	r3, #1
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d013      	beq.n	8002006 <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2210      	movs	r2, #16
 8001fe4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	2204      	movs	r2, #4
 8001fec:	431a      	orrs	r2, r3
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2120      	movs	r1, #32
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	f000 fef4 	bl	8002de4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	0018      	movs	r0, r3
 8002000:	f000 fe79 	bl	8002cf6 <I2C_Flush_TXDR>
 8002004:	e0ce      	b.n	80021a4 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	09db      	lsrs	r3, r3, #7
 800200a:	001a      	movs	r2, r3
 800200c:	2301      	movs	r3, #1
 800200e:	4013      	ands	r3, r2
 8002010:	d100      	bne.n	8002014 <I2C_Master_ISR_DMA+0x70>
 8002012:	e07e      	b.n	8002112 <I2C_Master_ISR_DMA+0x16e>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	099b      	lsrs	r3, r3, #6
 8002018:	001a      	movs	r2, r3
 800201a:	2301      	movs	r3, #1
 800201c:	4013      	ands	r3, r2
 800201e:	d100      	bne.n	8002022 <I2C_Master_ISR_DMA+0x7e>
 8002020:	e077      	b.n	8002112 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2140      	movs	r1, #64	; 0x40
 800202e:	438a      	bics	r2, r1
 8002030:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002036:	b29b      	uxth	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	d055      	beq.n	80020e8 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	b29a      	uxth	r2, r3
 8002044:	2312      	movs	r3, #18
 8002046:	18fb      	adds	r3, r7, r3
 8002048:	0592      	lsls	r2, r2, #22
 800204a:	0d92      	lsrs	r2, r2, #22
 800204c:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002052:	b29b      	uxth	r3, r3
 8002054:	2bff      	cmp	r3, #255	; 0xff
 8002056:	d906      	bls.n	8002066 <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	22ff      	movs	r2, #255	; 0xff
 800205c:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800205e:	2380      	movs	r3, #128	; 0x80
 8002060:	045b      	lsls	r3, r3, #17
 8002062:	617b      	str	r3, [r7, #20]
 8002064:	e010      	b.n	8002088 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800206a:	b29a      	uxth	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002074:	4a50      	ldr	r2, [pc, #320]	; (80021b8 <I2C_Master_ISR_DMA+0x214>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d003      	beq.n	8002082 <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	e002      	b.n	8002088 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8002082:	2380      	movs	r3, #128	; 0x80
 8002084:	049b      	lsls	r3, r3, #18
 8002086:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800208c:	b2da      	uxtb	r2, r3
 800208e:	697c      	ldr	r4, [r7, #20]
 8002090:	2312      	movs	r3, #18
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	8819      	ldrh	r1, [r3, #0]
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	2300      	movs	r3, #0
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	0023      	movs	r3, r4
 800209e:	f000 fe6b 	bl	8002d78 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2241      	movs	r2, #65	; 0x41
 80020b8:	5c9b      	ldrb	r3, [r3, r2]
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b22      	cmp	r3, #34	; 0x22
 80020be:	d109      	bne.n	80020d4 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2180      	movs	r1, #128	; 0x80
 80020cc:	0209      	lsls	r1, r1, #8
 80020ce:	430a      	orrs	r2, r1
 80020d0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80020d2:	e067      	b.n	80021a4 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2180      	movs	r1, #128	; 0x80
 80020e0:	01c9      	lsls	r1, r1, #7
 80020e2:	430a      	orrs	r2, r1
 80020e4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80020e6:	e05d      	b.n	80021a4 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	2380      	movs	r3, #128	; 0x80
 80020f0:	049b      	lsls	r3, r3, #18
 80020f2:	401a      	ands	r2, r3
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	049b      	lsls	r3, r3, #18
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d004      	beq.n	8002106 <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	0018      	movs	r0, r3
 8002100:	f000 f9f6 	bl	80024f0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002104:	e04e      	b.n	80021a4 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2140      	movs	r1, #64	; 0x40
 800210a:	0018      	movs	r0, r3
 800210c:	f000 fce8 	bl	8002ae0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002110:	e048      	b.n	80021a4 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	099b      	lsrs	r3, r3, #6
 8002116:	001a      	movs	r2, r3
 8002118:	2301      	movs	r3, #1
 800211a:	4013      	ands	r3, r2
 800211c:	d02e      	beq.n	800217c <I2C_Master_ISR_DMA+0x1d8>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	099b      	lsrs	r3, r3, #6
 8002122:	001a      	movs	r2, r3
 8002124:	2301      	movs	r3, #1
 8002126:	4013      	ands	r3, r2
 8002128:	d028      	beq.n	800217c <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800212e:	b29b      	uxth	r3, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	d11d      	bne.n	8002170 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	049b      	lsls	r3, r3, #18
 800213e:	401a      	ands	r2, r3
 8002140:	2380      	movs	r3, #128	; 0x80
 8002142:	049b      	lsls	r3, r3, #18
 8002144:	429a      	cmp	r2, r3
 8002146:	d02c      	beq.n	80021a2 <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214c:	4a1a      	ldr	r2, [pc, #104]	; (80021b8 <I2C_Master_ISR_DMA+0x214>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d109      	bne.n	8002166 <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2180      	movs	r1, #128	; 0x80
 800215e:	01c9      	lsls	r1, r1, #7
 8002160:	430a      	orrs	r2, r1
 8002162:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002164:	e01d      	b.n	80021a2 <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	0018      	movs	r0, r3
 800216a:	f000 f9c1 	bl	80024f0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800216e:	e018      	b.n	80021a2 <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2140      	movs	r1, #64	; 0x40
 8002174:	0018      	movs	r0, r3
 8002176:	f000 fcb3 	bl	8002ae0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800217a:	e012      	b.n	80021a2 <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	095b      	lsrs	r3, r3, #5
 8002180:	001a      	movs	r2, r3
 8002182:	2301      	movs	r3, #1
 8002184:	4013      	ands	r3, r2
 8002186:	d00d      	beq.n	80021a4 <I2C_Master_ISR_DMA+0x200>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	095b      	lsrs	r3, r3, #5
 800218c:	001a      	movs	r2, r3
 800218e:	2301      	movs	r3, #1
 8002190:	4013      	ands	r3, r2
 8002192:	d007      	beq.n	80021a4 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002194:	68ba      	ldr	r2, [r7, #8]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	0011      	movs	r1, r2
 800219a:	0018      	movs	r0, r3
 800219c:	f000 fa50 	bl	8002640 <I2C_ITMasterCplt>
 80021a0:	e000      	b.n	80021a4 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 80021a2:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2240      	movs	r2, #64	; 0x40
 80021a8:	2100      	movs	r1, #0
 80021aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	0018      	movs	r0, r3
 80021b0:	46bd      	mov	sp, r7
 80021b2:	b007      	add	sp, #28
 80021b4:	bd90      	pop	{r4, r7, pc}
 80021b6:	46c0      	nop			; (mov r8, r8)
 80021b8:	ffff0000 	.word	0xffff0000

080021bc <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b088      	sub	sp, #32
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021cc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2240      	movs	r2, #64	; 0x40
 80021d6:	5c9b      	ldrb	r3, [r3, r2]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d101      	bne.n	80021e0 <I2C_Slave_ISR_DMA+0x24>
 80021dc:	2302      	movs	r3, #2
 80021de:	e0dd      	b.n	800239c <I2C_Slave_ISR_DMA+0x1e0>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2240      	movs	r2, #64	; 0x40
 80021e4:	2101      	movs	r1, #1
 80021e6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	095b      	lsrs	r3, r3, #5
 80021ec:	001a      	movs	r2, r3
 80021ee:	2301      	movs	r3, #1
 80021f0:	4013      	ands	r3, r2
 80021f2:	d00b      	beq.n	800220c <I2C_Slave_ISR_DMA+0x50>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	095b      	lsrs	r3, r3, #5
 80021f8:	001a      	movs	r2, r3
 80021fa:	2301      	movs	r3, #1
 80021fc:	4013      	ands	r3, r2
 80021fe:	d005      	beq.n	800220c <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002200:	68ba      	ldr	r2, [r7, #8]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	0011      	movs	r1, r2
 8002206:	0018      	movs	r0, r3
 8002208:	f000 faec 	bl	80027e4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	091b      	lsrs	r3, r3, #4
 8002210:	001a      	movs	r2, r3
 8002212:	2301      	movs	r3, #1
 8002214:	4013      	ands	r3, r2
 8002216:	d100      	bne.n	800221a <I2C_Slave_ISR_DMA+0x5e>
 8002218:	e0a9      	b.n	800236e <I2C_Slave_ISR_DMA+0x1b2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	091b      	lsrs	r3, r3, #4
 800221e:	001a      	movs	r2, r3
 8002220:	2301      	movs	r3, #1
 8002222:	4013      	ands	r3, r2
 8002224:	d100      	bne.n	8002228 <I2C_Slave_ISR_DMA+0x6c>
 8002226:	e0a2      	b.n	800236e <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	0b9b      	lsrs	r3, r3, #14
 800222c:	001a      	movs	r2, r3
 800222e:	2301      	movs	r3, #1
 8002230:	4013      	ands	r3, r2
 8002232:	d106      	bne.n	8002242 <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	0bdb      	lsrs	r3, r3, #15
 8002238:	001a      	movs	r2, r3
 800223a:	2301      	movs	r3, #1
 800223c:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800223e:	d100      	bne.n	8002242 <I2C_Slave_ISR_DMA+0x86>
 8002240:	e08e      	b.n	8002360 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00d      	beq.n	8002266 <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	0bdb      	lsrs	r3, r3, #15
 800224e:	001a      	movs	r2, r3
 8002250:	2301      	movs	r3, #1
 8002252:	4013      	ands	r3, r2
 8002254:	d007      	beq.n	8002266 <I2C_Slave_ISR_DMA+0xaa>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 8002262:	2301      	movs	r3, #1
 8002264:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00d      	beq.n	800228a <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	0b9b      	lsrs	r3, r3, #14
 8002272:	001a      	movs	r2, r3
 8002274:	2301      	movs	r3, #1
 8002276:	4013      	ands	r3, r2
 8002278:	d007      	beq.n	800228a <I2C_Slave_ISR_DMA+0xce>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 8002286:	2301      	movs	r3, #1
 8002288:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d12d      	bne.n	80022ec <I2C_Slave_ISR_DMA+0x130>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2241      	movs	r2, #65	; 0x41
 8002294:	5c9b      	ldrb	r3, [r3, r2]
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b28      	cmp	r3, #40	; 0x28
 800229a:	d10b      	bne.n	80022b4 <I2C_Slave_ISR_DMA+0xf8>
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	2380      	movs	r3, #128	; 0x80
 80022a0:	049b      	lsls	r3, r3, #18
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d106      	bne.n	80022b4 <I2C_Slave_ISR_DMA+0xf8>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	0011      	movs	r1, r2
 80022ac:	0018      	movs	r0, r3
 80022ae:	f000 fbbd 	bl	8002a2c <I2C_ITListenCplt>
 80022b2:	e054      	b.n	800235e <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2241      	movs	r2, #65	; 0x41
 80022b8:	5c9b      	ldrb	r3, [r3, r2]
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b29      	cmp	r3, #41	; 0x29
 80022be:	d110      	bne.n	80022e2 <I2C_Slave_ISR_DMA+0x126>
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	4a38      	ldr	r2, [pc, #224]	; (80023a4 <I2C_Slave_ISR_DMA+0x1e8>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d00c      	beq.n	80022e2 <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2210      	movs	r2, #16
 80022ce:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	0018      	movs	r0, r3
 80022d4:	f000 fd0f 	bl	8002cf6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	0018      	movs	r0, r3
 80022dc:	f000 f94a 	bl	8002574 <I2C_ITSlaveSeqCplt>
 80022e0:	e03d      	b.n	800235e <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2210      	movs	r2, #16
 80022e8:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80022ea:	e03e      	b.n	800236a <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2210      	movs	r2, #16
 80022f2:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f8:	2204      	movs	r2, #4
 80022fa:	431a      	orrs	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002300:	2317      	movs	r3, #23
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	2141      	movs	r1, #65	; 0x41
 8002308:	5c52      	ldrb	r2, [r2, r1]
 800230a:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d004      	beq.n	800231c <I2C_Slave_ISR_DMA+0x160>
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	2380      	movs	r3, #128	; 0x80
 8002316:	045b      	lsls	r3, r3, #17
 8002318:	429a      	cmp	r2, r3
 800231a:	d126      	bne.n	800236a <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800231c:	2217      	movs	r2, #23
 800231e:	18bb      	adds	r3, r7, r2
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	2b21      	cmp	r3, #33	; 0x21
 8002324:	d003      	beq.n	800232e <I2C_Slave_ISR_DMA+0x172>
 8002326:	18bb      	adds	r3, r7, r2
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b29      	cmp	r3, #41	; 0x29
 800232c:	d103      	bne.n	8002336 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2221      	movs	r2, #33	; 0x21
 8002332:	631a      	str	r2, [r3, #48]	; 0x30
 8002334:	e00b      	b.n	800234e <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002336:	2217      	movs	r2, #23
 8002338:	18bb      	adds	r3, r7, r2
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b22      	cmp	r3, #34	; 0x22
 800233e:	d003      	beq.n	8002348 <I2C_Slave_ISR_DMA+0x18c>
 8002340:	18bb      	adds	r3, r7, r2
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b2a      	cmp	r3, #42	; 0x2a
 8002346:	d102      	bne.n	800234e <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2222      	movs	r2, #34	; 0x22
 800234c:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	0011      	movs	r1, r2
 8002356:	0018      	movs	r0, r3
 8002358:	f000 fbc2 	bl	8002ae0 <I2C_ITError>
      if (treatdmanack == 1U)
 800235c:	e005      	b.n	800236a <I2C_Slave_ISR_DMA+0x1ae>
 800235e:	e004      	b.n	800236a <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2210      	movs	r2, #16
 8002366:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002368:	e013      	b.n	8002392 <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 800236a:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800236c:	e011      	b.n	8002392 <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	08db      	lsrs	r3, r3, #3
 8002372:	001a      	movs	r2, r3
 8002374:	2301      	movs	r3, #1
 8002376:	4013      	ands	r3, r2
 8002378:	d00b      	beq.n	8002392 <I2C_Slave_ISR_DMA+0x1d6>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	08db      	lsrs	r3, r3, #3
 800237e:	001a      	movs	r2, r3
 8002380:	2301      	movs	r3, #1
 8002382:	4013      	ands	r3, r2
 8002384:	d005      	beq.n	8002392 <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	0011      	movs	r1, r2
 800238c:	0018      	movs	r0, r3
 800238e:	f000 f80b 	bl	80023a8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2240      	movs	r2, #64	; 0x40
 8002396:	2100      	movs	r1, #0
 8002398:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800239a:	2300      	movs	r3, #0
}
 800239c:	0018      	movs	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	b008      	add	sp, #32
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	ffff0000 	.word	0xffff0000

080023a8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80023a8:	b5b0      	push	{r4, r5, r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2241      	movs	r2, #65	; 0x41
 80023b6:	5c9b      	ldrb	r3, [r3, r2]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	001a      	movs	r2, r3
 80023bc:	2328      	movs	r3, #40	; 0x28
 80023be:	4013      	ands	r3, r2
 80023c0:	2b28      	cmp	r3, #40	; 0x28
 80023c2:	d000      	beq.n	80023c6 <I2C_ITAddrCplt+0x1e>
 80023c4:	e088      	b.n	80024d8 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	0c1b      	lsrs	r3, r3, #16
 80023ce:	b2da      	uxtb	r2, r3
 80023d0:	250f      	movs	r5, #15
 80023d2:	197b      	adds	r3, r7, r5
 80023d4:	2101      	movs	r1, #1
 80023d6:	400a      	ands	r2, r1
 80023d8:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	0c1b      	lsrs	r3, r3, #16
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	200c      	movs	r0, #12
 80023e6:	183b      	adds	r3, r7, r0
 80023e8:	21fe      	movs	r1, #254	; 0xfe
 80023ea:	400a      	ands	r2, r1
 80023ec:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	240a      	movs	r4, #10
 80023f8:	193b      	adds	r3, r7, r4
 80023fa:	0592      	lsls	r2, r2, #22
 80023fc:	0d92      	lsrs	r2, r2, #22
 80023fe:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	b29a      	uxth	r2, r3
 8002408:	2308      	movs	r3, #8
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	21fe      	movs	r1, #254	; 0xfe
 800240e:	400a      	ands	r2, r1
 8002410:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d148      	bne.n	80024ac <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800241a:	0021      	movs	r1, r4
 800241c:	187b      	adds	r3, r7, r1
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	09db      	lsrs	r3, r3, #7
 8002422:	b29a      	uxth	r2, r3
 8002424:	183b      	adds	r3, r7, r0
 8002426:	881b      	ldrh	r3, [r3, #0]
 8002428:	4053      	eors	r3, r2
 800242a:	b29b      	uxth	r3, r3
 800242c:	001a      	movs	r2, r3
 800242e:	2306      	movs	r3, #6
 8002430:	4013      	ands	r3, r2
 8002432:	d120      	bne.n	8002476 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8002434:	183b      	adds	r3, r7, r0
 8002436:	187a      	adds	r2, r7, r1
 8002438:	8812      	ldrh	r2, [r2, #0]
 800243a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002440:	1c5a      	adds	r2, r3, #1
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800244a:	2b02      	cmp	r3, #2
 800244c:	d14c      	bne.n	80024e8 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2208      	movs	r2, #8
 800245a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2240      	movs	r2, #64	; 0x40
 8002460:	2100      	movs	r1, #0
 8002462:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002464:	183b      	adds	r3, r7, r0
 8002466:	881a      	ldrh	r2, [r3, #0]
 8002468:	197b      	adds	r3, r7, r5
 800246a:	7819      	ldrb	r1, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	0018      	movs	r0, r3
 8002470:	f7ff fc4c 	bl	8001d0c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002474:	e038      	b.n	80024e8 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8002476:	240c      	movs	r4, #12
 8002478:	193b      	adds	r3, r7, r4
 800247a:	2208      	movs	r2, #8
 800247c:	18ba      	adds	r2, r7, r2
 800247e:	8812      	ldrh	r2, [r2, #0]
 8002480:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	021a      	lsls	r2, r3, #8
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	0011      	movs	r1, r2
 800248a:	0018      	movs	r0, r3
 800248c:	f000 fd12 	bl	8002eb4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2240      	movs	r2, #64	; 0x40
 8002494:	2100      	movs	r1, #0
 8002496:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002498:	193b      	adds	r3, r7, r4
 800249a:	881a      	ldrh	r2, [r3, #0]
 800249c:	230f      	movs	r3, #15
 800249e:	18fb      	adds	r3, r7, r3
 80024a0:	7819      	ldrb	r1, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	0018      	movs	r0, r3
 80024a6:	f7ff fc31 	bl	8001d0c <HAL_I2C_AddrCallback>
}
 80024aa:	e01d      	b.n	80024e8 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	021a      	lsls	r2, r3, #8
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	0011      	movs	r1, r2
 80024b4:	0018      	movs	r0, r3
 80024b6:	f000 fcfd 	bl	8002eb4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2240      	movs	r2, #64	; 0x40
 80024be:	2100      	movs	r1, #0
 80024c0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80024c2:	230c      	movs	r3, #12
 80024c4:	18fb      	adds	r3, r7, r3
 80024c6:	881a      	ldrh	r2, [r3, #0]
 80024c8:	230f      	movs	r3, #15
 80024ca:	18fb      	adds	r3, r7, r3
 80024cc:	7819      	ldrb	r1, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	0018      	movs	r0, r3
 80024d2:	f7ff fc1b 	bl	8001d0c <HAL_I2C_AddrCallback>
}
 80024d6:	e007      	b.n	80024e8 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2208      	movs	r2, #8
 80024de:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2240      	movs	r2, #64	; 0x40
 80024e4:	2100      	movs	r1, #0
 80024e6:	5499      	strb	r1, [r3, r2]
}
 80024e8:	46c0      	nop			; (mov r8, r8)
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b004      	add	sp, #16
 80024ee:	bdb0      	pop	{r4, r5, r7, pc}

080024f0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2242      	movs	r2, #66	; 0x42
 80024fc:	2100      	movs	r1, #0
 80024fe:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2241      	movs	r2, #65	; 0x41
 8002504:	5c9b      	ldrb	r3, [r3, r2]
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b21      	cmp	r3, #33	; 0x21
 800250a:	d117      	bne.n	800253c <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2241      	movs	r2, #65	; 0x41
 8002510:	2120      	movs	r1, #32
 8002512:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2211      	movs	r2, #17
 8002518:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2101      	movs	r1, #1
 8002524:	0018      	movs	r0, r3
 8002526:	f000 fcc5 	bl	8002eb4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2240      	movs	r2, #64	; 0x40
 800252e:	2100      	movs	r1, #0
 8002530:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	0018      	movs	r0, r3
 8002536:	f7ff fbc9 	bl	8001ccc <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800253a:	e016      	b.n	800256a <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2241      	movs	r2, #65	; 0x41
 8002540:	2120      	movs	r1, #32
 8002542:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2212      	movs	r2, #18
 8002548:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2102      	movs	r1, #2
 8002554:	0018      	movs	r0, r3
 8002556:	f000 fcad 	bl	8002eb4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2240      	movs	r2, #64	; 0x40
 800255e:	2100      	movs	r1, #0
 8002560:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	0018      	movs	r0, r3
 8002566:	f7ff fbb9 	bl	8001cdc <HAL_I2C_MasterRxCpltCallback>
}
 800256a:	46c0      	nop			; (mov r8, r8)
 800256c:	46bd      	mov	sp, r7
 800256e:	b002      	add	sp, #8
 8002570:	bd80      	pop	{r7, pc}
	...

08002574 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2242      	movs	r2, #66	; 0x42
 8002588:	2100      	movs	r1, #0
 800258a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	0b9b      	lsrs	r3, r3, #14
 8002590:	001a      	movs	r2, r3
 8002592:	2301      	movs	r3, #1
 8002594:	4013      	ands	r3, r2
 8002596:	d008      	beq.n	80025aa <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4925      	ldr	r1, [pc, #148]	; (8002638 <I2C_ITSlaveSeqCplt+0xc4>)
 80025a4:	400a      	ands	r2, r1
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	e00d      	b.n	80025c6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	0bdb      	lsrs	r3, r3, #15
 80025ae:	001a      	movs	r2, r3
 80025b0:	2301      	movs	r3, #1
 80025b2:	4013      	ands	r3, r2
 80025b4:	d007      	beq.n	80025c6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	491e      	ldr	r1, [pc, #120]	; (800263c <I2C_ITSlaveSeqCplt+0xc8>)
 80025c2:	400a      	ands	r2, r1
 80025c4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2241      	movs	r2, #65	; 0x41
 80025ca:	5c9b      	ldrb	r3, [r3, r2]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b29      	cmp	r3, #41	; 0x29
 80025d0:	d114      	bne.n	80025fc <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2241      	movs	r2, #65	; 0x41
 80025d6:	2128      	movs	r1, #40	; 0x28
 80025d8:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2221      	movs	r2, #33	; 0x21
 80025de:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2101      	movs	r1, #1
 80025e4:	0018      	movs	r0, r3
 80025e6:	f000 fc65 	bl	8002eb4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2240      	movs	r2, #64	; 0x40
 80025ee:	2100      	movs	r1, #0
 80025f0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	0018      	movs	r0, r3
 80025f6:	f7ff fb79 	bl	8001cec <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80025fa:	e019      	b.n	8002630 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2241      	movs	r2, #65	; 0x41
 8002600:	5c9b      	ldrb	r3, [r3, r2]
 8002602:	b2db      	uxtb	r3, r3
 8002604:	2b2a      	cmp	r3, #42	; 0x2a
 8002606:	d113      	bne.n	8002630 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2241      	movs	r2, #65	; 0x41
 800260c:	2128      	movs	r1, #40	; 0x28
 800260e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2222      	movs	r2, #34	; 0x22
 8002614:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2102      	movs	r1, #2
 800261a:	0018      	movs	r0, r3
 800261c:	f000 fc4a 	bl	8002eb4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2240      	movs	r2, #64	; 0x40
 8002624:	2100      	movs	r1, #0
 8002626:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	0018      	movs	r0, r3
 800262c:	f7ff fb66 	bl	8001cfc <HAL_I2C_SlaveRxCpltCallback>
}
 8002630:	46c0      	nop			; (mov r8, r8)
 8002632:	46bd      	mov	sp, r7
 8002634:	b004      	add	sp, #16
 8002636:	bd80      	pop	{r7, pc}
 8002638:	ffffbfff 	.word	0xffffbfff
 800263c:	ffff7fff 	.word	0xffff7fff

08002640 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2220      	movs	r2, #32
 8002654:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2241      	movs	r2, #65	; 0x41
 800265a:	5c9b      	ldrb	r3, [r3, r2]
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b21      	cmp	r3, #33	; 0x21
 8002660:	d108      	bne.n	8002674 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2101      	movs	r1, #1
 8002666:	0018      	movs	r0, r3
 8002668:	f000 fc24 	bl	8002eb4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2211      	movs	r2, #17
 8002670:	631a      	str	r2, [r3, #48]	; 0x30
 8002672:	e00d      	b.n	8002690 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2241      	movs	r2, #65	; 0x41
 8002678:	5c9b      	ldrb	r3, [r3, r2]
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b22      	cmp	r3, #34	; 0x22
 800267e:	d107      	bne.n	8002690 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2102      	movs	r1, #2
 8002684:	0018      	movs	r0, r3
 8002686:	f000 fc15 	bl	8002eb4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2212      	movs	r2, #18
 800268e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4950      	ldr	r1, [pc, #320]	; (80027dc <I2C_ITMasterCplt+0x19c>)
 800269c:	400a      	ands	r2, r1
 800269e:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a4d      	ldr	r2, [pc, #308]	; (80027e0 <I2C_ITMasterCplt+0x1a0>)
 80026aa:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	091b      	lsrs	r3, r3, #4
 80026b0:	001a      	movs	r2, r3
 80026b2:	2301      	movs	r3, #1
 80026b4:	4013      	ands	r3, r2
 80026b6:	d009      	beq.n	80026cc <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2210      	movs	r2, #16
 80026be:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c4:	2204      	movs	r2, #4
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2241      	movs	r2, #65	; 0x41
 80026d0:	5c9b      	ldrb	r3, [r3, r2]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b60      	cmp	r3, #96	; 0x60
 80026d6:	d10b      	bne.n	80026f0 <I2C_ITMasterCplt+0xb0>
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	089b      	lsrs	r3, r3, #2
 80026dc:	001a      	movs	r2, r3
 80026de:	2301      	movs	r3, #1
 80026e0:	4013      	ands	r3, r2
 80026e2:	d005      	beq.n	80026f0 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80026ee:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	0018      	movs	r0, r3
 80026f4:	f000 faff 	bl	8002cf6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fc:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2241      	movs	r2, #65	; 0x41
 8002702:	5c9b      	ldrb	r3, [r3, r2]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b60      	cmp	r3, #96	; 0x60
 8002708:	d002      	beq.n	8002710 <I2C_ITMasterCplt+0xd0>
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d007      	beq.n	8002720 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	0011      	movs	r1, r2
 8002718:	0018      	movs	r0, r3
 800271a:	f000 f9e1 	bl	8002ae0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800271e:	e058      	b.n	80027d2 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2241      	movs	r2, #65	; 0x41
 8002724:	5c9b      	ldrb	r3, [r3, r2]
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b21      	cmp	r3, #33	; 0x21
 800272a:	d126      	bne.n	800277a <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2241      	movs	r2, #65	; 0x41
 8002730:	2120      	movs	r1, #32
 8002732:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2242      	movs	r2, #66	; 0x42
 800273e:	5c9b      	ldrb	r3, [r3, r2]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b40      	cmp	r3, #64	; 0x40
 8002744:	d10c      	bne.n	8002760 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2242      	movs	r2, #66	; 0x42
 800274a:	2100      	movs	r1, #0
 800274c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2240      	movs	r2, #64	; 0x40
 8002752:	2100      	movs	r1, #0
 8002754:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	0018      	movs	r0, r3
 800275a:	f7ff faef 	bl	8001d3c <HAL_I2C_MemTxCpltCallback>
}
 800275e:	e038      	b.n	80027d2 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2242      	movs	r2, #66	; 0x42
 8002764:	2100      	movs	r1, #0
 8002766:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2240      	movs	r2, #64	; 0x40
 800276c:	2100      	movs	r1, #0
 800276e:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	0018      	movs	r0, r3
 8002774:	f7ff faaa 	bl	8001ccc <HAL_I2C_MasterTxCpltCallback>
}
 8002778:	e02b      	b.n	80027d2 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2241      	movs	r2, #65	; 0x41
 800277e:	5c9b      	ldrb	r3, [r3, r2]
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b22      	cmp	r3, #34	; 0x22
 8002784:	d125      	bne.n	80027d2 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2241      	movs	r2, #65	; 0x41
 800278a:	2120      	movs	r1, #32
 800278c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2242      	movs	r2, #66	; 0x42
 8002798:	5c9b      	ldrb	r3, [r3, r2]
 800279a:	b2db      	uxtb	r3, r3
 800279c:	2b40      	cmp	r3, #64	; 0x40
 800279e:	d10c      	bne.n	80027ba <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2242      	movs	r2, #66	; 0x42
 80027a4:	2100      	movs	r1, #0
 80027a6:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2240      	movs	r2, #64	; 0x40
 80027ac:	2100      	movs	r1, #0
 80027ae:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	0018      	movs	r0, r3
 80027b4:	f7ff faca 	bl	8001d4c <HAL_I2C_MemRxCpltCallback>
}
 80027b8:	e00b      	b.n	80027d2 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2242      	movs	r2, #66	; 0x42
 80027be:	2100      	movs	r1, #0
 80027c0:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2240      	movs	r2, #64	; 0x40
 80027c6:	2100      	movs	r1, #0
 80027c8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	0018      	movs	r0, r3
 80027ce:	f7ff fa85 	bl	8001cdc <HAL_I2C_MasterRxCpltCallback>
}
 80027d2:	46c0      	nop			; (mov r8, r8)
 80027d4:	46bd      	mov	sp, r7
 80027d6:	b006      	add	sp, #24
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	46c0      	nop			; (mov r8, r8)
 80027dc:	fe00e800 	.word	0xfe00e800
 80027e0:	ffff0000 	.word	0xffff0000

080027e4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80027fa:	200f      	movs	r0, #15
 80027fc:	183b      	adds	r3, r7, r0
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	2141      	movs	r1, #65	; 0x41
 8002802:	5c52      	ldrb	r2, [r2, r1]
 8002804:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2220      	movs	r2, #32
 800280c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800280e:	183b      	adds	r3, r7, r0
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	2b21      	cmp	r3, #33	; 0x21
 8002814:	d003      	beq.n	800281e <I2C_ITSlaveCplt+0x3a>
 8002816:	183b      	adds	r3, r7, r0
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	2b29      	cmp	r3, #41	; 0x29
 800281c:	d109      	bne.n	8002832 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800281e:	4a7d      	ldr	r2, [pc, #500]	; (8002a14 <I2C_ITSlaveCplt+0x230>)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	0011      	movs	r1, r2
 8002824:	0018      	movs	r0, r3
 8002826:	f000 fb45 	bl	8002eb4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2221      	movs	r2, #33	; 0x21
 800282e:	631a      	str	r2, [r3, #48]	; 0x30
 8002830:	e011      	b.n	8002856 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002832:	220f      	movs	r2, #15
 8002834:	18bb      	adds	r3, r7, r2
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	2b22      	cmp	r3, #34	; 0x22
 800283a:	d003      	beq.n	8002844 <I2C_ITSlaveCplt+0x60>
 800283c:	18bb      	adds	r3, r7, r2
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b2a      	cmp	r3, #42	; 0x2a
 8002842:	d108      	bne.n	8002856 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002844:	4a74      	ldr	r2, [pc, #464]	; (8002a18 <I2C_ITSlaveCplt+0x234>)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	0011      	movs	r1, r2
 800284a:	0018      	movs	r0, r3
 800284c:	f000 fb32 	bl	8002eb4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2222      	movs	r2, #34	; 0x22
 8002854:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2180      	movs	r1, #128	; 0x80
 8002862:	0209      	lsls	r1, r1, #8
 8002864:	430a      	orrs	r2, r1
 8002866:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	496a      	ldr	r1, [pc, #424]	; (8002a1c <I2C_ITSlaveCplt+0x238>)
 8002874:	400a      	ands	r2, r1
 8002876:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	0018      	movs	r0, r3
 800287c:	f000 fa3b 	bl	8002cf6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	0b9b      	lsrs	r3, r3, #14
 8002884:	001a      	movs	r2, r3
 8002886:	2301      	movs	r3, #1
 8002888:	4013      	ands	r3, r2
 800288a:	d013      	beq.n	80028b4 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4962      	ldr	r1, [pc, #392]	; (8002a20 <I2C_ITSlaveCplt+0x23c>)
 8002898:	400a      	ands	r2, r1
 800289a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d020      	beq.n	80028e6 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80028b2:	e018      	b.n	80028e6 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	0bdb      	lsrs	r3, r3, #15
 80028b8:	001a      	movs	r2, r3
 80028ba:	2301      	movs	r3, #1
 80028bc:	4013      	ands	r3, r2
 80028be:	d012      	beq.n	80028e6 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4956      	ldr	r1, [pc, #344]	; (8002a24 <I2C_ITSlaveCplt+0x240>)
 80028cc:	400a      	ands	r2, r1
 80028ce:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d006      	beq.n	80028e6 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	089b      	lsrs	r3, r3, #2
 80028ea:	001a      	movs	r2, r3
 80028ec:	2301      	movs	r3, #1
 80028ee:	4013      	ands	r3, r2
 80028f0:	d020      	beq.n	8002934 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	2204      	movs	r2, #4
 80028f6:	4393      	bics	r3, r2
 80028f8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	1c5a      	adds	r2, r3, #1
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00c      	beq.n	8002934 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800291e:	3b01      	subs	r3, #1
 8002920:	b29a      	uxth	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800292a:	b29b      	uxth	r3, r3
 800292c:	3b01      	subs	r3, #1
 800292e:	b29a      	uxth	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002938:	b29b      	uxth	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d005      	beq.n	800294a <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002942:	2204      	movs	r2, #4
 8002944:	431a      	orrs	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2242      	movs	r2, #66	; 0x42
 800294e:	2100      	movs	r1, #0
 8002950:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800295c:	2b00      	cmp	r3, #0
 800295e:	d013      	beq.n	8002988 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	0011      	movs	r1, r2
 8002968:	0018      	movs	r0, r3
 800296a:	f000 f8b9 	bl	8002ae0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2241      	movs	r2, #65	; 0x41
 8002972:	5c9b      	ldrb	r3, [r3, r2]
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b28      	cmp	r3, #40	; 0x28
 8002978:	d147      	bne.n	8002a0a <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	0011      	movs	r1, r2
 8002980:	0018      	movs	r0, r3
 8002982:	f000 f853 	bl	8002a2c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002986:	e040      	b.n	8002a0a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298c:	4a26      	ldr	r2, [pc, #152]	; (8002a28 <I2C_ITSlaveCplt+0x244>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d016      	beq.n	80029c0 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	0018      	movs	r0, r3
 8002996:	f7ff fded 	bl	8002574 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a22      	ldr	r2, [pc, #136]	; (8002a28 <I2C_ITSlaveCplt+0x244>)
 800299e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2241      	movs	r2, #65	; 0x41
 80029a4:	2120      	movs	r1, #32
 80029a6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2240      	movs	r2, #64	; 0x40
 80029b2:	2100      	movs	r1, #0
 80029b4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	0018      	movs	r0, r3
 80029ba:	f7ff f9b7 	bl	8001d2c <HAL_I2C_ListenCpltCallback>
}
 80029be:	e024      	b.n	8002a0a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2241      	movs	r2, #65	; 0x41
 80029c4:	5c9b      	ldrb	r3, [r3, r2]
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b22      	cmp	r3, #34	; 0x22
 80029ca:	d10f      	bne.n	80029ec <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2241      	movs	r2, #65	; 0x41
 80029d0:	2120      	movs	r1, #32
 80029d2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2240      	movs	r2, #64	; 0x40
 80029de:	2100      	movs	r1, #0
 80029e0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	0018      	movs	r0, r3
 80029e6:	f7ff f989 	bl	8001cfc <HAL_I2C_SlaveRxCpltCallback>
}
 80029ea:	e00e      	b.n	8002a0a <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2241      	movs	r2, #65	; 0x41
 80029f0:	2120      	movs	r1, #32
 80029f2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2240      	movs	r2, #64	; 0x40
 80029fe:	2100      	movs	r1, #0
 8002a00:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	0018      	movs	r0, r3
 8002a06:	f7ff f971 	bl	8001cec <HAL_I2C_SlaveTxCpltCallback>
}
 8002a0a:	46c0      	nop			; (mov r8, r8)
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b006      	add	sp, #24
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	00008001 	.word	0x00008001
 8002a18:	00008002 	.word	0x00008002
 8002a1c:	fe00e800 	.word	0xfe00e800
 8002a20:	ffffbfff 	.word	0xffffbfff
 8002a24:	ffff7fff 	.word	0xffff7fff
 8002a28:	ffff0000 	.word	0xffff0000

08002a2c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a27      	ldr	r2, [pc, #156]	; (8002ad8 <I2C_ITListenCplt+0xac>)
 8002a3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2241      	movs	r2, #65	; 0x41
 8002a46:	2120      	movs	r1, #32
 8002a48:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2242      	movs	r2, #66	; 0x42
 8002a4e:	2100      	movs	r1, #0
 8002a50:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	089b      	lsrs	r3, r3, #2
 8002a5c:	001a      	movs	r2, r3
 8002a5e:	2301      	movs	r3, #1
 8002a60:	4013      	ands	r3, r2
 8002a62:	d022      	beq.n	8002aaa <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6e:	b2d2      	uxtb	r2, r2
 8002a70:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a76:	1c5a      	adds	r2, r3, #1
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d012      	beq.n	8002aaa <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	3b01      	subs	r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa2:	2204      	movs	r2, #4
 8002aa4:	431a      	orrs	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002aaa:	4a0c      	ldr	r2, [pc, #48]	; (8002adc <I2C_ITListenCplt+0xb0>)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	0011      	movs	r1, r2
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f000 f9ff 	bl	8002eb4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2210      	movs	r2, #16
 8002abc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2240      	movs	r2, #64	; 0x40
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f7ff f92f 	bl	8001d2c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	b002      	add	sp, #8
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	ffff0000 	.word	0xffff0000
 8002adc:	00008003 	.word	0x00008003

08002ae0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002aea:	200f      	movs	r0, #15
 8002aec:	183b      	adds	r3, r7, r0
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	2141      	movs	r1, #65	; 0x41
 8002af2:	5c52      	ldrb	r2, [r2, r1]
 8002af4:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2242      	movs	r2, #66	; 0x42
 8002afa:	2100      	movs	r1, #0
 8002afc:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a62      	ldr	r2, [pc, #392]	; (8002c8c <I2C_ITError+0x1ac>)
 8002b02:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	431a      	orrs	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002b16:	183b      	adds	r3, r7, r0
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	2b28      	cmp	r3, #40	; 0x28
 8002b1c:	d007      	beq.n	8002b2e <I2C_ITError+0x4e>
 8002b1e:	183b      	adds	r3, r7, r0
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b29      	cmp	r3, #41	; 0x29
 8002b24:	d003      	beq.n	8002b2e <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002b26:	183b      	adds	r3, r7, r0
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2b2a      	cmp	r3, #42	; 0x2a
 8002b2c:	d10c      	bne.n	8002b48 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2103      	movs	r1, #3
 8002b32:	0018      	movs	r0, r3
 8002b34:	f000 f9be 	bl	8002eb4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2241      	movs	r2, #65	; 0x41
 8002b3c:	2128      	movs	r1, #40	; 0x28
 8002b3e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a53      	ldr	r2, [pc, #332]	; (8002c90 <I2C_ITError+0x1b0>)
 8002b44:	635a      	str	r2, [r3, #52]	; 0x34
 8002b46:	e012      	b.n	8002b6e <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002b48:	4a52      	ldr	r2, [pc, #328]	; (8002c94 <I2C_ITError+0x1b4>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	0011      	movs	r1, r2
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f000 f9b0 	bl	8002eb4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2241      	movs	r2, #65	; 0x41
 8002b58:	5c9b      	ldrb	r3, [r3, r2]
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	2b60      	cmp	r3, #96	; 0x60
 8002b5e:	d003      	beq.n	8002b68 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2241      	movs	r2, #65	; 0x41
 8002b64:	2120      	movs	r1, #32
 8002b66:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d03b      	beq.n	8002bf4 <I2C_ITError+0x114>
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	2b11      	cmp	r3, #17
 8002b80:	d002      	beq.n	8002b88 <I2C_ITError+0xa8>
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b21      	cmp	r3, #33	; 0x21
 8002b86:	d135      	bne.n	8002bf4 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	2380      	movs	r3, #128	; 0x80
 8002b90:	01db      	lsls	r3, r3, #7
 8002b92:	401a      	ands	r2, r3
 8002b94:	2380      	movs	r3, #128	; 0x80
 8002b96:	01db      	lsls	r3, r3, #7
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d107      	bne.n	8002bac <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	493c      	ldr	r1, [pc, #240]	; (8002c98 <I2C_ITError+0x1b8>)
 8002ba8:	400a      	ands	r2, r1
 8002baa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f7fe fdfe 	bl	80017b2 <HAL_DMA_GetState>
 8002bb6:	0003      	movs	r3, r0
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d016      	beq.n	8002bea <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc0:	4a36      	ldr	r2, [pc, #216]	; (8002c9c <I2C_ITError+0x1bc>)
 8002bc2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2240      	movs	r2, #64	; 0x40
 8002bc8:	2100      	movs	r1, #0
 8002bca:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f7fe fda7 	bl	8001724 <HAL_DMA_Abort_IT>
 8002bd6:	1e03      	subs	r3, r0, #0
 8002bd8:	d051      	beq.n	8002c7e <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bde:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be4:	0018      	movs	r0, r3
 8002be6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002be8:	e049      	b.n	8002c7e <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	0018      	movs	r0, r3
 8002bee:	f000 f859 	bl	8002ca4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002bf2:	e044      	b.n	8002c7e <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d03b      	beq.n	8002c74 <I2C_ITError+0x194>
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	2b12      	cmp	r3, #18
 8002c00:	d002      	beq.n	8002c08 <I2C_ITError+0x128>
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	2b22      	cmp	r3, #34	; 0x22
 8002c06:	d135      	bne.n	8002c74 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	2380      	movs	r3, #128	; 0x80
 8002c10:	021b      	lsls	r3, r3, #8
 8002c12:	401a      	ands	r2, r3
 8002c14:	2380      	movs	r3, #128	; 0x80
 8002c16:	021b      	lsls	r3, r3, #8
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d107      	bne.n	8002c2c <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	491e      	ldr	r1, [pc, #120]	; (8002ca0 <I2C_ITError+0x1c0>)
 8002c28:	400a      	ands	r2, r1
 8002c2a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c30:	0018      	movs	r0, r3
 8002c32:	f7fe fdbe 	bl	80017b2 <HAL_DMA_GetState>
 8002c36:	0003      	movs	r3, r0
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d016      	beq.n	8002c6a <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c40:	4a16      	ldr	r2, [pc, #88]	; (8002c9c <I2C_ITError+0x1bc>)
 8002c42:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2240      	movs	r2, #64	; 0x40
 8002c48:	2100      	movs	r1, #0
 8002c4a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c50:	0018      	movs	r0, r3
 8002c52:	f7fe fd67 	bl	8001724 <HAL_DMA_Abort_IT>
 8002c56:	1e03      	subs	r3, r0, #0
 8002c58:	d013      	beq.n	8002c82 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c64:	0018      	movs	r0, r3
 8002c66:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002c68:	e00b      	b.n	8002c82 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f000 f819 	bl	8002ca4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002c72:	e006      	b.n	8002c82 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	0018      	movs	r0, r3
 8002c78:	f000 f814 	bl	8002ca4 <I2C_TreatErrorCallback>
  }
}
 8002c7c:	e002      	b.n	8002c84 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	e000      	b.n	8002c84 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002c82:	46c0      	nop			; (mov r8, r8)
}
 8002c84:	46c0      	nop			; (mov r8, r8)
 8002c86:	46bd      	mov	sp, r7
 8002c88:	b004      	add	sp, #16
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	ffff0000 	.word	0xffff0000
 8002c90:	08001d7d 	.word	0x08001d7d
 8002c94:	00008003 	.word	0x00008003
 8002c98:	ffffbfff 	.word	0xffffbfff
 8002c9c:	08002d3b 	.word	0x08002d3b
 8002ca0:	ffff7fff 	.word	0xffff7fff

08002ca4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2241      	movs	r2, #65	; 0x41
 8002cb0:	5c9b      	ldrb	r3, [r3, r2]
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b60      	cmp	r3, #96	; 0x60
 8002cb6:	d10f      	bne.n	8002cd8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2241      	movs	r2, #65	; 0x41
 8002cbc:	2120      	movs	r1, #32
 8002cbe:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2240      	movs	r2, #64	; 0x40
 8002cca:	2100      	movs	r1, #0
 8002ccc:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	f7ff f84b 	bl	8001d6c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002cd6:	e00a      	b.n	8002cee <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2240      	movs	r2, #64	; 0x40
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f7ff f837 	bl	8001d5c <HAL_I2C_ErrorCallback>
}
 8002cee:	46c0      	nop			; (mov r8, r8)
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	b002      	add	sp, #8
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	2202      	movs	r2, #2
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d103      	bne.n	8002d14 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2200      	movs	r2, #0
 8002d12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d007      	beq.n	8002d32 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	699a      	ldr	r2, [r3, #24]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	619a      	str	r2, [r3, #24]
  }
}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	46bd      	mov	sp, r7
 8002d36:	b002      	add	sp, #8
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d46:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d54:	2200      	movs	r2, #0
 8002d56:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d003      	beq.n	8002d68 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d64:	2200      	movs	r2, #0
 8002d66:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f7ff ff9a 	bl	8002ca4 <I2C_TreatErrorCallback>
}
 8002d70:	46c0      	nop			; (mov r8, r8)
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b004      	add	sp, #16
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d78:	b590      	push	{r4, r7, lr}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	0008      	movs	r0, r1
 8002d82:	0011      	movs	r1, r2
 8002d84:	607b      	str	r3, [r7, #4]
 8002d86:	240a      	movs	r4, #10
 8002d88:	193b      	adds	r3, r7, r4
 8002d8a:	1c02      	adds	r2, r0, #0
 8002d8c:	801a      	strh	r2, [r3, #0]
 8002d8e:	2009      	movs	r0, #9
 8002d90:	183b      	adds	r3, r7, r0
 8002d92:	1c0a      	adds	r2, r1, #0
 8002d94:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	6a3a      	ldr	r2, [r7, #32]
 8002d9e:	0d51      	lsrs	r1, r2, #21
 8002da0:	2280      	movs	r2, #128	; 0x80
 8002da2:	00d2      	lsls	r2, r2, #3
 8002da4:	400a      	ands	r2, r1
 8002da6:	490e      	ldr	r1, [pc, #56]	; (8002de0 <I2C_TransferConfig+0x68>)
 8002da8:	430a      	orrs	r2, r1
 8002daa:	43d2      	mvns	r2, r2
 8002dac:	401a      	ands	r2, r3
 8002dae:	0011      	movs	r1, r2
 8002db0:	193b      	adds	r3, r7, r4
 8002db2:	881b      	ldrh	r3, [r3, #0]
 8002db4:	059b      	lsls	r3, r3, #22
 8002db6:	0d9a      	lsrs	r2, r3, #22
 8002db8:	183b      	adds	r3, r7, r0
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	0418      	lsls	r0, r3, #16
 8002dbe:	23ff      	movs	r3, #255	; 0xff
 8002dc0:	041b      	lsls	r3, r3, #16
 8002dc2:	4003      	ands	r3, r0
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	431a      	orrs	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	b005      	add	sp, #20
 8002ddc:	bd90      	pop	{r4, r7, pc}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	03ff63ff 	.word	0x03ff63ff

08002de4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	000a      	movs	r2, r1
 8002dee:	1cbb      	adds	r3, r7, #2
 8002df0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dfa:	4b2c      	ldr	r3, [pc, #176]	; (8002eac <I2C_Enable_IRQ+0xc8>)
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d004      	beq.n	8002e0a <I2C_Enable_IRQ+0x26>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8002e04:	4b2a      	ldr	r3, [pc, #168]	; (8002eb0 <I2C_Enable_IRQ+0xcc>)
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d121      	bne.n	8002e4e <I2C_Enable_IRQ+0x6a>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002e0a:	1cbb      	adds	r3, r7, #2
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	5e9b      	ldrsh	r3, [r3, r2]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	da03      	bge.n	8002e1c <I2C_Enable_IRQ+0x38>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	22b8      	movs	r2, #184	; 0xb8
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002e1c:	1cbb      	adds	r3, r7, #2
 8002e1e:	881b      	ldrh	r3, [r3, #0]
 8002e20:	2b10      	cmp	r3, #16
 8002e22:	d103      	bne.n	8002e2c <I2C_Enable_IRQ+0x48>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2290      	movs	r2, #144	; 0x90
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002e2c:	1cbb      	adds	r3, r7, #2
 8002e2e:	881b      	ldrh	r3, [r3, #0]
 8002e30:	2b20      	cmp	r3, #32
 8002e32:	d103      	bne.n	8002e3c <I2C_Enable_IRQ+0x58>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2260      	movs	r2, #96	; 0x60
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002e3c:	1cbb      	adds	r3, r7, #2
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	2b40      	cmp	r3, #64	; 0x40
 8002e42:	d127      	bne.n	8002e94 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2240      	movs	r2, #64	; 0x40
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002e4c:	e022      	b.n	8002e94 <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002e4e:	1cbb      	adds	r3, r7, #2
 8002e50:	2200      	movs	r2, #0
 8002e52:	5e9b      	ldrsh	r3, [r3, r2]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	da03      	bge.n	8002e60 <I2C_Enable_IRQ+0x7c>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	22b8      	movs	r2, #184	; 0xb8
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002e60:	1cbb      	adds	r3, r7, #2
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	2201      	movs	r2, #1
 8002e66:	4013      	ands	r3, r2
 8002e68:	d003      	beq.n	8002e72 <I2C_Enable_IRQ+0x8e>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	22f2      	movs	r2, #242	; 0xf2
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002e72:	1cbb      	adds	r3, r7, #2
 8002e74:	881b      	ldrh	r3, [r3, #0]
 8002e76:	2202      	movs	r2, #2
 8002e78:	4013      	ands	r3, r2
 8002e7a:	d003      	beq.n	8002e84 <I2C_Enable_IRQ+0xa0>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	22f4      	movs	r2, #244	; 0xf4
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002e84:	1cbb      	adds	r3, r7, #2
 8002e86:	881b      	ldrh	r3, [r3, #0]
 8002e88:	2b20      	cmp	r3, #32
 8002e8a:	d103      	bne.n	8002e94 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6819      	ldr	r1, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]
}
 8002ea4:	46c0      	nop			; (mov r8, r8)
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	b004      	add	sp, #16
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	08001fa5 	.word	0x08001fa5
 8002eb0:	080021bd 	.word	0x080021bd

08002eb4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	000a      	movs	r2, r1
 8002ebe:	1cbb      	adds	r3, r7, #2
 8002ec0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002ec6:	1cbb      	adds	r3, r7, #2
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d010      	beq.n	8002ef2 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2242      	movs	r2, #66	; 0x42
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2241      	movs	r2, #65	; 0x41
 8002edc:	5c9b      	ldrb	r3, [r3, r2]
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	001a      	movs	r2, r3
 8002ee2:	2328      	movs	r3, #40	; 0x28
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b28      	cmp	r3, #40	; 0x28
 8002ee8:	d003      	beq.n	8002ef2 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	22b0      	movs	r2, #176	; 0xb0
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002ef2:	1cbb      	adds	r3, r7, #2
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d010      	beq.n	8002f1e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2244      	movs	r2, #68	; 0x44
 8002f00:	4313      	orrs	r3, r2
 8002f02:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2241      	movs	r2, #65	; 0x41
 8002f08:	5c9b      	ldrb	r3, [r3, r2]
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	001a      	movs	r2, r3
 8002f0e:	2328      	movs	r3, #40	; 0x28
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b28      	cmp	r3, #40	; 0x28
 8002f14:	d003      	beq.n	8002f1e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	22b0      	movs	r2, #176	; 0xb0
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002f1e:	1cbb      	adds	r3, r7, #2
 8002f20:	2200      	movs	r2, #0
 8002f22:	5e9b      	ldrsh	r3, [r3, r2]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	da03      	bge.n	8002f30 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	22b8      	movs	r2, #184	; 0xb8
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002f30:	1cbb      	adds	r3, r7, #2
 8002f32:	881b      	ldrh	r3, [r3, #0]
 8002f34:	2b10      	cmp	r3, #16
 8002f36:	d103      	bne.n	8002f40 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2290      	movs	r2, #144	; 0x90
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002f40:	1cbb      	adds	r3, r7, #2
 8002f42:	881b      	ldrh	r3, [r3, #0]
 8002f44:	2b20      	cmp	r3, #32
 8002f46:	d103      	bne.n	8002f50 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002f50:	1cbb      	adds	r3, r7, #2
 8002f52:	881b      	ldrh	r3, [r3, #0]
 8002f54:	2b40      	cmp	r3, #64	; 0x40
 8002f56:	d103      	bne.n	8002f60 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2240      	movs	r2, #64	; 0x40
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	43d9      	mvns	r1, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	400a      	ands	r2, r1
 8002f70:	601a      	str	r2, [r3, #0]
}
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	46bd      	mov	sp, r7
 8002f76:	b004      	add	sp, #16
 8002f78:	bd80      	pop	{r7, pc}
	...

08002f7c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2241      	movs	r2, #65	; 0x41
 8002f8a:	5c9b      	ldrb	r3, [r3, r2]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b20      	cmp	r3, #32
 8002f90:	d138      	bne.n	8003004 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2240      	movs	r2, #64	; 0x40
 8002f96:	5c9b      	ldrb	r3, [r3, r2]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d101      	bne.n	8002fa0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	e032      	b.n	8003006 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2240      	movs	r2, #64	; 0x40
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2241      	movs	r2, #65	; 0x41
 8002fac:	2124      	movs	r1, #36	; 0x24
 8002fae:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2101      	movs	r1, #1
 8002fbc:	438a      	bics	r2, r1
 8002fbe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4911      	ldr	r1, [pc, #68]	; (8003010 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002fcc:	400a      	ands	r2, r1
 8002fce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6819      	ldr	r1, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2101      	movs	r1, #1
 8002fec:	430a      	orrs	r2, r1
 8002fee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2241      	movs	r2, #65	; 0x41
 8002ff4:	2120      	movs	r1, #32
 8002ff6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2240      	movs	r2, #64	; 0x40
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	e000      	b.n	8003006 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003004:	2302      	movs	r3, #2
  }
}
 8003006:	0018      	movs	r0, r3
 8003008:	46bd      	mov	sp, r7
 800300a:	b002      	add	sp, #8
 800300c:	bd80      	pop	{r7, pc}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	ffffefff 	.word	0xffffefff

08003014 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2241      	movs	r2, #65	; 0x41
 8003022:	5c9b      	ldrb	r3, [r3, r2]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b20      	cmp	r3, #32
 8003028:	d139      	bne.n	800309e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2240      	movs	r2, #64	; 0x40
 800302e:	5c9b      	ldrb	r3, [r3, r2]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d101      	bne.n	8003038 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003034:	2302      	movs	r3, #2
 8003036:	e033      	b.n	80030a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2240      	movs	r2, #64	; 0x40
 800303c:	2101      	movs	r1, #1
 800303e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2241      	movs	r2, #65	; 0x41
 8003044:	2124      	movs	r1, #36	; 0x24
 8003046:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2101      	movs	r1, #1
 8003054:	438a      	bics	r2, r1
 8003056:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	4a11      	ldr	r2, [pc, #68]	; (80030a8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003064:	4013      	ands	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	021b      	lsls	r3, r3, #8
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2101      	movs	r1, #1
 8003086:	430a      	orrs	r2, r1
 8003088:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2241      	movs	r2, #65	; 0x41
 800308e:	2120      	movs	r1, #32
 8003090:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2240      	movs	r2, #64	; 0x40
 8003096:	2100      	movs	r1, #0
 8003098:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800309a:	2300      	movs	r3, #0
 800309c:	e000      	b.n	80030a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800309e:	2302      	movs	r3, #2
  }
}
 80030a0:	0018      	movs	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	b004      	add	sp, #16
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	fffff0ff 	.word	0xfffff0ff

080030ac <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b4:	4b07      	ldr	r3, [pc, #28]	; (80030d4 <HAL_I2CEx_EnableFastModePlus+0x28>)
 80030b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030b8:	4b06      	ldr	r3, [pc, #24]	; (80030d4 <HAL_I2CEx_EnableFastModePlus+0x28>)
 80030ba:	2101      	movs	r1, #1
 80030bc:	430a      	orrs	r2, r1
 80030be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR2, (uint32_t)ConfigFastModePlus);
 80030c0:	4b05      	ldr	r3, [pc, #20]	; (80030d8 <HAL_I2CEx_EnableFastModePlus+0x2c>)
 80030c2:	6859      	ldr	r1, [r3, #4]
 80030c4:	4b04      	ldr	r3, [pc, #16]	; (80030d8 <HAL_I2CEx_EnableFastModePlus+0x2c>)
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	605a      	str	r2, [r3, #4]
}
 80030cc:	46c0      	nop			; (mov r8, r8)
 80030ce:	46bd      	mov	sp, r7
 80030d0:	b002      	add	sp, #8
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40010000 	.word	0x40010000

080030dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030dc:	b5b0      	push	{r4, r5, r7, lr}
 80030de:	b08a      	sub	sp, #40	; 0x28
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d102      	bne.n	80030f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	f000 fbaf 	bl	800384e <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030f0:	4bcf      	ldr	r3, [pc, #828]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	220c      	movs	r2, #12
 80030f6:	4013      	ands	r3, r2
 80030f8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030fa:	4bcd      	ldr	r3, [pc, #820]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	2380      	movs	r3, #128	; 0x80
 8003100:	025b      	lsls	r3, r3, #9
 8003102:	4013      	ands	r3, r2
 8003104:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2201      	movs	r2, #1
 800310c:	4013      	ands	r3, r2
 800310e:	d100      	bne.n	8003112 <HAL_RCC_OscConfig+0x36>
 8003110:	e07e      	b.n	8003210 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003112:	6a3b      	ldr	r3, [r7, #32]
 8003114:	2b08      	cmp	r3, #8
 8003116:	d007      	beq.n	8003128 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003118:	6a3b      	ldr	r3, [r7, #32]
 800311a:	2b0c      	cmp	r3, #12
 800311c:	d112      	bne.n	8003144 <HAL_RCC_OscConfig+0x68>
 800311e:	69fa      	ldr	r2, [r7, #28]
 8003120:	2380      	movs	r3, #128	; 0x80
 8003122:	025b      	lsls	r3, r3, #9
 8003124:	429a      	cmp	r2, r3
 8003126:	d10d      	bne.n	8003144 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003128:	4bc1      	ldr	r3, [pc, #772]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	2380      	movs	r3, #128	; 0x80
 800312e:	029b      	lsls	r3, r3, #10
 8003130:	4013      	ands	r3, r2
 8003132:	d100      	bne.n	8003136 <HAL_RCC_OscConfig+0x5a>
 8003134:	e06b      	b.n	800320e <HAL_RCC_OscConfig+0x132>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d167      	bne.n	800320e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	f000 fb85 	bl	800384e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	2380      	movs	r3, #128	; 0x80
 800314a:	025b      	lsls	r3, r3, #9
 800314c:	429a      	cmp	r2, r3
 800314e:	d107      	bne.n	8003160 <HAL_RCC_OscConfig+0x84>
 8003150:	4bb7      	ldr	r3, [pc, #732]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	4bb6      	ldr	r3, [pc, #728]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003156:	2180      	movs	r1, #128	; 0x80
 8003158:	0249      	lsls	r1, r1, #9
 800315a:	430a      	orrs	r2, r1
 800315c:	601a      	str	r2, [r3, #0]
 800315e:	e027      	b.n	80031b0 <HAL_RCC_OscConfig+0xd4>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685a      	ldr	r2, [r3, #4]
 8003164:	23a0      	movs	r3, #160	; 0xa0
 8003166:	02db      	lsls	r3, r3, #11
 8003168:	429a      	cmp	r2, r3
 800316a:	d10e      	bne.n	800318a <HAL_RCC_OscConfig+0xae>
 800316c:	4bb0      	ldr	r3, [pc, #704]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	4baf      	ldr	r3, [pc, #700]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003172:	2180      	movs	r1, #128	; 0x80
 8003174:	02c9      	lsls	r1, r1, #11
 8003176:	430a      	orrs	r2, r1
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	4bad      	ldr	r3, [pc, #692]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	4bac      	ldr	r3, [pc, #688]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003180:	2180      	movs	r1, #128	; 0x80
 8003182:	0249      	lsls	r1, r1, #9
 8003184:	430a      	orrs	r2, r1
 8003186:	601a      	str	r2, [r3, #0]
 8003188:	e012      	b.n	80031b0 <HAL_RCC_OscConfig+0xd4>
 800318a:	4ba9      	ldr	r3, [pc, #676]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	4ba8      	ldr	r3, [pc, #672]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003190:	49a8      	ldr	r1, [pc, #672]	; (8003434 <HAL_RCC_OscConfig+0x358>)
 8003192:	400a      	ands	r2, r1
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	4ba6      	ldr	r3, [pc, #664]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	2380      	movs	r3, #128	; 0x80
 800319c:	025b      	lsls	r3, r3, #9
 800319e:	4013      	ands	r3, r2
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	4ba2      	ldr	r3, [pc, #648]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	4ba1      	ldr	r3, [pc, #644]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80031aa:	49a3      	ldr	r1, [pc, #652]	; (8003438 <HAL_RCC_OscConfig+0x35c>)
 80031ac:	400a      	ands	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d015      	beq.n	80031e4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b8:	f7fd ffb8 	bl	800112c <HAL_GetTick>
 80031bc:	0003      	movs	r3, r0
 80031be:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031c0:	e009      	b.n	80031d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031c2:	f7fd ffb3 	bl	800112c <HAL_GetTick>
 80031c6:	0002      	movs	r2, r0
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b64      	cmp	r3, #100	; 0x64
 80031ce:	d902      	bls.n	80031d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	f000 fb3c 	bl	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031d6:	4b96      	ldr	r3, [pc, #600]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	2380      	movs	r3, #128	; 0x80
 80031dc:	029b      	lsls	r3, r3, #10
 80031de:	4013      	ands	r3, r2
 80031e0:	d0ef      	beq.n	80031c2 <HAL_RCC_OscConfig+0xe6>
 80031e2:	e015      	b.n	8003210 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7fd ffa2 	bl	800112c <HAL_GetTick>
 80031e8:	0003      	movs	r3, r0
 80031ea:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80031ec:	e008      	b.n	8003200 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031ee:	f7fd ff9d 	bl	800112c <HAL_GetTick>
 80031f2:	0002      	movs	r2, r0
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b64      	cmp	r3, #100	; 0x64
 80031fa:	d901      	bls.n	8003200 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e326      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003200:	4b8b      	ldr	r3, [pc, #556]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	2380      	movs	r3, #128	; 0x80
 8003206:	029b      	lsls	r3, r3, #10
 8003208:	4013      	ands	r3, r2
 800320a:	d1f0      	bne.n	80031ee <HAL_RCC_OscConfig+0x112>
 800320c:	e000      	b.n	8003210 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800320e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2202      	movs	r2, #2
 8003216:	4013      	ands	r3, r2
 8003218:	d100      	bne.n	800321c <HAL_RCC_OscConfig+0x140>
 800321a:	e08b      	b.n	8003334 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	2b04      	cmp	r3, #4
 8003226:	d005      	beq.n	8003234 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	2b0c      	cmp	r3, #12
 800322c:	d13e      	bne.n	80032ac <HAL_RCC_OscConfig+0x1d0>
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d13b      	bne.n	80032ac <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003234:	4b7e      	ldr	r3, [pc, #504]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2204      	movs	r2, #4
 800323a:	4013      	ands	r3, r2
 800323c:	d004      	beq.n	8003248 <HAL_RCC_OscConfig+0x16c>
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e302      	b.n	800384e <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003248:	4b79      	ldr	r3, [pc, #484]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	4a7b      	ldr	r2, [pc, #492]	; (800343c <HAL_RCC_OscConfig+0x360>)
 800324e:	4013      	ands	r3, r2
 8003250:	0019      	movs	r1, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	021a      	lsls	r2, r3, #8
 8003258:	4b75      	ldr	r3, [pc, #468]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800325a:	430a      	orrs	r2, r1
 800325c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800325e:	4b74      	ldr	r3, [pc, #464]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2209      	movs	r2, #9
 8003264:	4393      	bics	r3, r2
 8003266:	0019      	movs	r1, r3
 8003268:	4b71      	ldr	r3, [pc, #452]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	430a      	orrs	r2, r1
 800326e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003270:	f000 fc40 	bl	8003af4 <HAL_RCC_GetSysClockFreq>
 8003274:	0001      	movs	r1, r0
 8003276:	4b6e      	ldr	r3, [pc, #440]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	091b      	lsrs	r3, r3, #4
 800327c:	220f      	movs	r2, #15
 800327e:	4013      	ands	r3, r2
 8003280:	4a6f      	ldr	r2, [pc, #444]	; (8003440 <HAL_RCC_OscConfig+0x364>)
 8003282:	5cd3      	ldrb	r3, [r2, r3]
 8003284:	000a      	movs	r2, r1
 8003286:	40da      	lsrs	r2, r3
 8003288:	4b6e      	ldr	r3, [pc, #440]	; (8003444 <HAL_RCC_OscConfig+0x368>)
 800328a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800328c:	4b6e      	ldr	r3, [pc, #440]	; (8003448 <HAL_RCC_OscConfig+0x36c>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2513      	movs	r5, #19
 8003292:	197c      	adds	r4, r7, r5
 8003294:	0018      	movs	r0, r3
 8003296:	f7fd ff03 	bl	80010a0 <HAL_InitTick>
 800329a:	0003      	movs	r3, r0
 800329c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800329e:	197b      	adds	r3, r7, r5
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d046      	beq.n	8003334 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80032a6:	197b      	adds	r3, r7, r5
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	e2d0      	b.n	800384e <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d027      	beq.n	8003302 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80032b2:	4b5f      	ldr	r3, [pc, #380]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2209      	movs	r2, #9
 80032b8:	4393      	bics	r3, r2
 80032ba:	0019      	movs	r1, r3
 80032bc:	4b5c      	ldr	r3, [pc, #368]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c4:	f7fd ff32 	bl	800112c <HAL_GetTick>
 80032c8:	0003      	movs	r3, r0
 80032ca:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032cc:	e008      	b.n	80032e0 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032ce:	f7fd ff2d 	bl	800112c <HAL_GetTick>
 80032d2:	0002      	movs	r2, r0
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e2b6      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032e0:	4b53      	ldr	r3, [pc, #332]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	2204      	movs	r2, #4
 80032e6:	4013      	ands	r3, r2
 80032e8:	d0f1      	beq.n	80032ce <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ea:	4b51      	ldr	r3, [pc, #324]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	4a53      	ldr	r2, [pc, #332]	; (800343c <HAL_RCC_OscConfig+0x360>)
 80032f0:	4013      	ands	r3, r2
 80032f2:	0019      	movs	r1, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	021a      	lsls	r2, r3, #8
 80032fa:	4b4d      	ldr	r3, [pc, #308]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80032fc:	430a      	orrs	r2, r1
 80032fe:	605a      	str	r2, [r3, #4]
 8003300:	e018      	b.n	8003334 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003302:	4b4b      	ldr	r3, [pc, #300]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	4b4a      	ldr	r3, [pc, #296]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003308:	2101      	movs	r1, #1
 800330a:	438a      	bics	r2, r1
 800330c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330e:	f7fd ff0d 	bl	800112c <HAL_GetTick>
 8003312:	0003      	movs	r3, r0
 8003314:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003318:	f7fd ff08 	bl	800112c <HAL_GetTick>
 800331c:	0002      	movs	r2, r0
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e291      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800332a:	4b41      	ldr	r3, [pc, #260]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2204      	movs	r2, #4
 8003330:	4013      	ands	r3, r2
 8003332:	d1f1      	bne.n	8003318 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2210      	movs	r2, #16
 800333a:	4013      	ands	r3, r2
 800333c:	d100      	bne.n	8003340 <HAL_RCC_OscConfig+0x264>
 800333e:	e0a1      	b.n	8003484 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003340:	6a3b      	ldr	r3, [r7, #32]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d140      	bne.n	80033c8 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003346:	4b3a      	ldr	r3, [pc, #232]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	2380      	movs	r3, #128	; 0x80
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4013      	ands	r3, r2
 8003350:	d005      	beq.n	800335e <HAL_RCC_OscConfig+0x282>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	69db      	ldr	r3, [r3, #28]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e277      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800335e:	4b34      	ldr	r3, [pc, #208]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	4a3a      	ldr	r2, [pc, #232]	; (800344c <HAL_RCC_OscConfig+0x370>)
 8003364:	4013      	ands	r3, r2
 8003366:	0019      	movs	r1, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800336c:	4b30      	ldr	r3, [pc, #192]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800336e:	430a      	orrs	r2, r1
 8003370:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003372:	4b2f      	ldr	r3, [pc, #188]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	021b      	lsls	r3, r3, #8
 8003378:	0a19      	lsrs	r1, r3, #8
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	061a      	lsls	r2, r3, #24
 8003380:	4b2b      	ldr	r3, [pc, #172]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003382:	430a      	orrs	r2, r1
 8003384:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	0b5b      	lsrs	r3, r3, #13
 800338c:	3301      	adds	r3, #1
 800338e:	2280      	movs	r2, #128	; 0x80
 8003390:	0212      	lsls	r2, r2, #8
 8003392:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003394:	4b26      	ldr	r3, [pc, #152]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	091b      	lsrs	r3, r3, #4
 800339a:	210f      	movs	r1, #15
 800339c:	400b      	ands	r3, r1
 800339e:	4928      	ldr	r1, [pc, #160]	; (8003440 <HAL_RCC_OscConfig+0x364>)
 80033a0:	5ccb      	ldrb	r3, [r1, r3]
 80033a2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80033a4:	4b27      	ldr	r3, [pc, #156]	; (8003444 <HAL_RCC_OscConfig+0x368>)
 80033a6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80033a8:	4b27      	ldr	r3, [pc, #156]	; (8003448 <HAL_RCC_OscConfig+0x36c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2513      	movs	r5, #19
 80033ae:	197c      	adds	r4, r7, r5
 80033b0:	0018      	movs	r0, r3
 80033b2:	f7fd fe75 	bl	80010a0 <HAL_InitTick>
 80033b6:	0003      	movs	r3, r0
 80033b8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80033ba:	197b      	adds	r3, r7, r5
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d060      	beq.n	8003484 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80033c2:	197b      	adds	r3, r7, r5
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	e242      	b.n	800384e <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	69db      	ldr	r3, [r3, #28]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d03f      	beq.n	8003450 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033d0:	4b17      	ldr	r3, [pc, #92]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	4b16      	ldr	r3, [pc, #88]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80033d6:	2180      	movs	r1, #128	; 0x80
 80033d8:	0049      	lsls	r1, r1, #1
 80033da:	430a      	orrs	r2, r1
 80033dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033de:	f7fd fea5 	bl	800112c <HAL_GetTick>
 80033e2:	0003      	movs	r3, r0
 80033e4:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033e8:	f7fd fea0 	bl	800112c <HAL_GetTick>
 80033ec:	0002      	movs	r2, r0
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e229      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80033fa:	4b0d      	ldr	r3, [pc, #52]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	2380      	movs	r3, #128	; 0x80
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4013      	ands	r3, r2
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003406:	4b0a      	ldr	r3, [pc, #40]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	4a10      	ldr	r2, [pc, #64]	; (800344c <HAL_RCC_OscConfig+0x370>)
 800340c:	4013      	ands	r3, r2
 800340e:	0019      	movs	r1, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003414:	4b06      	ldr	r3, [pc, #24]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 8003416:	430a      	orrs	r2, r1
 8003418:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800341a:	4b05      	ldr	r3, [pc, #20]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	0a19      	lsrs	r1, r3, #8
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	061a      	lsls	r2, r3, #24
 8003428:	4b01      	ldr	r3, [pc, #4]	; (8003430 <HAL_RCC_OscConfig+0x354>)
 800342a:	430a      	orrs	r2, r1
 800342c:	605a      	str	r2, [r3, #4]
 800342e:	e029      	b.n	8003484 <HAL_RCC_OscConfig+0x3a8>
 8003430:	40021000 	.word	0x40021000
 8003434:	fffeffff 	.word	0xfffeffff
 8003438:	fffbffff 	.word	0xfffbffff
 800343c:	ffffe0ff 	.word	0xffffe0ff
 8003440:	0800538c 	.word	0x0800538c
 8003444:	20000000 	.word	0x20000000
 8003448:	20000004 	.word	0x20000004
 800344c:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003450:	4bbd      	ldr	r3, [pc, #756]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	4bbc      	ldr	r3, [pc, #752]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003456:	49bd      	ldr	r1, [pc, #756]	; (800374c <HAL_RCC_OscConfig+0x670>)
 8003458:	400a      	ands	r2, r1
 800345a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345c:	f7fd fe66 	bl	800112c <HAL_GetTick>
 8003460:	0003      	movs	r3, r0
 8003462:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003464:	e008      	b.n	8003478 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003466:	f7fd fe61 	bl	800112c <HAL_GetTick>
 800346a:	0002      	movs	r2, r0
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d901      	bls.n	8003478 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e1ea      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003478:	4bb3      	ldr	r3, [pc, #716]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	2380      	movs	r3, #128	; 0x80
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4013      	ands	r3, r2
 8003482:	d1f0      	bne.n	8003466 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2208      	movs	r2, #8
 800348a:	4013      	ands	r3, r2
 800348c:	d036      	beq.n	80034fc <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d019      	beq.n	80034ca <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003496:	4bac      	ldr	r3, [pc, #688]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003498:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800349a:	4bab      	ldr	r3, [pc, #684]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800349c:	2101      	movs	r1, #1
 800349e:	430a      	orrs	r2, r1
 80034a0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034a2:	f7fd fe43 	bl	800112c <HAL_GetTick>
 80034a6:	0003      	movs	r3, r0
 80034a8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034ac:	f7fd fe3e 	bl	800112c <HAL_GetTick>
 80034b0:	0002      	movs	r2, r0
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e1c7      	b.n	800384e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80034be:	4ba2      	ldr	r3, [pc, #648]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80034c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034c2:	2202      	movs	r2, #2
 80034c4:	4013      	ands	r3, r2
 80034c6:	d0f1      	beq.n	80034ac <HAL_RCC_OscConfig+0x3d0>
 80034c8:	e018      	b.n	80034fc <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034ca:	4b9f      	ldr	r3, [pc, #636]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80034cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80034ce:	4b9e      	ldr	r3, [pc, #632]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80034d0:	2101      	movs	r1, #1
 80034d2:	438a      	bics	r2, r1
 80034d4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034d6:	f7fd fe29 	bl	800112c <HAL_GetTick>
 80034da:	0003      	movs	r3, r0
 80034dc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034e0:	f7fd fe24 	bl	800112c <HAL_GetTick>
 80034e4:	0002      	movs	r2, r0
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e1ad      	b.n	800384e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80034f2:	4b95      	ldr	r3, [pc, #596]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80034f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034f6:	2202      	movs	r2, #2
 80034f8:	4013      	ands	r3, r2
 80034fa:	d1f1      	bne.n	80034e0 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2204      	movs	r2, #4
 8003502:	4013      	ands	r3, r2
 8003504:	d100      	bne.n	8003508 <HAL_RCC_OscConfig+0x42c>
 8003506:	e0ae      	b.n	8003666 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003508:	2027      	movs	r0, #39	; 0x27
 800350a:	183b      	adds	r3, r7, r0
 800350c:	2200      	movs	r2, #0
 800350e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003510:	4b8d      	ldr	r3, [pc, #564]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003512:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003514:	2380      	movs	r3, #128	; 0x80
 8003516:	055b      	lsls	r3, r3, #21
 8003518:	4013      	ands	r3, r2
 800351a:	d109      	bne.n	8003530 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800351c:	4b8a      	ldr	r3, [pc, #552]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800351e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003520:	4b89      	ldr	r3, [pc, #548]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003522:	2180      	movs	r1, #128	; 0x80
 8003524:	0549      	lsls	r1, r1, #21
 8003526:	430a      	orrs	r2, r1
 8003528:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800352a:	183b      	adds	r3, r7, r0
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003530:	4b87      	ldr	r3, [pc, #540]	; (8003750 <HAL_RCC_OscConfig+0x674>)
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	2380      	movs	r3, #128	; 0x80
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	4013      	ands	r3, r2
 800353a:	d11a      	bne.n	8003572 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800353c:	4b84      	ldr	r3, [pc, #528]	; (8003750 <HAL_RCC_OscConfig+0x674>)
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	4b83      	ldr	r3, [pc, #524]	; (8003750 <HAL_RCC_OscConfig+0x674>)
 8003542:	2180      	movs	r1, #128	; 0x80
 8003544:	0049      	lsls	r1, r1, #1
 8003546:	430a      	orrs	r2, r1
 8003548:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800354a:	f7fd fdef 	bl	800112c <HAL_GetTick>
 800354e:	0003      	movs	r3, r0
 8003550:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003554:	f7fd fdea 	bl	800112c <HAL_GetTick>
 8003558:	0002      	movs	r2, r0
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b64      	cmp	r3, #100	; 0x64
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e173      	b.n	800384e <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003566:	4b7a      	ldr	r3, [pc, #488]	; (8003750 <HAL_RCC_OscConfig+0x674>)
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	2380      	movs	r3, #128	; 0x80
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	4013      	ands	r3, r2
 8003570:	d0f0      	beq.n	8003554 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689a      	ldr	r2, [r3, #8]
 8003576:	2380      	movs	r3, #128	; 0x80
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	429a      	cmp	r2, r3
 800357c:	d107      	bne.n	800358e <HAL_RCC_OscConfig+0x4b2>
 800357e:	4b72      	ldr	r3, [pc, #456]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003580:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003582:	4b71      	ldr	r3, [pc, #452]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003584:	2180      	movs	r1, #128	; 0x80
 8003586:	0049      	lsls	r1, r1, #1
 8003588:	430a      	orrs	r2, r1
 800358a:	651a      	str	r2, [r3, #80]	; 0x50
 800358c:	e031      	b.n	80035f2 <HAL_RCC_OscConfig+0x516>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10c      	bne.n	80035b0 <HAL_RCC_OscConfig+0x4d4>
 8003596:	4b6c      	ldr	r3, [pc, #432]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003598:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800359a:	4b6b      	ldr	r3, [pc, #428]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800359c:	496b      	ldr	r1, [pc, #428]	; (800374c <HAL_RCC_OscConfig+0x670>)
 800359e:	400a      	ands	r2, r1
 80035a0:	651a      	str	r2, [r3, #80]	; 0x50
 80035a2:	4b69      	ldr	r3, [pc, #420]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035a6:	4b68      	ldr	r3, [pc, #416]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035a8:	496a      	ldr	r1, [pc, #424]	; (8003754 <HAL_RCC_OscConfig+0x678>)
 80035aa:	400a      	ands	r2, r1
 80035ac:	651a      	str	r2, [r3, #80]	; 0x50
 80035ae:	e020      	b.n	80035f2 <HAL_RCC_OscConfig+0x516>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	23a0      	movs	r3, #160	; 0xa0
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d10e      	bne.n	80035da <HAL_RCC_OscConfig+0x4fe>
 80035bc:	4b62      	ldr	r3, [pc, #392]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035c0:	4b61      	ldr	r3, [pc, #388]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035c2:	2180      	movs	r1, #128	; 0x80
 80035c4:	00c9      	lsls	r1, r1, #3
 80035c6:	430a      	orrs	r2, r1
 80035c8:	651a      	str	r2, [r3, #80]	; 0x50
 80035ca:	4b5f      	ldr	r3, [pc, #380]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035ce:	4b5e      	ldr	r3, [pc, #376]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035d0:	2180      	movs	r1, #128	; 0x80
 80035d2:	0049      	lsls	r1, r1, #1
 80035d4:	430a      	orrs	r2, r1
 80035d6:	651a      	str	r2, [r3, #80]	; 0x50
 80035d8:	e00b      	b.n	80035f2 <HAL_RCC_OscConfig+0x516>
 80035da:	4b5b      	ldr	r3, [pc, #364]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035de:	4b5a      	ldr	r3, [pc, #360]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035e0:	495a      	ldr	r1, [pc, #360]	; (800374c <HAL_RCC_OscConfig+0x670>)
 80035e2:	400a      	ands	r2, r1
 80035e4:	651a      	str	r2, [r3, #80]	; 0x50
 80035e6:	4b58      	ldr	r3, [pc, #352]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035ea:	4b57      	ldr	r3, [pc, #348]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80035ec:	4959      	ldr	r1, [pc, #356]	; (8003754 <HAL_RCC_OscConfig+0x678>)
 80035ee:	400a      	ands	r2, r1
 80035f0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d015      	beq.n	8003626 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035fa:	f7fd fd97 	bl	800112c <HAL_GetTick>
 80035fe:	0003      	movs	r3, r0
 8003600:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003602:	e009      	b.n	8003618 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003604:	f7fd fd92 	bl	800112c <HAL_GetTick>
 8003608:	0002      	movs	r2, r0
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	4a52      	ldr	r2, [pc, #328]	; (8003758 <HAL_RCC_OscConfig+0x67c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e11a      	b.n	800384e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003618:	4b4b      	ldr	r3, [pc, #300]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800361a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800361c:	2380      	movs	r3, #128	; 0x80
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	4013      	ands	r3, r2
 8003622:	d0ef      	beq.n	8003604 <HAL_RCC_OscConfig+0x528>
 8003624:	e014      	b.n	8003650 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003626:	f7fd fd81 	bl	800112c <HAL_GetTick>
 800362a:	0003      	movs	r3, r0
 800362c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800362e:	e009      	b.n	8003644 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003630:	f7fd fd7c 	bl	800112c <HAL_GetTick>
 8003634:	0002      	movs	r2, r0
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	4a47      	ldr	r2, [pc, #284]	; (8003758 <HAL_RCC_OscConfig+0x67c>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e104      	b.n	800384e <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003644:	4b40      	ldr	r3, [pc, #256]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003646:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003648:	2380      	movs	r3, #128	; 0x80
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4013      	ands	r3, r2
 800364e:	d1ef      	bne.n	8003630 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003650:	2327      	movs	r3, #39	; 0x27
 8003652:	18fb      	adds	r3, r7, r3
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d105      	bne.n	8003666 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800365a:	4b3b      	ldr	r3, [pc, #236]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800365c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800365e:	4b3a      	ldr	r3, [pc, #232]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003660:	493e      	ldr	r1, [pc, #248]	; (800375c <HAL_RCC_OscConfig+0x680>)
 8003662:	400a      	ands	r2, r1
 8003664:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2220      	movs	r2, #32
 800366c:	4013      	ands	r3, r2
 800366e:	d049      	beq.n	8003704 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d026      	beq.n	80036c6 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003678:	4b33      	ldr	r3, [pc, #204]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	4b32      	ldr	r3, [pc, #200]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800367e:	2101      	movs	r1, #1
 8003680:	430a      	orrs	r2, r1
 8003682:	609a      	str	r2, [r3, #8]
 8003684:	4b30      	ldr	r3, [pc, #192]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003686:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003688:	4b2f      	ldr	r3, [pc, #188]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 800368a:	2101      	movs	r1, #1
 800368c:	430a      	orrs	r2, r1
 800368e:	635a      	str	r2, [r3, #52]	; 0x34
 8003690:	4b33      	ldr	r3, [pc, #204]	; (8003760 <HAL_RCC_OscConfig+0x684>)
 8003692:	6a1a      	ldr	r2, [r3, #32]
 8003694:	4b32      	ldr	r3, [pc, #200]	; (8003760 <HAL_RCC_OscConfig+0x684>)
 8003696:	2180      	movs	r1, #128	; 0x80
 8003698:	0189      	lsls	r1, r1, #6
 800369a:	430a      	orrs	r2, r1
 800369c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800369e:	f7fd fd45 	bl	800112c <HAL_GetTick>
 80036a2:	0003      	movs	r3, r0
 80036a4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036a8:	f7fd fd40 	bl	800112c <HAL_GetTick>
 80036ac:	0002      	movs	r2, r0
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e0c9      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036ba:	4b23      	ldr	r3, [pc, #140]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	2202      	movs	r2, #2
 80036c0:	4013      	ands	r3, r2
 80036c2:	d0f1      	beq.n	80036a8 <HAL_RCC_OscConfig+0x5cc>
 80036c4:	e01e      	b.n	8003704 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80036c6:	4b20      	ldr	r3, [pc, #128]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	4b1f      	ldr	r3, [pc, #124]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80036cc:	2101      	movs	r1, #1
 80036ce:	438a      	bics	r2, r1
 80036d0:	609a      	str	r2, [r3, #8]
 80036d2:	4b23      	ldr	r3, [pc, #140]	; (8003760 <HAL_RCC_OscConfig+0x684>)
 80036d4:	6a1a      	ldr	r2, [r3, #32]
 80036d6:	4b22      	ldr	r3, [pc, #136]	; (8003760 <HAL_RCC_OscConfig+0x684>)
 80036d8:	4922      	ldr	r1, [pc, #136]	; (8003764 <HAL_RCC_OscConfig+0x688>)
 80036da:	400a      	ands	r2, r1
 80036dc:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036de:	f7fd fd25 	bl	800112c <HAL_GetTick>
 80036e2:	0003      	movs	r3, r0
 80036e4:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80036e6:	e008      	b.n	80036fa <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036e8:	f7fd fd20 	bl	800112c <HAL_GetTick>
 80036ec:	0002      	movs	r2, r0
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d901      	bls.n	80036fa <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e0a9      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80036fa:	4b13      	ldr	r3, [pc, #76]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2202      	movs	r2, #2
 8003700:	4013      	ands	r3, r2
 8003702:	d1f1      	bne.n	80036e8 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003708:	2b00      	cmp	r3, #0
 800370a:	d100      	bne.n	800370e <HAL_RCC_OscConfig+0x632>
 800370c:	e09e      	b.n	800384c <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800370e:	6a3b      	ldr	r3, [r7, #32]
 8003710:	2b0c      	cmp	r3, #12
 8003712:	d100      	bne.n	8003716 <HAL_RCC_OscConfig+0x63a>
 8003714:	e077      	b.n	8003806 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371a:	2b02      	cmp	r3, #2
 800371c:	d158      	bne.n	80037d0 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800371e:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	4b09      	ldr	r3, [pc, #36]	; (8003748 <HAL_RCC_OscConfig+0x66c>)
 8003724:	4910      	ldr	r1, [pc, #64]	; (8003768 <HAL_RCC_OscConfig+0x68c>)
 8003726:	400a      	ands	r2, r1
 8003728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372a:	f7fd fcff 	bl	800112c <HAL_GetTick>
 800372e:	0003      	movs	r3, r0
 8003730:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003732:	e01b      	b.n	800376c <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003734:	f7fd fcfa 	bl	800112c <HAL_GetTick>
 8003738:	0002      	movs	r2, r0
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d914      	bls.n	800376c <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e083      	b.n	800384e <HAL_RCC_OscConfig+0x772>
 8003746:	46c0      	nop			; (mov r8, r8)
 8003748:	40021000 	.word	0x40021000
 800374c:	fffffeff 	.word	0xfffffeff
 8003750:	40007000 	.word	0x40007000
 8003754:	fffffbff 	.word	0xfffffbff
 8003758:	00001388 	.word	0x00001388
 800375c:	efffffff 	.word	0xefffffff
 8003760:	40010000 	.word	0x40010000
 8003764:	ffffdfff 	.word	0xffffdfff
 8003768:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800376c:	4b3a      	ldr	r3, [pc, #232]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	2380      	movs	r3, #128	; 0x80
 8003772:	049b      	lsls	r3, r3, #18
 8003774:	4013      	ands	r3, r2
 8003776:	d1dd      	bne.n	8003734 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003778:	4b37      	ldr	r3, [pc, #220]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4a37      	ldr	r2, [pc, #220]	; (800385c <HAL_RCC_OscConfig+0x780>)
 800377e:	4013      	ands	r3, r2
 8003780:	0019      	movs	r1, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378a:	431a      	orrs	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003790:	431a      	orrs	r2, r3
 8003792:	4b31      	ldr	r3, [pc, #196]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 8003794:	430a      	orrs	r2, r1
 8003796:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003798:	4b2f      	ldr	r3, [pc, #188]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	4b2e      	ldr	r3, [pc, #184]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 800379e:	2180      	movs	r1, #128	; 0x80
 80037a0:	0449      	lsls	r1, r1, #17
 80037a2:	430a      	orrs	r2, r1
 80037a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a6:	f7fd fcc1 	bl	800112c <HAL_GetTick>
 80037aa:	0003      	movs	r3, r0
 80037ac:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037b0:	f7fd fcbc 	bl	800112c <HAL_GetTick>
 80037b4:	0002      	movs	r2, r0
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e045      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80037c2:	4b25      	ldr	r3, [pc, #148]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	2380      	movs	r3, #128	; 0x80
 80037c8:	049b      	lsls	r3, r3, #18
 80037ca:	4013      	ands	r3, r2
 80037cc:	d0f0      	beq.n	80037b0 <HAL_RCC_OscConfig+0x6d4>
 80037ce:	e03d      	b.n	800384c <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037d0:	4b21      	ldr	r3, [pc, #132]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	4b20      	ldr	r3, [pc, #128]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 80037d6:	4922      	ldr	r1, [pc, #136]	; (8003860 <HAL_RCC_OscConfig+0x784>)
 80037d8:	400a      	ands	r2, r1
 80037da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037dc:	f7fd fca6 	bl	800112c <HAL_GetTick>
 80037e0:	0003      	movs	r3, r0
 80037e2:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80037e4:	e008      	b.n	80037f8 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037e6:	f7fd fca1 	bl	800112c <HAL_GetTick>
 80037ea:	0002      	movs	r2, r0
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d901      	bls.n	80037f8 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	e02a      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80037f8:	4b17      	ldr	r3, [pc, #92]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	2380      	movs	r3, #128	; 0x80
 80037fe:	049b      	lsls	r3, r3, #18
 8003800:	4013      	ands	r3, r2
 8003802:	d1f0      	bne.n	80037e6 <HAL_RCC_OscConfig+0x70a>
 8003804:	e022      	b.n	800384c <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380a:	2b01      	cmp	r3, #1
 800380c:	d101      	bne.n	8003812 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e01d      	b.n	800384e <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003812:	4b11      	ldr	r3, [pc, #68]	; (8003858 <HAL_RCC_OscConfig+0x77c>)
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003818:	69fa      	ldr	r2, [r7, #28]
 800381a:	2380      	movs	r3, #128	; 0x80
 800381c:	025b      	lsls	r3, r3, #9
 800381e:	401a      	ands	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003824:	429a      	cmp	r2, r3
 8003826:	d10f      	bne.n	8003848 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003828:	69fa      	ldr	r2, [r7, #28]
 800382a:	23f0      	movs	r3, #240	; 0xf0
 800382c:	039b      	lsls	r3, r3, #14
 800382e:	401a      	ands	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003834:	429a      	cmp	r2, r3
 8003836:	d107      	bne.n	8003848 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003838:	69fa      	ldr	r2, [r7, #28]
 800383a:	23c0      	movs	r3, #192	; 0xc0
 800383c:	041b      	lsls	r3, r3, #16
 800383e:	401a      	ands	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003844:	429a      	cmp	r2, r3
 8003846:	d001      	beq.n	800384c <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e000      	b.n	800384e <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	0018      	movs	r0, r3
 8003850:	46bd      	mov	sp, r7
 8003852:	b00a      	add	sp, #40	; 0x28
 8003854:	bdb0      	pop	{r4, r5, r7, pc}
 8003856:	46c0      	nop			; (mov r8, r8)
 8003858:	40021000 	.word	0x40021000
 800385c:	ff02ffff 	.word	0xff02ffff
 8003860:	feffffff 	.word	0xfeffffff

08003864 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003864:	b5b0      	push	{r4, r5, r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d101      	bne.n	8003878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e128      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003878:	4b96      	ldr	r3, [pc, #600]	; (8003ad4 <HAL_RCC_ClockConfig+0x270>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2201      	movs	r2, #1
 800387e:	4013      	ands	r3, r2
 8003880:	683a      	ldr	r2, [r7, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d91e      	bls.n	80038c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003886:	4b93      	ldr	r3, [pc, #588]	; (8003ad4 <HAL_RCC_ClockConfig+0x270>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2201      	movs	r2, #1
 800388c:	4393      	bics	r3, r2
 800388e:	0019      	movs	r1, r3
 8003890:	4b90      	ldr	r3, [pc, #576]	; (8003ad4 <HAL_RCC_ClockConfig+0x270>)
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003898:	f7fd fc48 	bl	800112c <HAL_GetTick>
 800389c:	0003      	movs	r3, r0
 800389e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a0:	e009      	b.n	80038b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038a2:	f7fd fc43 	bl	800112c <HAL_GetTick>
 80038a6:	0002      	movs	r2, r0
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	4a8a      	ldr	r2, [pc, #552]	; (8003ad8 <HAL_RCC_ClockConfig+0x274>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e109      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038b6:	4b87      	ldr	r3, [pc, #540]	; (8003ad4 <HAL_RCC_ClockConfig+0x270>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2201      	movs	r2, #1
 80038bc:	4013      	ands	r3, r2
 80038be:	683a      	ldr	r2, [r7, #0]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d1ee      	bne.n	80038a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2202      	movs	r2, #2
 80038ca:	4013      	ands	r3, r2
 80038cc:	d009      	beq.n	80038e2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038ce:	4b83      	ldr	r3, [pc, #524]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	22f0      	movs	r2, #240	; 0xf0
 80038d4:	4393      	bics	r3, r2
 80038d6:	0019      	movs	r1, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	4b7f      	ldr	r3, [pc, #508]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 80038de:	430a      	orrs	r2, r1
 80038e0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2201      	movs	r2, #1
 80038e8:	4013      	ands	r3, r2
 80038ea:	d100      	bne.n	80038ee <HAL_RCC_ClockConfig+0x8a>
 80038ec:	e089      	b.n	8003a02 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d107      	bne.n	8003906 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038f6:	4b79      	ldr	r3, [pc, #484]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	2380      	movs	r3, #128	; 0x80
 80038fc:	029b      	lsls	r3, r3, #10
 80038fe:	4013      	ands	r3, r2
 8003900:	d120      	bne.n	8003944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e0e1      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b03      	cmp	r3, #3
 800390c:	d107      	bne.n	800391e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800390e:	4b73      	ldr	r3, [pc, #460]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	2380      	movs	r3, #128	; 0x80
 8003914:	049b      	lsls	r3, r3, #18
 8003916:	4013      	ands	r3, r2
 8003918:	d114      	bne.n	8003944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e0d5      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d106      	bne.n	8003934 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003926:	4b6d      	ldr	r3, [pc, #436]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2204      	movs	r2, #4
 800392c:	4013      	ands	r3, r2
 800392e:	d109      	bne.n	8003944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e0ca      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003934:	4b69      	ldr	r3, [pc, #420]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	2380      	movs	r3, #128	; 0x80
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	4013      	ands	r3, r2
 800393e:	d101      	bne.n	8003944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e0c2      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003944:	4b65      	ldr	r3, [pc, #404]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	2203      	movs	r2, #3
 800394a:	4393      	bics	r3, r2
 800394c:	0019      	movs	r1, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	4b62      	ldr	r3, [pc, #392]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003954:	430a      	orrs	r2, r1
 8003956:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003958:	f7fd fbe8 	bl	800112c <HAL_GetTick>
 800395c:	0003      	movs	r3, r0
 800395e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	2b02      	cmp	r3, #2
 8003966:	d111      	bne.n	800398c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003968:	e009      	b.n	800397e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800396a:	f7fd fbdf 	bl	800112c <HAL_GetTick>
 800396e:	0002      	movs	r2, r0
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	4a58      	ldr	r2, [pc, #352]	; (8003ad8 <HAL_RCC_ClockConfig+0x274>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d901      	bls.n	800397e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e0a5      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800397e:	4b57      	ldr	r3, [pc, #348]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	220c      	movs	r2, #12
 8003984:	4013      	ands	r3, r2
 8003986:	2b08      	cmp	r3, #8
 8003988:	d1ef      	bne.n	800396a <HAL_RCC_ClockConfig+0x106>
 800398a:	e03a      	b.n	8003a02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b03      	cmp	r3, #3
 8003992:	d111      	bne.n	80039b8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003994:	e009      	b.n	80039aa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003996:	f7fd fbc9 	bl	800112c <HAL_GetTick>
 800399a:	0002      	movs	r2, r0
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	4a4d      	ldr	r2, [pc, #308]	; (8003ad8 <HAL_RCC_ClockConfig+0x274>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e08f      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039aa:	4b4c      	ldr	r3, [pc, #304]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	220c      	movs	r2, #12
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b0c      	cmp	r3, #12
 80039b4:	d1ef      	bne.n	8003996 <HAL_RCC_ClockConfig+0x132>
 80039b6:	e024      	b.n	8003a02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d11b      	bne.n	80039f8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80039c0:	e009      	b.n	80039d6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c2:	f7fd fbb3 	bl	800112c <HAL_GetTick>
 80039c6:	0002      	movs	r2, r0
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	4a42      	ldr	r2, [pc, #264]	; (8003ad8 <HAL_RCC_ClockConfig+0x274>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e079      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80039d6:	4b41      	ldr	r3, [pc, #260]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	220c      	movs	r2, #12
 80039dc:	4013      	ands	r3, r2
 80039de:	2b04      	cmp	r3, #4
 80039e0:	d1ef      	bne.n	80039c2 <HAL_RCC_ClockConfig+0x15e>
 80039e2:	e00e      	b.n	8003a02 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039e4:	f7fd fba2 	bl	800112c <HAL_GetTick>
 80039e8:	0002      	movs	r2, r0
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	4a3a      	ldr	r2, [pc, #232]	; (8003ad8 <HAL_RCC_ClockConfig+0x274>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e068      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80039f8:	4b38      	ldr	r3, [pc, #224]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	220c      	movs	r2, #12
 80039fe:	4013      	ands	r3, r2
 8003a00:	d1f0      	bne.n	80039e4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a02:	4b34      	ldr	r3, [pc, #208]	; (8003ad4 <HAL_RCC_ClockConfig+0x270>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2201      	movs	r2, #1
 8003a08:	4013      	ands	r3, r2
 8003a0a:	683a      	ldr	r2, [r7, #0]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d21e      	bcs.n	8003a4e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a10:	4b30      	ldr	r3, [pc, #192]	; (8003ad4 <HAL_RCC_ClockConfig+0x270>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2201      	movs	r2, #1
 8003a16:	4393      	bics	r3, r2
 8003a18:	0019      	movs	r1, r3
 8003a1a:	4b2e      	ldr	r3, [pc, #184]	; (8003ad4 <HAL_RCC_ClockConfig+0x270>)
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	430a      	orrs	r2, r1
 8003a20:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a22:	f7fd fb83 	bl	800112c <HAL_GetTick>
 8003a26:	0003      	movs	r3, r0
 8003a28:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2a:	e009      	b.n	8003a40 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a2c:	f7fd fb7e 	bl	800112c <HAL_GetTick>
 8003a30:	0002      	movs	r2, r0
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	4a28      	ldr	r2, [pc, #160]	; (8003ad8 <HAL_RCC_ClockConfig+0x274>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e044      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a40:	4b24      	ldr	r3, [pc, #144]	; (8003ad4 <HAL_RCC_ClockConfig+0x270>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2201      	movs	r2, #1
 8003a46:	4013      	ands	r3, r2
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d1ee      	bne.n	8003a2c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2204      	movs	r2, #4
 8003a54:	4013      	ands	r3, r2
 8003a56:	d009      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a58:	4b20      	ldr	r3, [pc, #128]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4a20      	ldr	r2, [pc, #128]	; (8003ae0 <HAL_RCC_ClockConfig+0x27c>)
 8003a5e:	4013      	ands	r3, r2
 8003a60:	0019      	movs	r1, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	4b1d      	ldr	r3, [pc, #116]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2208      	movs	r2, #8
 8003a72:	4013      	ands	r3, r2
 8003a74:	d00a      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a76:	4b19      	ldr	r3, [pc, #100]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	4a1a      	ldr	r2, [pc, #104]	; (8003ae4 <HAL_RCC_ClockConfig+0x280>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	0019      	movs	r1, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	00da      	lsls	r2, r3, #3
 8003a86:	4b15      	ldr	r3, [pc, #84]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a8c:	f000 f832 	bl	8003af4 <HAL_RCC_GetSysClockFreq>
 8003a90:	0001      	movs	r1, r0
 8003a92:	4b12      	ldr	r3, [pc, #72]	; (8003adc <HAL_RCC_ClockConfig+0x278>)
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	091b      	lsrs	r3, r3, #4
 8003a98:	220f      	movs	r2, #15
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	4a12      	ldr	r2, [pc, #72]	; (8003ae8 <HAL_RCC_ClockConfig+0x284>)
 8003a9e:	5cd3      	ldrb	r3, [r2, r3]
 8003aa0:	000a      	movs	r2, r1
 8003aa2:	40da      	lsrs	r2, r3
 8003aa4:	4b11      	ldr	r3, [pc, #68]	; (8003aec <HAL_RCC_ClockConfig+0x288>)
 8003aa6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003aa8:	4b11      	ldr	r3, [pc, #68]	; (8003af0 <HAL_RCC_ClockConfig+0x28c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	250b      	movs	r5, #11
 8003aae:	197c      	adds	r4, r7, r5
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f7fd faf5 	bl	80010a0 <HAL_InitTick>
 8003ab6:	0003      	movs	r3, r0
 8003ab8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003aba:	197b      	adds	r3, r7, r5
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d002      	beq.n	8003ac8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003ac2:	197b      	adds	r3, r7, r5
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	e000      	b.n	8003aca <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003ac8:	2300      	movs	r3, #0
}
 8003aca:	0018      	movs	r0, r3
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b004      	add	sp, #16
 8003ad0:	bdb0      	pop	{r4, r5, r7, pc}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	40022000 	.word	0x40022000
 8003ad8:	00001388 	.word	0x00001388
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	fffff8ff 	.word	0xfffff8ff
 8003ae4:	ffffc7ff 	.word	0xffffc7ff
 8003ae8:	0800538c 	.word	0x0800538c
 8003aec:	20000000 	.word	0x20000000
 8003af0:	20000004 	.word	0x20000004

08003af4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003af4:	b5b0      	push	{r4, r5, r7, lr}
 8003af6:	b08e      	sub	sp, #56	; 0x38
 8003af8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003afa:	4b4c      	ldr	r3, [pc, #304]	; (8003c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b02:	230c      	movs	r3, #12
 8003b04:	4013      	ands	r3, r2
 8003b06:	2b0c      	cmp	r3, #12
 8003b08:	d014      	beq.n	8003b34 <HAL_RCC_GetSysClockFreq+0x40>
 8003b0a:	d900      	bls.n	8003b0e <HAL_RCC_GetSysClockFreq+0x1a>
 8003b0c:	e07b      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x112>
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d002      	beq.n	8003b18 <HAL_RCC_GetSysClockFreq+0x24>
 8003b12:	2b08      	cmp	r3, #8
 8003b14:	d00b      	beq.n	8003b2e <HAL_RCC_GetSysClockFreq+0x3a>
 8003b16:	e076      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003b18:	4b44      	ldr	r3, [pc, #272]	; (8003c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2210      	movs	r2, #16
 8003b1e:	4013      	ands	r3, r2
 8003b20:	d002      	beq.n	8003b28 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003b22:	4b43      	ldr	r3, [pc, #268]	; (8003c30 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003b24:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003b26:	e07c      	b.n	8003c22 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003b28:	4b42      	ldr	r3, [pc, #264]	; (8003c34 <HAL_RCC_GetSysClockFreq+0x140>)
 8003b2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003b2c:	e079      	b.n	8003c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b2e:	4b42      	ldr	r3, [pc, #264]	; (8003c38 <HAL_RCC_GetSysClockFreq+0x144>)
 8003b30:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003b32:	e076      	b.n	8003c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b36:	0c9a      	lsrs	r2, r3, #18
 8003b38:	230f      	movs	r3, #15
 8003b3a:	401a      	ands	r2, r3
 8003b3c:	4b3f      	ldr	r3, [pc, #252]	; (8003c3c <HAL_RCC_GetSysClockFreq+0x148>)
 8003b3e:	5c9b      	ldrb	r3, [r3, r2]
 8003b40:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b44:	0d9a      	lsrs	r2, r3, #22
 8003b46:	2303      	movs	r3, #3
 8003b48:	4013      	ands	r3, r2
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b4e:	4b37      	ldr	r3, [pc, #220]	; (8003c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003b50:	68da      	ldr	r2, [r3, #12]
 8003b52:	2380      	movs	r3, #128	; 0x80
 8003b54:	025b      	lsls	r3, r3, #9
 8003b56:	4013      	ands	r3, r2
 8003b58:	d01a      	beq.n	8003b90 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b5c:	61bb      	str	r3, [r7, #24]
 8003b5e:	2300      	movs	r3, #0
 8003b60:	61fb      	str	r3, [r7, #28]
 8003b62:	4a35      	ldr	r2, [pc, #212]	; (8003c38 <HAL_RCC_GetSysClockFreq+0x144>)
 8003b64:	2300      	movs	r3, #0
 8003b66:	69b8      	ldr	r0, [r7, #24]
 8003b68:	69f9      	ldr	r1, [r7, #28]
 8003b6a:	f7fc fb79 	bl	8000260 <__aeabi_lmul>
 8003b6e:	0002      	movs	r2, r0
 8003b70:	000b      	movs	r3, r1
 8003b72:	0010      	movs	r0, r2
 8003b74:	0019      	movs	r1, r3
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	613b      	str	r3, [r7, #16]
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	617b      	str	r3, [r7, #20]
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f7fc fb4d 	bl	8000220 <__aeabi_uldivmod>
 8003b86:	0002      	movs	r2, r0
 8003b88:	000b      	movs	r3, r1
 8003b8a:	0013      	movs	r3, r2
 8003b8c:	637b      	str	r3, [r7, #52]	; 0x34
 8003b8e:	e037      	b.n	8003c00 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003b90:	4b26      	ldr	r3, [pc, #152]	; (8003c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2210      	movs	r2, #16
 8003b96:	4013      	ands	r3, r2
 8003b98:	d01a      	beq.n	8003bd0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b9c:	60bb      	str	r3, [r7, #8]
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	4a23      	ldr	r2, [pc, #140]	; (8003c30 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	68b8      	ldr	r0, [r7, #8]
 8003ba8:	68f9      	ldr	r1, [r7, #12]
 8003baa:	f7fc fb59 	bl	8000260 <__aeabi_lmul>
 8003bae:	0002      	movs	r2, r0
 8003bb0:	000b      	movs	r3, r1
 8003bb2:	0010      	movs	r0, r2
 8003bb4:	0019      	movs	r1, r3
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb8:	603b      	str	r3, [r7, #0]
 8003bba:	2300      	movs	r3, #0
 8003bbc:	607b      	str	r3, [r7, #4]
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f7fc fb2d 	bl	8000220 <__aeabi_uldivmod>
 8003bc6:	0002      	movs	r2, r0
 8003bc8:	000b      	movs	r3, r1
 8003bca:	0013      	movs	r3, r2
 8003bcc:	637b      	str	r3, [r7, #52]	; 0x34
 8003bce:	e017      	b.n	8003c00 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	0019      	movs	r1, r3
 8003bd8:	4a16      	ldr	r2, [pc, #88]	; (8003c34 <HAL_RCC_GetSysClockFreq+0x140>)
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f7fc fb40 	bl	8000260 <__aeabi_lmul>
 8003be0:	0002      	movs	r2, r0
 8003be2:	000b      	movs	r3, r1
 8003be4:	0010      	movs	r0, r2
 8003be6:	0019      	movs	r1, r3
 8003be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bea:	001c      	movs	r4, r3
 8003bec:	2300      	movs	r3, #0
 8003bee:	001d      	movs	r5, r3
 8003bf0:	0022      	movs	r2, r4
 8003bf2:	002b      	movs	r3, r5
 8003bf4:	f7fc fb14 	bl	8000220 <__aeabi_uldivmod>
 8003bf8:	0002      	movs	r2, r0
 8003bfa:	000b      	movs	r3, r1
 8003bfc:	0013      	movs	r3, r2
 8003bfe:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c02:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c04:	e00d      	b.n	8003c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003c06:	4b09      	ldr	r3, [pc, #36]	; (8003c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	0b5b      	lsrs	r3, r3, #13
 8003c0c:	2207      	movs	r2, #7
 8003c0e:	4013      	ands	r3, r2
 8003c10:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003c12:	6a3b      	ldr	r3, [r7, #32]
 8003c14:	3301      	adds	r3, #1
 8003c16:	2280      	movs	r2, #128	; 0x80
 8003c18:	0212      	lsls	r2, r2, #8
 8003c1a:	409a      	lsls	r2, r3
 8003c1c:	0013      	movs	r3, r2
 8003c1e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003c20:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003c24:	0018      	movs	r0, r3
 8003c26:	46bd      	mov	sp, r7
 8003c28:	b00e      	add	sp, #56	; 0x38
 8003c2a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	003d0900 	.word	0x003d0900
 8003c34:	00f42400 	.word	0x00f42400
 8003c38:	007a1200 	.word	0x007a1200
 8003c3c:	080053a4 	.word	0x080053a4

08003c40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c44:	4b02      	ldr	r3, [pc, #8]	; (8003c50 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c46:	681b      	ldr	r3, [r3, #0]
}
 8003c48:	0018      	movs	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	46c0      	nop			; (mov r8, r8)
 8003c50:	20000000 	.word	0x20000000

08003c54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c58:	f7ff fff2 	bl	8003c40 <HAL_RCC_GetHCLKFreq>
 8003c5c:	0001      	movs	r1, r0
 8003c5e:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	0a1b      	lsrs	r3, r3, #8
 8003c64:	2207      	movs	r2, #7
 8003c66:	4013      	ands	r3, r2
 8003c68:	4a04      	ldr	r2, [pc, #16]	; (8003c7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c6a:	5cd3      	ldrb	r3, [r2, r3]
 8003c6c:	40d9      	lsrs	r1, r3
 8003c6e:	000b      	movs	r3, r1
}
 8003c70:	0018      	movs	r0, r3
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	0800539c 	.word	0x0800539c

08003c80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c84:	f7ff ffdc 	bl	8003c40 <HAL_RCC_GetHCLKFreq>
 8003c88:	0001      	movs	r1, r0
 8003c8a:	4b06      	ldr	r3, [pc, #24]	; (8003ca4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	0adb      	lsrs	r3, r3, #11
 8003c90:	2207      	movs	r2, #7
 8003c92:	4013      	ands	r3, r2
 8003c94:	4a04      	ldr	r2, [pc, #16]	; (8003ca8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c96:	5cd3      	ldrb	r3, [r2, r3]
 8003c98:	40d9      	lsrs	r1, r3
 8003c9a:	000b      	movs	r3, r1
}
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	40021000 	.word	0x40021000
 8003ca8:	0800539c 	.word	0x0800539c

08003cac <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003cb4:	2017      	movs	r0, #23
 8003cb6:	183b      	adds	r3, r7, r0
 8003cb8:	2200      	movs	r2, #0
 8003cba:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2220      	movs	r2, #32
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	d100      	bne.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003cc6:	e0c2      	b.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cc8:	4b90      	ldr	r3, [pc, #576]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ccc:	2380      	movs	r3, #128	; 0x80
 8003cce:	055b      	lsls	r3, r3, #21
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	d109      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cd4:	4b8d      	ldr	r3, [pc, #564]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cd8:	4b8c      	ldr	r3, [pc, #560]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cda:	2180      	movs	r1, #128	; 0x80
 8003cdc:	0549      	lsls	r1, r1, #21
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003ce2:	183b      	adds	r3, r7, r0
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce8:	4b89      	ldr	r3, [pc, #548]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	2380      	movs	r3, #128	; 0x80
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d11a      	bne.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cf4:	4b86      	ldr	r3, [pc, #536]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	4b85      	ldr	r3, [pc, #532]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cfa:	2180      	movs	r1, #128	; 0x80
 8003cfc:	0049      	lsls	r1, r1, #1
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d02:	f7fd fa13 	bl	800112c <HAL_GetTick>
 8003d06:	0003      	movs	r3, r0
 8003d08:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d0a:	e008      	b.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d0c:	f7fd fa0e 	bl	800112c <HAL_GetTick>
 8003d10:	0002      	movs	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b64      	cmp	r3, #100	; 0x64
 8003d18:	d901      	bls.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e0f2      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x258>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d1e:	4b7c      	ldr	r3, [pc, #496]	; (8003f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	2380      	movs	r3, #128	; 0x80
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	4013      	ands	r3, r2
 8003d28:	d0f0      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003d2a:	4b78      	ldr	r3, [pc, #480]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	23c0      	movs	r3, #192	; 0xc0
 8003d30:	039b      	lsls	r3, r3, #14
 8003d32:	4013      	ands	r3, r2
 8003d34:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685a      	ldr	r2, [r3, #4]
 8003d3a:	23c0      	movs	r3, #192	; 0xc0
 8003d3c:	039b      	lsls	r3, r3, #14
 8003d3e:	4013      	ands	r3, r2
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d013      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	23c0      	movs	r3, #192	; 0xc0
 8003d4c:	029b      	lsls	r3, r3, #10
 8003d4e:	401a      	ands	r2, r3
 8003d50:	23c0      	movs	r3, #192	; 0xc0
 8003d52:	029b      	lsls	r3, r3, #10
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d10a      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003d58:	4b6c      	ldr	r3, [pc, #432]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	2380      	movs	r3, #128	; 0x80
 8003d5e:	029b      	lsls	r3, r3, #10
 8003d60:	401a      	ands	r2, r3
 8003d62:	2380      	movs	r3, #128	; 0x80
 8003d64:	029b      	lsls	r3, r3, #10
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d101      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e0ca      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x258>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003d6e:	4b67      	ldr	r3, [pc, #412]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d72:	23c0      	movs	r3, #192	; 0xc0
 8003d74:	029b      	lsls	r3, r3, #10
 8003d76:	4013      	ands	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d03b      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	23c0      	movs	r3, #192	; 0xc0
 8003d86:	029b      	lsls	r3, r3, #10
 8003d88:	4013      	ands	r3, r2
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d033      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2220      	movs	r2, #32
 8003d96:	4013      	ands	r3, r2
 8003d98:	d02e      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003d9a:	4b5c      	ldr	r3, [pc, #368]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d9e:	4a5d      	ldr	r2, [pc, #372]	; (8003f14 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003da0:	4013      	ands	r3, r2
 8003da2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003da4:	4b59      	ldr	r3, [pc, #356]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003da6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003da8:	4b58      	ldr	r3, [pc, #352]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003daa:	2180      	movs	r1, #128	; 0x80
 8003dac:	0309      	lsls	r1, r1, #12
 8003dae:	430a      	orrs	r2, r1
 8003db0:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003db2:	4b56      	ldr	r3, [pc, #344]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003db6:	4b55      	ldr	r3, [pc, #340]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db8:	4957      	ldr	r1, [pc, #348]	; (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003dba:	400a      	ands	r2, r1
 8003dbc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003dbe:	4b53      	ldr	r3, [pc, #332]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	2380      	movs	r3, #128	; 0x80
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	4013      	ands	r3, r2
 8003dcc:	d014      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dce:	f7fd f9ad 	bl	800112c <HAL_GetTick>
 8003dd2:	0003      	movs	r3, r0
 8003dd4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003dd6:	e009      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dd8:	f7fd f9a8 	bl	800112c <HAL_GetTick>
 8003ddc:	0002      	movs	r2, r0
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	4a4e      	ldr	r2, [pc, #312]	; (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d901      	bls.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e08b      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003dec:	4b47      	ldr	r3, [pc, #284]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003df0:	2380      	movs	r3, #128	; 0x80
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	4013      	ands	r3, r2
 8003df6:	d0ef      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	23c0      	movs	r3, #192	; 0xc0
 8003dfe:	029b      	lsls	r3, r3, #10
 8003e00:	401a      	ands	r2, r3
 8003e02:	23c0      	movs	r3, #192	; 0xc0
 8003e04:	029b      	lsls	r3, r3, #10
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d10c      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003e0a:	4b40      	ldr	r3, [pc, #256]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a44      	ldr	r2, [pc, #272]	; (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	0019      	movs	r1, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	23c0      	movs	r3, #192	; 0xc0
 8003e1a:	039b      	lsls	r3, r3, #14
 8003e1c:	401a      	ands	r2, r3
 8003e1e:	4b3b      	ldr	r3, [pc, #236]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e20:	430a      	orrs	r2, r1
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	4b39      	ldr	r3, [pc, #228]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e26:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	23c0      	movs	r3, #192	; 0xc0
 8003e2e:	029b      	lsls	r3, r3, #10
 8003e30:	401a      	ands	r2, r3
 8003e32:	4b36      	ldr	r3, [pc, #216]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e34:	430a      	orrs	r2, r1
 8003e36:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003e38:	2317      	movs	r3, #23
 8003e3a:	18fb      	adds	r3, r7, r3
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d105      	bne.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e42:	4b32      	ldr	r3, [pc, #200]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e46:	4b31      	ldr	r3, [pc, #196]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e48:	4936      	ldr	r1, [pc, #216]	; (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8003e4a:	400a      	ands	r2, r1
 8003e4c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2201      	movs	r2, #1
 8003e54:	4013      	ands	r3, r2
 8003e56:	d009      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e58:	4b2c      	ldr	r3, [pc, #176]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e5c:	2203      	movs	r2, #3
 8003e5e:	4393      	bics	r3, r2
 8003e60:	0019      	movs	r1, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689a      	ldr	r2, [r3, #8]
 8003e66:	4b29      	ldr	r3, [pc, #164]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2202      	movs	r2, #2
 8003e72:	4013      	ands	r3, r2
 8003e74:	d009      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e76:	4b25      	ldr	r3, [pc, #148]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e7a:	220c      	movs	r2, #12
 8003e7c:	4393      	bics	r3, r2
 8003e7e:	0019      	movs	r1, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68da      	ldr	r2, [r3, #12]
 8003e84:	4b21      	ldr	r3, [pc, #132]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e86:	430a      	orrs	r2, r1
 8003e88:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	2204      	movs	r2, #4
 8003e90:	4013      	ands	r3, r2
 8003e92:	d009      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e94:	4b1d      	ldr	r3, [pc, #116]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e98:	4a23      	ldr	r2, [pc, #140]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	0019      	movs	r1, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	691a      	ldr	r2, [r3, #16]
 8003ea2:	4b1a      	ldr	r3, [pc, #104]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2208      	movs	r2, #8
 8003eae:	4013      	ands	r3, r2
 8003eb0:	d009      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003eb2:	4b16      	ldr	r3, [pc, #88]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eb6:	4a1d      	ldr	r2, [pc, #116]	; (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	0019      	movs	r1, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	695a      	ldr	r2, [r3, #20]
 8003ec0:	4b12      	ldr	r3, [pc, #72]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2240      	movs	r2, #64	; 0x40
 8003ecc:	4013      	ands	r3, r2
 8003ece:	d009      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ed0:	4b0e      	ldr	r3, [pc, #56]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ed4:	4a16      	ldr	r2, [pc, #88]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	0019      	movs	r1, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	69da      	ldr	r2, [r3, #28]
 8003ede:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2280      	movs	r2, #128	; 0x80
 8003eea:	4013      	ands	r3, r2
 8003eec:	d009      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003eee:	4b07      	ldr	r3, [pc, #28]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ef2:	4a10      	ldr	r2, [pc, #64]	; (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	0019      	movs	r1, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	699a      	ldr	r2, [r3, #24]
 8003efc:	4b03      	ldr	r3, [pc, #12]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003efe:	430a      	orrs	r2, r1
 8003f00:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	0018      	movs	r0, r3
 8003f06:	46bd      	mov	sp, r7
 8003f08:	b006      	add	sp, #24
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	40007000 	.word	0x40007000
 8003f14:	fffcffff 	.word	0xfffcffff
 8003f18:	fff7ffff 	.word	0xfff7ffff
 8003f1c:	00001388 	.word	0x00001388
 8003f20:	ffcfffff 	.word	0xffcfffff
 8003f24:	efffffff 	.word	0xefffffff
 8003f28:	fffff3ff 	.word	0xfffff3ff
 8003f2c:	ffffcfff 	.word	0xffffcfff
 8003f30:	fbffffff 	.word	0xfbffffff
 8003f34:	fff3ffff 	.word	0xfff3ffff

08003f38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e083      	b.n	8004052 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d109      	bne.n	8003f66 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	2382      	movs	r3, #130	; 0x82
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d009      	beq.n	8003f72 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	61da      	str	r2, [r3, #28]
 8003f64:	e005      	b.n	8003f72 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2251      	movs	r2, #81	; 0x51
 8003f7c:	5c9b      	ldrb	r3, [r3, r2]
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d107      	bne.n	8003f94 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2250      	movs	r2, #80	; 0x50
 8003f88:	2100      	movs	r1, #0
 8003f8a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	0018      	movs	r0, r3
 8003f90:	f7fc fdc8 	bl	8000b24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2251      	movs	r2, #81	; 0x51
 8003f98:	2102      	movs	r1, #2
 8003f9a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2140      	movs	r1, #64	; 0x40
 8003fa8:	438a      	bics	r2, r1
 8003faa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685a      	ldr	r2, [r3, #4]
 8003fb0:	2382      	movs	r3, #130	; 0x82
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	401a      	ands	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6899      	ldr	r1, [r3, #8]
 8003fba:	2384      	movs	r3, #132	; 0x84
 8003fbc:	021b      	lsls	r3, r3, #8
 8003fbe:	400b      	ands	r3, r1
 8003fc0:	431a      	orrs	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68d9      	ldr	r1, [r3, #12]
 8003fc6:	2380      	movs	r3, #128	; 0x80
 8003fc8:	011b      	lsls	r3, r3, #4
 8003fca:	400b      	ands	r3, r1
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	2102      	movs	r1, #2
 8003fd4:	400b      	ands	r3, r1
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	695b      	ldr	r3, [r3, #20]
 8003fdc:	2101      	movs	r1, #1
 8003fde:	400b      	ands	r3, r1
 8003fe0:	431a      	orrs	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6999      	ldr	r1, [r3, #24]
 8003fe6:	2380      	movs	r3, #128	; 0x80
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	400b      	ands	r3, r1
 8003fec:	431a      	orrs	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	69db      	ldr	r3, [r3, #28]
 8003ff2:	2138      	movs	r1, #56	; 0x38
 8003ff4:	400b      	ands	r3, r1
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	2180      	movs	r1, #128	; 0x80
 8003ffe:	400b      	ands	r3, r1
 8004000:	431a      	orrs	r2, r3
 8004002:	0011      	movs	r1, r2
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004008:	2380      	movs	r3, #128	; 0x80
 800400a:	019b      	lsls	r3, r3, #6
 800400c:	401a      	ands	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	430a      	orrs	r2, r1
 8004014:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	0c1b      	lsrs	r3, r3, #16
 800401c:	2204      	movs	r2, #4
 800401e:	4013      	ands	r3, r2
 8004020:	0019      	movs	r1, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004026:	2210      	movs	r2, #16
 8004028:	401a      	ands	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	69da      	ldr	r2, [r3, #28]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4907      	ldr	r1, [pc, #28]	; (800405c <HAL_SPI_Init+0x124>)
 800403e:	400a      	ands	r2, r1
 8004040:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2251      	movs	r2, #81	; 0x51
 800404c:	2101      	movs	r1, #1
 800404e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	0018      	movs	r0, r3
 8004054:	46bd      	mov	sp, r7
 8004056:	b002      	add	sp, #8
 8004058:	bd80      	pop	{r7, pc}
 800405a:	46c0      	nop			; (mov r8, r8)
 800405c:	fffff7ff 	.word	0xfffff7ff

08004060 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e032      	b.n	80040d8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2239      	movs	r2, #57	; 0x39
 8004076:	5c9b      	ldrb	r3, [r3, r2]
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d107      	bne.n	800408e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2238      	movs	r2, #56	; 0x38
 8004082:	2100      	movs	r1, #0
 8004084:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	0018      	movs	r0, r3
 800408a:	f7fc fee9 	bl	8000e60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2239      	movs	r2, #57	; 0x39
 8004092:	2102      	movs	r1, #2
 8004094:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	3304      	adds	r3, #4
 800409e:	0019      	movs	r1, r3
 80040a0:	0010      	movs	r0, r2
 80040a2:	f000 f8e7 	bl	8004274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	223e      	movs	r2, #62	; 0x3e
 80040aa:	2101      	movs	r1, #1
 80040ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	223a      	movs	r2, #58	; 0x3a
 80040b2:	2101      	movs	r1, #1
 80040b4:	5499      	strb	r1, [r3, r2]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	223b      	movs	r2, #59	; 0x3b
 80040ba:	2101      	movs	r1, #1
 80040bc:	5499      	strb	r1, [r3, r2]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	223c      	movs	r2, #60	; 0x3c
 80040c2:	2101      	movs	r1, #1
 80040c4:	5499      	strb	r1, [r3, r2]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	223d      	movs	r2, #61	; 0x3d
 80040ca:	2101      	movs	r1, #1
 80040cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2239      	movs	r2, #57	; 0x39
 80040d2:	2101      	movs	r1, #1
 80040d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	0018      	movs	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	b002      	add	sp, #8
 80040de:	bd80      	pop	{r7, pc}

080040e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2238      	movs	r2, #56	; 0x38
 80040ee:	5c9b      	ldrb	r3, [r3, r2]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d101      	bne.n	80040f8 <HAL_TIM_ConfigClockSource+0x18>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e0b7      	b.n	8004268 <HAL_TIM_ConfigClockSource+0x188>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2238      	movs	r2, #56	; 0x38
 80040fc:	2101      	movs	r1, #1
 80040fe:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2239      	movs	r2, #57	; 0x39
 8004104:	2102      	movs	r1, #2
 8004106:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2277      	movs	r2, #119	; 0x77
 8004114:	4393      	bics	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4a55      	ldr	r2, [pc, #340]	; (8004270 <HAL_TIM_ConfigClockSource+0x190>)
 800411c:	4013      	ands	r3, r2
 800411e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2280      	movs	r2, #128	; 0x80
 800412e:	0192      	lsls	r2, r2, #6
 8004130:	4293      	cmp	r3, r2
 8004132:	d040      	beq.n	80041b6 <HAL_TIM_ConfigClockSource+0xd6>
 8004134:	2280      	movs	r2, #128	; 0x80
 8004136:	0192      	lsls	r2, r2, #6
 8004138:	4293      	cmp	r3, r2
 800413a:	d900      	bls.n	800413e <HAL_TIM_ConfigClockSource+0x5e>
 800413c:	e088      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
 800413e:	2280      	movs	r2, #128	; 0x80
 8004140:	0152      	lsls	r2, r2, #5
 8004142:	4293      	cmp	r3, r2
 8004144:	d100      	bne.n	8004148 <HAL_TIM_ConfigClockSource+0x68>
 8004146:	e085      	b.n	8004254 <HAL_TIM_ConfigClockSource+0x174>
 8004148:	2280      	movs	r2, #128	; 0x80
 800414a:	0152      	lsls	r2, r2, #5
 800414c:	4293      	cmp	r3, r2
 800414e:	d900      	bls.n	8004152 <HAL_TIM_ConfigClockSource+0x72>
 8004150:	e07e      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
 8004152:	2b70      	cmp	r3, #112	; 0x70
 8004154:	d018      	beq.n	8004188 <HAL_TIM_ConfigClockSource+0xa8>
 8004156:	d900      	bls.n	800415a <HAL_TIM_ConfigClockSource+0x7a>
 8004158:	e07a      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
 800415a:	2b60      	cmp	r3, #96	; 0x60
 800415c:	d04f      	beq.n	80041fe <HAL_TIM_ConfigClockSource+0x11e>
 800415e:	d900      	bls.n	8004162 <HAL_TIM_ConfigClockSource+0x82>
 8004160:	e076      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
 8004162:	2b50      	cmp	r3, #80	; 0x50
 8004164:	d03b      	beq.n	80041de <HAL_TIM_ConfigClockSource+0xfe>
 8004166:	d900      	bls.n	800416a <HAL_TIM_ConfigClockSource+0x8a>
 8004168:	e072      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
 800416a:	2b40      	cmp	r3, #64	; 0x40
 800416c:	d057      	beq.n	800421e <HAL_TIM_ConfigClockSource+0x13e>
 800416e:	d900      	bls.n	8004172 <HAL_TIM_ConfigClockSource+0x92>
 8004170:	e06e      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
 8004172:	2b30      	cmp	r3, #48	; 0x30
 8004174:	d063      	beq.n	800423e <HAL_TIM_ConfigClockSource+0x15e>
 8004176:	d86b      	bhi.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
 8004178:	2b20      	cmp	r3, #32
 800417a:	d060      	beq.n	800423e <HAL_TIM_ConfigClockSource+0x15e>
 800417c:	d868      	bhi.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
 800417e:	2b00      	cmp	r3, #0
 8004180:	d05d      	beq.n	800423e <HAL_TIM_ConfigClockSource+0x15e>
 8004182:	2b10      	cmp	r3, #16
 8004184:	d05b      	beq.n	800423e <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004186:	e063      	b.n	8004250 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6818      	ldr	r0, [r3, #0]
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	6899      	ldr	r1, [r3, #8]
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f000 f93a 	bl	8004410 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2277      	movs	r2, #119	; 0x77
 80041a8:	4313      	orrs	r3, r2
 80041aa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	609a      	str	r2, [r3, #8]
      break;
 80041b4:	e04f      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6818      	ldr	r0, [r3, #0]
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	6899      	ldr	r1, [r3, #8]
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	685a      	ldr	r2, [r3, #4]
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	f000 f923 	bl	8004410 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2180      	movs	r1, #128	; 0x80
 80041d6:	01c9      	lsls	r1, r1, #7
 80041d8:	430a      	orrs	r2, r1
 80041da:	609a      	str	r2, [r3, #8]
      break;
 80041dc:	e03b      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6818      	ldr	r0, [r3, #0]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	6859      	ldr	r1, [r3, #4]
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	001a      	movs	r2, r3
 80041ec:	f000 f896 	bl	800431c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2150      	movs	r1, #80	; 0x50
 80041f6:	0018      	movs	r0, r3
 80041f8:	f000 f8f0 	bl	80043dc <TIM_ITRx_SetConfig>
      break;
 80041fc:	e02b      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6818      	ldr	r0, [r3, #0]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	6859      	ldr	r1, [r3, #4]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	001a      	movs	r2, r3
 800420c:	f000 f8b4 	bl	8004378 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2160      	movs	r1, #96	; 0x60
 8004216:	0018      	movs	r0, r3
 8004218:	f000 f8e0 	bl	80043dc <TIM_ITRx_SetConfig>
      break;
 800421c:	e01b      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6818      	ldr	r0, [r3, #0]
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	6859      	ldr	r1, [r3, #4]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	001a      	movs	r2, r3
 800422c:	f000 f876 	bl	800431c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2140      	movs	r1, #64	; 0x40
 8004236:	0018      	movs	r0, r3
 8004238:	f000 f8d0 	bl	80043dc <TIM_ITRx_SetConfig>
      break;
 800423c:	e00b      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	0019      	movs	r1, r3
 8004248:	0010      	movs	r0, r2
 800424a:	f000 f8c7 	bl	80043dc <TIM_ITRx_SetConfig>
        break;
 800424e:	e002      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8004250:	46c0      	nop			; (mov r8, r8)
 8004252:	e000      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8004254:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2239      	movs	r2, #57	; 0x39
 800425a:	2101      	movs	r1, #1
 800425c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2238      	movs	r2, #56	; 0x38
 8004262:	2100      	movs	r1, #0
 8004264:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	0018      	movs	r0, r3
 800426a:	46bd      	mov	sp, r7
 800426c:	b004      	add	sp, #16
 800426e:	bd80      	pop	{r7, pc}
 8004270:	ffff00ff 	.word	0xffff00ff

08004274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	2380      	movs	r3, #128	; 0x80
 8004288:	05db      	lsls	r3, r3, #23
 800428a:	429a      	cmp	r2, r3
 800428c:	d007      	beq.n	800429e <TIM_Base_SetConfig+0x2a>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a1f      	ldr	r2, [pc, #124]	; (8004310 <TIM_Base_SetConfig+0x9c>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d003      	beq.n	800429e <TIM_Base_SetConfig+0x2a>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a1e      	ldr	r2, [pc, #120]	; (8004314 <TIM_Base_SetConfig+0xa0>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d108      	bne.n	80042b0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2270      	movs	r2, #112	; 0x70
 80042a2:	4393      	bics	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	2380      	movs	r3, #128	; 0x80
 80042b4:	05db      	lsls	r3, r3, #23
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d007      	beq.n	80042ca <TIM_Base_SetConfig+0x56>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a14      	ldr	r2, [pc, #80]	; (8004310 <TIM_Base_SetConfig+0x9c>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d003      	beq.n	80042ca <TIM_Base_SetConfig+0x56>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a13      	ldr	r2, [pc, #76]	; (8004314 <TIM_Base_SetConfig+0xa0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d108      	bne.n	80042dc <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	4a12      	ldr	r2, [pc, #72]	; (8004318 <TIM_Base_SetConfig+0xa4>)
 80042ce:	4013      	ands	r3, r2
 80042d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2280      	movs	r2, #128	; 0x80
 80042e0:	4393      	bics	r3, r2
 80042e2:	001a      	movs	r2, r3
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	689a      	ldr	r2, [r3, #8]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	615a      	str	r2, [r3, #20]
}
 8004308:	46c0      	nop			; (mov r8, r8)
 800430a:	46bd      	mov	sp, r7
 800430c:	b004      	add	sp, #16
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40010800 	.word	0x40010800
 8004314:	40011400 	.word	0x40011400
 8004318:	fffffcff 	.word	0xfffffcff

0800431c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	2201      	movs	r2, #1
 8004334:	4393      	bics	r3, r2
 8004336:	001a      	movs	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	22f0      	movs	r2, #240	; 0xf0
 8004346:	4393      	bics	r3, r2
 8004348:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	011b      	lsls	r3, r3, #4
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	220a      	movs	r2, #10
 8004358:	4393      	bics	r3, r2
 800435a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800435c:	697a      	ldr	r2, [r7, #20]
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	4313      	orrs	r3, r2
 8004362:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	621a      	str	r2, [r3, #32]
}
 8004370:	46c0      	nop			; (mov r8, r8)
 8004372:	46bd      	mov	sp, r7
 8004374:	b006      	add	sp, #24
 8004376:	bd80      	pop	{r7, pc}

08004378 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6a1b      	ldr	r3, [r3, #32]
 8004388:	2210      	movs	r2, #16
 800438a:	4393      	bics	r3, r2
 800438c:	001a      	movs	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	4a0d      	ldr	r2, [pc, #52]	; (80043d8 <TIM_TI2_ConfigInputStage+0x60>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	031b      	lsls	r3, r3, #12
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	22a0      	movs	r2, #160	; 0xa0
 80043b4:	4393      	bics	r3, r2
 80043b6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	4313      	orrs	r3, r2
 80043c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	697a      	ldr	r2, [r7, #20]
 80043c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	621a      	str	r2, [r3, #32]
}
 80043ce:	46c0      	nop			; (mov r8, r8)
 80043d0:	46bd      	mov	sp, r7
 80043d2:	b006      	add	sp, #24
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	46c0      	nop			; (mov r8, r8)
 80043d8:	ffff0fff 	.word	0xffff0fff

080043dc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2270      	movs	r2, #112	; 0x70
 80043f0:	4393      	bics	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	2207      	movs	r2, #7
 80043fc:	4313      	orrs	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	609a      	str	r2, [r3, #8]
}
 8004406:	46c0      	nop			; (mov r8, r8)
 8004408:	46bd      	mov	sp, r7
 800440a:	b004      	add	sp, #16
 800440c:	bd80      	pop	{r7, pc}
	...

08004410 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
 800441c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	4a09      	ldr	r2, [pc, #36]	; (800444c <TIM_ETR_SetConfig+0x3c>)
 8004428:	4013      	ands	r3, r2
 800442a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	021a      	lsls	r2, r3, #8
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	431a      	orrs	r2, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	4313      	orrs	r3, r2
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	609a      	str	r2, [r3, #8]
}
 8004444:	46c0      	nop			; (mov r8, r8)
 8004446:	46bd      	mov	sp, r7
 8004448:	b006      	add	sp, #24
 800444a:	bd80      	pop	{r7, pc}
 800444c:	ffff00ff 	.word	0xffff00ff

08004450 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2238      	movs	r2, #56	; 0x38
 800445e:	5c9b      	ldrb	r3, [r3, r2]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d101      	bne.n	8004468 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004464:	2302      	movs	r3, #2
 8004466:	e042      	b.n	80044ee <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2238      	movs	r2, #56	; 0x38
 800446c:	2101      	movs	r1, #1
 800446e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2239      	movs	r2, #57	; 0x39
 8004474:	2102      	movs	r1, #2
 8004476:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2270      	movs	r2, #112	; 0x70
 800448c:	4393      	bics	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4313      	orrs	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	2380      	movs	r3, #128	; 0x80
 80044a8:	05db      	lsls	r3, r3, #23
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d009      	beq.n	80044c2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a11      	ldr	r2, [pc, #68]	; (80044f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d004      	beq.n	80044c2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a0f      	ldr	r2, [pc, #60]	; (80044fc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d10c      	bne.n	80044dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	2280      	movs	r2, #128	; 0x80
 80044c6:	4393      	bics	r3, r2
 80044c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2239      	movs	r2, #57	; 0x39
 80044e0:	2101      	movs	r1, #1
 80044e2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2238      	movs	r2, #56	; 0x38
 80044e8:	2100      	movs	r1, #0
 80044ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	0018      	movs	r0, r3
 80044f0:	46bd      	mov	sp, r7
 80044f2:	b004      	add	sp, #16
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	40010800 	.word	0x40010800
 80044fc:	40011400 	.word	0x40011400

08004500 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e04c      	b.n	80045ac <HAL_HalfDuplex_Init+0xac>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004516:	2b00      	cmp	r3, #0
 8004518:	d107      	bne.n	800452a <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2274      	movs	r2, #116	; 0x74
 800451e:	2100      	movs	r1, #0
 8004520:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	0018      	movs	r0, r3
 8004526:	f7fc fd2d 	bl	8000f84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2224      	movs	r2, #36	; 0x24
 800452e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2101      	movs	r1, #1
 800453c:	438a      	bics	r2, r1
 800453e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	0018      	movs	r0, r3
 8004544:	f000 f838 	bl	80045b8 <UART_SetConfig>
 8004548:	0003      	movs	r3, r0
 800454a:	2b01      	cmp	r3, #1
 800454c:	d101      	bne.n	8004552 <HAL_HalfDuplex_Init+0x52>
  {
    return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e02c      	b.n	80045ac <HAL_HalfDuplex_Init+0xac>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004556:	2b00      	cmp	r3, #0
 8004558:	d003      	beq.n	8004562 <HAL_HalfDuplex_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	0018      	movs	r0, r3
 800455e:	f000 facb 	bl	8004af8 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	685a      	ldr	r2, [r3, #4]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4911      	ldr	r1, [pc, #68]	; (80045b4 <HAL_HalfDuplex_Init+0xb4>)
 800456e:	400a      	ands	r2, r1
 8004570:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2122      	movs	r1, #34	; 0x22
 800457e:	438a      	bics	r2, r1
 8004580:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2108      	movs	r1, #8
 800458e:	430a      	orrs	r2, r1
 8004590:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2101      	movs	r1, #1
 800459e:	430a      	orrs	r2, r1
 80045a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	0018      	movs	r0, r3
 80045a6:	f000 fb5b 	bl	8004c60 <UART_CheckIdleState>
 80045aa:	0003      	movs	r3, r0
}
 80045ac:	0018      	movs	r0, r3
 80045ae:	46bd      	mov	sp, r7
 80045b0:	b002      	add	sp, #8
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	ffffb7ff 	.word	0xffffb7ff

080045b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045b8:	b5b0      	push	{r4, r5, r7, lr}
 80045ba:	b08e      	sub	sp, #56	; 0x38
 80045bc:	af00      	add	r7, sp, #0
 80045be:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045c0:	231a      	movs	r3, #26
 80045c2:	2218      	movs	r2, #24
 80045c4:	4694      	mov	ip, r2
 80045c6:	44bc      	add	ip, r7
 80045c8:	4463      	add	r3, ip
 80045ca:	2200      	movs	r2, #0
 80045cc:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	689a      	ldr	r2, [r3, #8]
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	431a      	orrs	r2, r3
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	431a      	orrs	r2, r3
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4ac1      	ldr	r2, [pc, #772]	; (80048f4 <UART_SetConfig+0x33c>)
 80045ee:	4013      	ands	r3, r2
 80045f0:	0019      	movs	r1, r3
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045f8:	430a      	orrs	r2, r1
 80045fa:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	4abd      	ldr	r2, [pc, #756]	; (80048f8 <UART_SetConfig+0x340>)
 8004604:	4013      	ands	r3, r2
 8004606:	0019      	movs	r1, r3
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	68da      	ldr	r2, [r3, #12]
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4ab7      	ldr	r2, [pc, #732]	; (80048fc <UART_SetConfig+0x344>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d004      	beq.n	800462e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800462a:	4313      	orrs	r3, r2
 800462c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	4ab2      	ldr	r2, [pc, #712]	; (8004900 <UART_SetConfig+0x348>)
 8004636:	4013      	ands	r3, r2
 8004638:	0019      	movs	r1, r3
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004640:	430a      	orrs	r2, r1
 8004642:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4aae      	ldr	r2, [pc, #696]	; (8004904 <UART_SetConfig+0x34c>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d136      	bne.n	80046bc <UART_SetConfig+0x104>
 800464e:	4bae      	ldr	r3, [pc, #696]	; (8004908 <UART_SetConfig+0x350>)
 8004650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004652:	2203      	movs	r2, #3
 8004654:	4013      	ands	r3, r2
 8004656:	2b03      	cmp	r3, #3
 8004658:	d020      	beq.n	800469c <UART_SetConfig+0xe4>
 800465a:	d827      	bhi.n	80046ac <UART_SetConfig+0xf4>
 800465c:	2b02      	cmp	r3, #2
 800465e:	d00d      	beq.n	800467c <UART_SetConfig+0xc4>
 8004660:	d824      	bhi.n	80046ac <UART_SetConfig+0xf4>
 8004662:	2b00      	cmp	r3, #0
 8004664:	d002      	beq.n	800466c <UART_SetConfig+0xb4>
 8004666:	2b01      	cmp	r3, #1
 8004668:	d010      	beq.n	800468c <UART_SetConfig+0xd4>
 800466a:	e01f      	b.n	80046ac <UART_SetConfig+0xf4>
 800466c:	231b      	movs	r3, #27
 800466e:	2218      	movs	r2, #24
 8004670:	4694      	mov	ip, r2
 8004672:	44bc      	add	ip, r7
 8004674:	4463      	add	r3, ip
 8004676:	2201      	movs	r2, #1
 8004678:	701a      	strb	r2, [r3, #0]
 800467a:	e0ab      	b.n	80047d4 <UART_SetConfig+0x21c>
 800467c:	231b      	movs	r3, #27
 800467e:	2218      	movs	r2, #24
 8004680:	4694      	mov	ip, r2
 8004682:	44bc      	add	ip, r7
 8004684:	4463      	add	r3, ip
 8004686:	2202      	movs	r2, #2
 8004688:	701a      	strb	r2, [r3, #0]
 800468a:	e0a3      	b.n	80047d4 <UART_SetConfig+0x21c>
 800468c:	231b      	movs	r3, #27
 800468e:	2218      	movs	r2, #24
 8004690:	4694      	mov	ip, r2
 8004692:	44bc      	add	ip, r7
 8004694:	4463      	add	r3, ip
 8004696:	2204      	movs	r2, #4
 8004698:	701a      	strb	r2, [r3, #0]
 800469a:	e09b      	b.n	80047d4 <UART_SetConfig+0x21c>
 800469c:	231b      	movs	r3, #27
 800469e:	2218      	movs	r2, #24
 80046a0:	4694      	mov	ip, r2
 80046a2:	44bc      	add	ip, r7
 80046a4:	4463      	add	r3, ip
 80046a6:	2208      	movs	r2, #8
 80046a8:	701a      	strb	r2, [r3, #0]
 80046aa:	e093      	b.n	80047d4 <UART_SetConfig+0x21c>
 80046ac:	231b      	movs	r3, #27
 80046ae:	2218      	movs	r2, #24
 80046b0:	4694      	mov	ip, r2
 80046b2:	44bc      	add	ip, r7
 80046b4:	4463      	add	r3, ip
 80046b6:	2210      	movs	r2, #16
 80046b8:	701a      	strb	r2, [r3, #0]
 80046ba:	e08b      	b.n	80047d4 <UART_SetConfig+0x21c>
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a92      	ldr	r2, [pc, #584]	; (800490c <UART_SetConfig+0x354>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d136      	bne.n	8004734 <UART_SetConfig+0x17c>
 80046c6:	4b90      	ldr	r3, [pc, #576]	; (8004908 <UART_SetConfig+0x350>)
 80046c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046ca:	220c      	movs	r2, #12
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b0c      	cmp	r3, #12
 80046d0:	d020      	beq.n	8004714 <UART_SetConfig+0x15c>
 80046d2:	d827      	bhi.n	8004724 <UART_SetConfig+0x16c>
 80046d4:	2b08      	cmp	r3, #8
 80046d6:	d00d      	beq.n	80046f4 <UART_SetConfig+0x13c>
 80046d8:	d824      	bhi.n	8004724 <UART_SetConfig+0x16c>
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d002      	beq.n	80046e4 <UART_SetConfig+0x12c>
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d010      	beq.n	8004704 <UART_SetConfig+0x14c>
 80046e2:	e01f      	b.n	8004724 <UART_SetConfig+0x16c>
 80046e4:	231b      	movs	r3, #27
 80046e6:	2218      	movs	r2, #24
 80046e8:	4694      	mov	ip, r2
 80046ea:	44bc      	add	ip, r7
 80046ec:	4463      	add	r3, ip
 80046ee:	2200      	movs	r2, #0
 80046f0:	701a      	strb	r2, [r3, #0]
 80046f2:	e06f      	b.n	80047d4 <UART_SetConfig+0x21c>
 80046f4:	231b      	movs	r3, #27
 80046f6:	2218      	movs	r2, #24
 80046f8:	4694      	mov	ip, r2
 80046fa:	44bc      	add	ip, r7
 80046fc:	4463      	add	r3, ip
 80046fe:	2202      	movs	r2, #2
 8004700:	701a      	strb	r2, [r3, #0]
 8004702:	e067      	b.n	80047d4 <UART_SetConfig+0x21c>
 8004704:	231b      	movs	r3, #27
 8004706:	2218      	movs	r2, #24
 8004708:	4694      	mov	ip, r2
 800470a:	44bc      	add	ip, r7
 800470c:	4463      	add	r3, ip
 800470e:	2204      	movs	r2, #4
 8004710:	701a      	strb	r2, [r3, #0]
 8004712:	e05f      	b.n	80047d4 <UART_SetConfig+0x21c>
 8004714:	231b      	movs	r3, #27
 8004716:	2218      	movs	r2, #24
 8004718:	4694      	mov	ip, r2
 800471a:	44bc      	add	ip, r7
 800471c:	4463      	add	r3, ip
 800471e:	2208      	movs	r2, #8
 8004720:	701a      	strb	r2, [r3, #0]
 8004722:	e057      	b.n	80047d4 <UART_SetConfig+0x21c>
 8004724:	231b      	movs	r3, #27
 8004726:	2218      	movs	r2, #24
 8004728:	4694      	mov	ip, r2
 800472a:	44bc      	add	ip, r7
 800472c:	4463      	add	r3, ip
 800472e:	2210      	movs	r2, #16
 8004730:	701a      	strb	r2, [r3, #0]
 8004732:	e04f      	b.n	80047d4 <UART_SetConfig+0x21c>
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a70      	ldr	r2, [pc, #448]	; (80048fc <UART_SetConfig+0x344>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d143      	bne.n	80047c6 <UART_SetConfig+0x20e>
 800473e:	4b72      	ldr	r3, [pc, #456]	; (8004908 <UART_SetConfig+0x350>)
 8004740:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004742:	23c0      	movs	r3, #192	; 0xc0
 8004744:	011b      	lsls	r3, r3, #4
 8004746:	4013      	ands	r3, r2
 8004748:	22c0      	movs	r2, #192	; 0xc0
 800474a:	0112      	lsls	r2, r2, #4
 800474c:	4293      	cmp	r3, r2
 800474e:	d02a      	beq.n	80047a6 <UART_SetConfig+0x1ee>
 8004750:	22c0      	movs	r2, #192	; 0xc0
 8004752:	0112      	lsls	r2, r2, #4
 8004754:	4293      	cmp	r3, r2
 8004756:	d82e      	bhi.n	80047b6 <UART_SetConfig+0x1fe>
 8004758:	2280      	movs	r2, #128	; 0x80
 800475a:	0112      	lsls	r2, r2, #4
 800475c:	4293      	cmp	r3, r2
 800475e:	d012      	beq.n	8004786 <UART_SetConfig+0x1ce>
 8004760:	2280      	movs	r2, #128	; 0x80
 8004762:	0112      	lsls	r2, r2, #4
 8004764:	4293      	cmp	r3, r2
 8004766:	d826      	bhi.n	80047b6 <UART_SetConfig+0x1fe>
 8004768:	2b00      	cmp	r3, #0
 800476a:	d004      	beq.n	8004776 <UART_SetConfig+0x1be>
 800476c:	2280      	movs	r2, #128	; 0x80
 800476e:	00d2      	lsls	r2, r2, #3
 8004770:	4293      	cmp	r3, r2
 8004772:	d010      	beq.n	8004796 <UART_SetConfig+0x1de>
 8004774:	e01f      	b.n	80047b6 <UART_SetConfig+0x1fe>
 8004776:	231b      	movs	r3, #27
 8004778:	2218      	movs	r2, #24
 800477a:	4694      	mov	ip, r2
 800477c:	44bc      	add	ip, r7
 800477e:	4463      	add	r3, ip
 8004780:	2200      	movs	r2, #0
 8004782:	701a      	strb	r2, [r3, #0]
 8004784:	e026      	b.n	80047d4 <UART_SetConfig+0x21c>
 8004786:	231b      	movs	r3, #27
 8004788:	2218      	movs	r2, #24
 800478a:	4694      	mov	ip, r2
 800478c:	44bc      	add	ip, r7
 800478e:	4463      	add	r3, ip
 8004790:	2202      	movs	r2, #2
 8004792:	701a      	strb	r2, [r3, #0]
 8004794:	e01e      	b.n	80047d4 <UART_SetConfig+0x21c>
 8004796:	231b      	movs	r3, #27
 8004798:	2218      	movs	r2, #24
 800479a:	4694      	mov	ip, r2
 800479c:	44bc      	add	ip, r7
 800479e:	4463      	add	r3, ip
 80047a0:	2204      	movs	r2, #4
 80047a2:	701a      	strb	r2, [r3, #0]
 80047a4:	e016      	b.n	80047d4 <UART_SetConfig+0x21c>
 80047a6:	231b      	movs	r3, #27
 80047a8:	2218      	movs	r2, #24
 80047aa:	4694      	mov	ip, r2
 80047ac:	44bc      	add	ip, r7
 80047ae:	4463      	add	r3, ip
 80047b0:	2208      	movs	r2, #8
 80047b2:	701a      	strb	r2, [r3, #0]
 80047b4:	e00e      	b.n	80047d4 <UART_SetConfig+0x21c>
 80047b6:	231b      	movs	r3, #27
 80047b8:	2218      	movs	r2, #24
 80047ba:	4694      	mov	ip, r2
 80047bc:	44bc      	add	ip, r7
 80047be:	4463      	add	r3, ip
 80047c0:	2210      	movs	r2, #16
 80047c2:	701a      	strb	r2, [r3, #0]
 80047c4:	e006      	b.n	80047d4 <UART_SetConfig+0x21c>
 80047c6:	231b      	movs	r3, #27
 80047c8:	2218      	movs	r2, #24
 80047ca:	4694      	mov	ip, r2
 80047cc:	44bc      	add	ip, r7
 80047ce:	4463      	add	r3, ip
 80047d0:	2210      	movs	r2, #16
 80047d2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a48      	ldr	r2, [pc, #288]	; (80048fc <UART_SetConfig+0x344>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d000      	beq.n	80047e0 <UART_SetConfig+0x228>
 80047de:	e09b      	b.n	8004918 <UART_SetConfig+0x360>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80047e0:	231b      	movs	r3, #27
 80047e2:	2218      	movs	r2, #24
 80047e4:	4694      	mov	ip, r2
 80047e6:	44bc      	add	ip, r7
 80047e8:	4463      	add	r3, ip
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	2b08      	cmp	r3, #8
 80047ee:	d01d      	beq.n	800482c <UART_SetConfig+0x274>
 80047f0:	dc20      	bgt.n	8004834 <UART_SetConfig+0x27c>
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d015      	beq.n	8004822 <UART_SetConfig+0x26a>
 80047f6:	dc1d      	bgt.n	8004834 <UART_SetConfig+0x27c>
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d002      	beq.n	8004802 <UART_SetConfig+0x24a>
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d005      	beq.n	800480c <UART_SetConfig+0x254>
 8004800:	e018      	b.n	8004834 <UART_SetConfig+0x27c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004802:	f7ff fa27 	bl	8003c54 <HAL_RCC_GetPCLK1Freq>
 8004806:	0003      	movs	r3, r0
 8004808:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800480a:	e01d      	b.n	8004848 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800480c:	4b3e      	ldr	r3, [pc, #248]	; (8004908 <UART_SetConfig+0x350>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2210      	movs	r2, #16
 8004812:	4013      	ands	r3, r2
 8004814:	d002      	beq.n	800481c <UART_SetConfig+0x264>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004816:	4b3e      	ldr	r3, [pc, #248]	; (8004910 <UART_SetConfig+0x358>)
 8004818:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800481a:	e015      	b.n	8004848 <UART_SetConfig+0x290>
          pclk = (uint32_t) HSI_VALUE;
 800481c:	4b3d      	ldr	r3, [pc, #244]	; (8004914 <UART_SetConfig+0x35c>)
 800481e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004820:	e012      	b.n	8004848 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004822:	f7ff f967 	bl	8003af4 <HAL_RCC_GetSysClockFreq>
 8004826:	0003      	movs	r3, r0
 8004828:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800482a:	e00d      	b.n	8004848 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800482c:	2380      	movs	r3, #128	; 0x80
 800482e:	021b      	lsls	r3, r3, #8
 8004830:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004832:	e009      	b.n	8004848 <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8004834:	2300      	movs	r3, #0
 8004836:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004838:	231a      	movs	r3, #26
 800483a:	2218      	movs	r2, #24
 800483c:	4694      	mov	ip, r2
 800483e:	44bc      	add	ip, r7
 8004840:	4463      	add	r3, ip
 8004842:	2201      	movs	r2, #1
 8004844:	701a      	strb	r2, [r3, #0]
        break;
 8004846:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800484a:	2b00      	cmp	r3, #0
 800484c:	d100      	bne.n	8004850 <UART_SetConfig+0x298>
 800484e:	e139      	b.n	8004ac4 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	685a      	ldr	r2, [r3, #4]
 8004854:	0013      	movs	r3, r2
 8004856:	005b      	lsls	r3, r3, #1
 8004858:	189b      	adds	r3, r3, r2
 800485a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800485c:	429a      	cmp	r2, r3
 800485e:	d305      	bcc.n	800486c <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004866:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004868:	429a      	cmp	r2, r3
 800486a:	d907      	bls.n	800487c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800486c:	231a      	movs	r3, #26
 800486e:	2218      	movs	r2, #24
 8004870:	4694      	mov	ip, r2
 8004872:	44bc      	add	ip, r7
 8004874:	4463      	add	r3, ip
 8004876:	2201      	movs	r2, #1
 8004878:	701a      	strb	r2, [r3, #0]
 800487a:	e123      	b.n	8004ac4 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800487c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487e:	613b      	str	r3, [r7, #16]
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]
 8004884:	6939      	ldr	r1, [r7, #16]
 8004886:	697a      	ldr	r2, [r7, #20]
 8004888:	000b      	movs	r3, r1
 800488a:	0e1b      	lsrs	r3, r3, #24
 800488c:	0010      	movs	r0, r2
 800488e:	0205      	lsls	r5, r0, #8
 8004890:	431d      	orrs	r5, r3
 8004892:	000b      	movs	r3, r1
 8004894:	021c      	lsls	r4, r3, #8
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	085b      	lsrs	r3, r3, #1
 800489c:	60bb      	str	r3, [r7, #8]
 800489e:	2300      	movs	r3, #0
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	68b8      	ldr	r0, [r7, #8]
 80048a4:	68f9      	ldr	r1, [r7, #12]
 80048a6:	1900      	adds	r0, r0, r4
 80048a8:	4169      	adcs	r1, r5
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	603b      	str	r3, [r7, #0]
 80048b0:	2300      	movs	r3, #0
 80048b2:	607b      	str	r3, [r7, #4]
 80048b4:	683a      	ldr	r2, [r7, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f7fb fcb2 	bl	8000220 <__aeabi_uldivmod>
 80048bc:	0002      	movs	r2, r0
 80048be:	000b      	movs	r3, r1
 80048c0:	0013      	movs	r3, r2
 80048c2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048c6:	23c0      	movs	r3, #192	; 0xc0
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d309      	bcc.n	80048e2 <UART_SetConfig+0x32a>
 80048ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048d0:	2380      	movs	r3, #128	; 0x80
 80048d2:	035b      	lsls	r3, r3, #13
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d204      	bcs.n	80048e2 <UART_SetConfig+0x32a>
        {
          huart->Instance->BRR = usartdiv;
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048de:	60da      	str	r2, [r3, #12]
 80048e0:	e0f0      	b.n	8004ac4 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 80048e2:	231a      	movs	r3, #26
 80048e4:	2218      	movs	r2, #24
 80048e6:	4694      	mov	ip, r2
 80048e8:	44bc      	add	ip, r7
 80048ea:	4463      	add	r3, ip
 80048ec:	2201      	movs	r2, #1
 80048ee:	701a      	strb	r2, [r3, #0]
 80048f0:	e0e8      	b.n	8004ac4 <UART_SetConfig+0x50c>
 80048f2:	46c0      	nop			; (mov r8, r8)
 80048f4:	efff69f3 	.word	0xefff69f3
 80048f8:	ffffcfff 	.word	0xffffcfff
 80048fc:	40004800 	.word	0x40004800
 8004900:	fffff4ff 	.word	0xfffff4ff
 8004904:	40013800 	.word	0x40013800
 8004908:	40021000 	.word	0x40021000
 800490c:	40004400 	.word	0x40004400
 8004910:	003d0900 	.word	0x003d0900
 8004914:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	69da      	ldr	r2, [r3, #28]
 800491c:	2380      	movs	r3, #128	; 0x80
 800491e:	021b      	lsls	r3, r3, #8
 8004920:	429a      	cmp	r2, r3
 8004922:	d000      	beq.n	8004926 <UART_SetConfig+0x36e>
 8004924:	e074      	b.n	8004a10 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8004926:	231b      	movs	r3, #27
 8004928:	2218      	movs	r2, #24
 800492a:	4694      	mov	ip, r2
 800492c:	44bc      	add	ip, r7
 800492e:	4463      	add	r3, ip
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	2b08      	cmp	r3, #8
 8004934:	d822      	bhi.n	800497c <UART_SetConfig+0x3c4>
 8004936:	009a      	lsls	r2, r3, #2
 8004938:	4b6a      	ldr	r3, [pc, #424]	; (8004ae4 <UART_SetConfig+0x52c>)
 800493a:	18d3      	adds	r3, r2, r3
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004940:	f7ff f988 	bl	8003c54 <HAL_RCC_GetPCLK1Freq>
 8004944:	0003      	movs	r3, r0
 8004946:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004948:	e022      	b.n	8004990 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800494a:	f7ff f999 	bl	8003c80 <HAL_RCC_GetPCLK2Freq>
 800494e:	0003      	movs	r3, r0
 8004950:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004952:	e01d      	b.n	8004990 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004954:	4b64      	ldr	r3, [pc, #400]	; (8004ae8 <UART_SetConfig+0x530>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2210      	movs	r2, #16
 800495a:	4013      	ands	r3, r2
 800495c:	d002      	beq.n	8004964 <UART_SetConfig+0x3ac>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800495e:	4b63      	ldr	r3, [pc, #396]	; (8004aec <UART_SetConfig+0x534>)
 8004960:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004962:	e015      	b.n	8004990 <UART_SetConfig+0x3d8>
          pclk = (uint32_t) HSI_VALUE;
 8004964:	4b62      	ldr	r3, [pc, #392]	; (8004af0 <UART_SetConfig+0x538>)
 8004966:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004968:	e012      	b.n	8004990 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800496a:	f7ff f8c3 	bl	8003af4 <HAL_RCC_GetSysClockFreq>
 800496e:	0003      	movs	r3, r0
 8004970:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004972:	e00d      	b.n	8004990 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004974:	2380      	movs	r3, #128	; 0x80
 8004976:	021b      	lsls	r3, r3, #8
 8004978:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800497a:	e009      	b.n	8004990 <UART_SetConfig+0x3d8>
      default:
        pclk = 0U;
 800497c:	2300      	movs	r3, #0
 800497e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004980:	231a      	movs	r3, #26
 8004982:	2218      	movs	r2, #24
 8004984:	4694      	mov	ip, r2
 8004986:	44bc      	add	ip, r7
 8004988:	4463      	add	r3, ip
 800498a:	2201      	movs	r2, #1
 800498c:	701a      	strb	r2, [r3, #0]
        break;
 800498e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d100      	bne.n	8004998 <UART_SetConfig+0x3e0>
 8004996:	e095      	b.n	8004ac4 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800499a:	005a      	lsls	r2, r3, #1
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	085b      	lsrs	r3, r3, #1
 80049a2:	18d2      	adds	r2, r2, r3
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	0019      	movs	r1, r3
 80049aa:	0010      	movs	r0, r2
 80049ac:	f7fb fbac 	bl	8000108 <__udivsi3>
 80049b0:	0003      	movs	r3, r0
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b8:	2b0f      	cmp	r3, #15
 80049ba:	d921      	bls.n	8004a00 <UART_SetConfig+0x448>
 80049bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80049be:	2380      	movs	r3, #128	; 0x80
 80049c0:	025b      	lsls	r3, r3, #9
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d21c      	bcs.n	8004a00 <UART_SetConfig+0x448>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c8:	b29a      	uxth	r2, r3
 80049ca:	200e      	movs	r0, #14
 80049cc:	2418      	movs	r4, #24
 80049ce:	193b      	adds	r3, r7, r4
 80049d0:	181b      	adds	r3, r3, r0
 80049d2:	210f      	movs	r1, #15
 80049d4:	438a      	bics	r2, r1
 80049d6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049da:	085b      	lsrs	r3, r3, #1
 80049dc:	b29b      	uxth	r3, r3
 80049de:	2207      	movs	r2, #7
 80049e0:	4013      	ands	r3, r2
 80049e2:	b299      	uxth	r1, r3
 80049e4:	193b      	adds	r3, r7, r4
 80049e6:	181b      	adds	r3, r3, r0
 80049e8:	193a      	adds	r2, r7, r4
 80049ea:	1812      	adds	r2, r2, r0
 80049ec:	8812      	ldrh	r2, [r2, #0]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	193a      	adds	r2, r7, r4
 80049f8:	1812      	adds	r2, r2, r0
 80049fa:	8812      	ldrh	r2, [r2, #0]
 80049fc:	60da      	str	r2, [r3, #12]
 80049fe:	e061      	b.n	8004ac4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a00:	231a      	movs	r3, #26
 8004a02:	2218      	movs	r2, #24
 8004a04:	4694      	mov	ip, r2
 8004a06:	44bc      	add	ip, r7
 8004a08:	4463      	add	r3, ip
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	701a      	strb	r2, [r3, #0]
 8004a0e:	e059      	b.n	8004ac4 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a10:	231b      	movs	r3, #27
 8004a12:	2218      	movs	r2, #24
 8004a14:	4694      	mov	ip, r2
 8004a16:	44bc      	add	ip, r7
 8004a18:	4463      	add	r3, ip
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	2b08      	cmp	r3, #8
 8004a1e:	d822      	bhi.n	8004a66 <UART_SetConfig+0x4ae>
 8004a20:	009a      	lsls	r2, r3, #2
 8004a22:	4b34      	ldr	r3, [pc, #208]	; (8004af4 <UART_SetConfig+0x53c>)
 8004a24:	18d3      	adds	r3, r2, r3
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a2a:	f7ff f913 	bl	8003c54 <HAL_RCC_GetPCLK1Freq>
 8004a2e:	0003      	movs	r3, r0
 8004a30:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a32:	e022      	b.n	8004a7a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a34:	f7ff f924 	bl	8003c80 <HAL_RCC_GetPCLK2Freq>
 8004a38:	0003      	movs	r3, r0
 8004a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a3c:	e01d      	b.n	8004a7a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a3e:	4b2a      	ldr	r3, [pc, #168]	; (8004ae8 <UART_SetConfig+0x530>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2210      	movs	r2, #16
 8004a44:	4013      	ands	r3, r2
 8004a46:	d002      	beq.n	8004a4e <UART_SetConfig+0x496>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004a48:	4b28      	ldr	r3, [pc, #160]	; (8004aec <UART_SetConfig+0x534>)
 8004a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004a4c:	e015      	b.n	8004a7a <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8004a4e:	4b28      	ldr	r3, [pc, #160]	; (8004af0 <UART_SetConfig+0x538>)
 8004a50:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a52:	e012      	b.n	8004a7a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a54:	f7ff f84e 	bl	8003af4 <HAL_RCC_GetSysClockFreq>
 8004a58:	0003      	movs	r3, r0
 8004a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a5c:	e00d      	b.n	8004a7a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a5e:	2380      	movs	r3, #128	; 0x80
 8004a60:	021b      	lsls	r3, r3, #8
 8004a62:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a64:	e009      	b.n	8004a7a <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8004a66:	2300      	movs	r3, #0
 8004a68:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004a6a:	231a      	movs	r3, #26
 8004a6c:	2218      	movs	r2, #24
 8004a6e:	4694      	mov	ip, r2
 8004a70:	44bc      	add	ip, r7
 8004a72:	4463      	add	r3, ip
 8004a74:	2201      	movs	r2, #1
 8004a76:	701a      	strb	r2, [r3, #0]
        break;
 8004a78:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d021      	beq.n	8004ac4 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	085a      	lsrs	r2, r3, #1
 8004a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a88:	18d2      	adds	r2, r2, r3
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	0019      	movs	r1, r3
 8004a90:	0010      	movs	r0, r2
 8004a92:	f7fb fb39 	bl	8000108 <__udivsi3>
 8004a96:	0003      	movs	r3, r0
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9e:	2b0f      	cmp	r3, #15
 8004aa0:	d909      	bls.n	8004ab6 <UART_SetConfig+0x4fe>
 8004aa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004aa4:	2380      	movs	r3, #128	; 0x80
 8004aa6:	025b      	lsls	r3, r3, #9
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d204      	bcs.n	8004ab6 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = usartdiv;
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ab2:	60da      	str	r2, [r3, #12]
 8004ab4:	e006      	b.n	8004ac4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ab6:	231a      	movs	r3, #26
 8004ab8:	2218      	movs	r2, #24
 8004aba:	4694      	mov	ip, r2
 8004abc:	44bc      	add	ip, r7
 8004abe:	4463      	add	r3, ip
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	2200      	movs	r2, #0
 8004ace:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004ad0:	231a      	movs	r3, #26
 8004ad2:	2218      	movs	r2, #24
 8004ad4:	4694      	mov	ip, r2
 8004ad6:	44bc      	add	ip, r7
 8004ad8:	4463      	add	r3, ip
 8004ada:	781b      	ldrb	r3, [r3, #0]
}
 8004adc:	0018      	movs	r0, r3
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b00e      	add	sp, #56	; 0x38
 8004ae2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ae4:	080053b0 	.word	0x080053b0
 8004ae8:	40021000 	.word	0x40021000
 8004aec:	003d0900 	.word	0x003d0900
 8004af0:	00f42400 	.word	0x00f42400
 8004af4:	080053d4 	.word	0x080053d4

08004af8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b04:	2201      	movs	r2, #1
 8004b06:	4013      	ands	r3, r2
 8004b08:	d00b      	beq.n	8004b22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	4a4a      	ldr	r2, [pc, #296]	; (8004c3c <UART_AdvFeatureConfig+0x144>)
 8004b12:	4013      	ands	r3, r2
 8004b14:	0019      	movs	r1, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b26:	2202      	movs	r2, #2
 8004b28:	4013      	ands	r3, r2
 8004b2a:	d00b      	beq.n	8004b44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	4a43      	ldr	r2, [pc, #268]	; (8004c40 <UART_AdvFeatureConfig+0x148>)
 8004b34:	4013      	ands	r3, r2
 8004b36:	0019      	movs	r1, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b48:	2204      	movs	r2, #4
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	d00b      	beq.n	8004b66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	4a3b      	ldr	r2, [pc, #236]	; (8004c44 <UART_AdvFeatureConfig+0x14c>)
 8004b56:	4013      	ands	r3, r2
 8004b58:	0019      	movs	r1, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6a:	2208      	movs	r2, #8
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	d00b      	beq.n	8004b88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	4a34      	ldr	r2, [pc, #208]	; (8004c48 <UART_AdvFeatureConfig+0x150>)
 8004b78:	4013      	ands	r3, r2
 8004b7a:	0019      	movs	r1, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	430a      	orrs	r2, r1
 8004b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8c:	2210      	movs	r2, #16
 8004b8e:	4013      	ands	r3, r2
 8004b90:	d00b      	beq.n	8004baa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	4a2c      	ldr	r2, [pc, #176]	; (8004c4c <UART_AdvFeatureConfig+0x154>)
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	0019      	movs	r1, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bae:	2220      	movs	r2, #32
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	d00b      	beq.n	8004bcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	4a25      	ldr	r2, [pc, #148]	; (8004c50 <UART_AdvFeatureConfig+0x158>)
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	0019      	movs	r1, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd0:	2240      	movs	r2, #64	; 0x40
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	d01d      	beq.n	8004c12 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	4a1d      	ldr	r2, [pc, #116]	; (8004c54 <UART_AdvFeatureConfig+0x15c>)
 8004bde:	4013      	ands	r3, r2
 8004be0:	0019      	movs	r1, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	430a      	orrs	r2, r1
 8004bec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bf2:	2380      	movs	r3, #128	; 0x80
 8004bf4:	035b      	lsls	r3, r3, #13
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d10b      	bne.n	8004c12 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	4a15      	ldr	r2, [pc, #84]	; (8004c58 <UART_AdvFeatureConfig+0x160>)
 8004c02:	4013      	ands	r3, r2
 8004c04:	0019      	movs	r1, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c16:	2280      	movs	r2, #128	; 0x80
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d00b      	beq.n	8004c34 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	4a0e      	ldr	r2, [pc, #56]	; (8004c5c <UART_AdvFeatureConfig+0x164>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	0019      	movs	r1, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	605a      	str	r2, [r3, #4]
  }
}
 8004c34:	46c0      	nop			; (mov r8, r8)
 8004c36:	46bd      	mov	sp, r7
 8004c38:	b002      	add	sp, #8
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	fffdffff 	.word	0xfffdffff
 8004c40:	fffeffff 	.word	0xfffeffff
 8004c44:	fffbffff 	.word	0xfffbffff
 8004c48:	ffff7fff 	.word	0xffff7fff
 8004c4c:	ffffefff 	.word	0xffffefff
 8004c50:	ffffdfff 	.word	0xffffdfff
 8004c54:	ffefffff 	.word	0xffefffff
 8004c58:	ff9fffff 	.word	0xff9fffff
 8004c5c:	fff7ffff 	.word	0xfff7ffff

08004c60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af02      	add	r7, sp, #8
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2280      	movs	r2, #128	; 0x80
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c70:	f7fc fa5c 	bl	800112c <HAL_GetTick>
 8004c74:	0003      	movs	r3, r0
 8004c76:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2208      	movs	r2, #8
 8004c80:	4013      	ands	r3, r2
 8004c82:	2b08      	cmp	r3, #8
 8004c84:	d10c      	bne.n	8004ca0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2280      	movs	r2, #128	; 0x80
 8004c8a:	0391      	lsls	r1, r2, #14
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	4a17      	ldr	r2, [pc, #92]	; (8004cec <UART_CheckIdleState+0x8c>)
 8004c90:	9200      	str	r2, [sp, #0]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f000 f82c 	bl	8004cf0 <UART_WaitOnFlagUntilTimeout>
 8004c98:	1e03      	subs	r3, r0, #0
 8004c9a:	d001      	beq.n	8004ca0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e021      	b.n	8004ce4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2204      	movs	r2, #4
 8004ca8:	4013      	ands	r3, r2
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d10c      	bne.n	8004cc8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2280      	movs	r2, #128	; 0x80
 8004cb2:	03d1      	lsls	r1, r2, #15
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	4a0d      	ldr	r2, [pc, #52]	; (8004cec <UART_CheckIdleState+0x8c>)
 8004cb8:	9200      	str	r2, [sp, #0]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f000 f818 	bl	8004cf0 <UART_WaitOnFlagUntilTimeout>
 8004cc0:	1e03      	subs	r3, r0, #0
 8004cc2:	d001      	beq.n	8004cc8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e00d      	b.n	8004ce4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2220      	movs	r2, #32
 8004ccc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2274      	movs	r2, #116	; 0x74
 8004cde:	2100      	movs	r1, #0
 8004ce0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	0018      	movs	r0, r3
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	b004      	add	sp, #16
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	01ffffff 	.word	0x01ffffff

08004cf0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	603b      	str	r3, [r7, #0]
 8004cfc:	1dfb      	adds	r3, r7, #7
 8004cfe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d00:	e05e      	b.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d02:	69bb      	ldr	r3, [r7, #24]
 8004d04:	3301      	adds	r3, #1
 8004d06:	d05b      	beq.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d08:	f7fc fa10 	bl	800112c <HAL_GetTick>
 8004d0c:	0002      	movs	r2, r0
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d302      	bcc.n	8004d1e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d11b      	bne.n	8004d56 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	492f      	ldr	r1, [pc, #188]	; (8004de8 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004d2a:	400a      	ands	r2, r1
 8004d2c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2101      	movs	r1, #1
 8004d3a:	438a      	bics	r2, r1
 8004d3c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2220      	movs	r2, #32
 8004d42:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2220      	movs	r2, #32
 8004d48:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2274      	movs	r2, #116	; 0x74
 8004d4e:	2100      	movs	r1, #0
 8004d50:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e044      	b.n	8004de0 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2204      	movs	r2, #4
 8004d5e:	4013      	ands	r3, r2
 8004d60:	d02e      	beq.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69da      	ldr	r2, [r3, #28]
 8004d68:	2380      	movs	r3, #128	; 0x80
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	401a      	ands	r2, r3
 8004d6e:	2380      	movs	r3, #128	; 0x80
 8004d70:	011b      	lsls	r3, r3, #4
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d124      	bne.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2280      	movs	r2, #128	; 0x80
 8004d7c:	0112      	lsls	r2, r2, #4
 8004d7e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4917      	ldr	r1, [pc, #92]	; (8004de8 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8004d8c:	400a      	ands	r2, r1
 8004d8e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689a      	ldr	r2, [r3, #8]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2101      	movs	r1, #1
 8004d9c:	438a      	bics	r2, r1
 8004d9e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2220      	movs	r2, #32
 8004da4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2220      	movs	r2, #32
 8004daa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2280      	movs	r2, #128	; 0x80
 8004db0:	2120      	movs	r1, #32
 8004db2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2274      	movs	r2, #116	; 0x74
 8004db8:	2100      	movs	r1, #0
 8004dba:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e00f      	b.n	8004de0 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	69db      	ldr	r3, [r3, #28]
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	4013      	ands	r3, r2
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	425a      	negs	r2, r3
 8004dd0:	4153      	adcs	r3, r2
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	001a      	movs	r2, r3
 8004dd6:	1dfb      	adds	r3, r7, #7
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d091      	beq.n	8004d02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	0018      	movs	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	b004      	add	sp, #16
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	fffffe5f 	.word	0xfffffe5f

08004dec <BusInit>:
extern System my_sys;
extern UART_HandleTypeDef huart1;
extern I2C_HandleTypeDef hi2c2;

void BusInit(Bus_t *thisBus)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
	thisBus->_C_GPIO_Bus = GPIOA;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	22a0      	movs	r2, #160	; 0xa0
 8004df8:	05d2      	lsls	r2, r2, #23
 8004dfa:	601a      	str	r2, [r3, #0]
	thisBus->_GPIO_Bus = GPIOB;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a3e      	ldr	r2, [pc, #248]	; (8004ef8 <BusInit+0x10c>)
 8004e00:	605a      	str	r2, [r3, #4]

	thisBus->_C0_GPIO_Pin = GPIO_PIN_13;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2280      	movs	r2, #128	; 0x80
 8004e06:	0192      	lsls	r2, r2, #6
 8004e08:	811a      	strh	r2, [r3, #8]
	thisBus->_C1_GPIO_Pin = GPIO_PIN_14;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2280      	movs	r2, #128	; 0x80
 8004e0e:	01d2      	lsls	r2, r2, #7
 8004e10:	815a      	strh	r2, [r3, #10]
	thisBus->_C2_GPIO_Pin = GPIO_PIN_15;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a39      	ldr	r2, [pc, #228]	; (8004efc <BusInit+0x110>)
 8004e16:	819a      	strh	r2, [r3, #12]
	thisBus->_0_GPIO_Pin = GPIO_PIN_0;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	81da      	strh	r2, [r3, #14]
	thisBus->_1_GPIO_Pin = GPIO_PIN_1;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2202      	movs	r2, #2
 8004e22:	821a      	strh	r2, [r3, #16]
	thisBus->_2_GPIO_Pin = GPIO_PIN_2;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2204      	movs	r2, #4
 8004e28:	825a      	strh	r2, [r3, #18]
	thisBus->_3_GPIO_Pin = GPIO_PIN_3;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2208      	movs	r2, #8
 8004e2e:	829a      	strh	r2, [r3, #20]
	thisBus->_4_GPIO_Pin = GPIO_PIN_4;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2210      	movs	r2, #16
 8004e34:	82da      	strh	r2, [r3, #22]
	thisBus->_5_GPIO_Pin = GPIO_PIN_5;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2220      	movs	r2, #32
 8004e3a:	831a      	strh	r2, [r3, #24]
	thisBus->_6_GPIO_Pin = GPIO_PIN_6;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2240      	movs	r2, #64	; 0x40
 8004e40:	835a      	strh	r2, [r3, #26]
	thisBus->_7_GPIO_Pin = GPIO_PIN_7;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2280      	movs	r2, #128	; 0x80
 8004e46:	839a      	strh	r2, [r3, #28]

	uint32_t temp = 0;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	60fb      	str	r3, [r7, #12]
	//Set main bus output speed to very high
	temp = thisBus->_GPIO_Bus->OSPEEDR;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	60fb      	str	r3, [r7, #12]
	temp &= ~BUS_BUSMASK32;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	0c1b      	lsrs	r3, r3, #16
 8004e58:	041b      	lsls	r3, r3, #16
 8004e5a:	60fb      	str	r3, [r7, #12]
	temp |= BUS_ACK_OSPEEDR;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4a28      	ldr	r2, [pc, #160]	; (8004f00 <BusInit+0x114>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	60fb      	str	r3, [r7, #12]
	thisBus->_GPIO_Bus->OSPEEDR = temp;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	609a      	str	r2, [r3, #8]
	//Set main bus output type to output push-pull
	temp = thisBus->_GPIO_Bus->OTYPER;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	60fb      	str	r3, [r7, #12]
	temp &= ~BUS_BUSMASK32;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	0c1b      	lsrs	r3, r3, #16
 8004e78:	041b      	lsls	r3, r3, #16
 8004e7a:	60fb      	str	r3, [r7, #12]
	thisBus->_GPIO_Bus->OTYPER = temp;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	605a      	str	r2, [r3, #4]
	//Set main bus pullup/down resistors to none
	temp = thisBus->_GPIO_Bus->PUPDR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	60fb      	str	r3, [r7, #12]
	temp &= ~BUS_BUSMASK32;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	0c1b      	lsrs	r3, r3, #16
 8004e90:	041b      	lsls	r3, r3, #16
 8004e92:	60fb      	str	r3, [r7, #12]
	thisBus->_GPIO_Bus->PUPDR = temp;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	60da      	str	r2, [r3, #12]
	//Set C bus output speed to very high
	temp = thisBus->_C_GPIO_Bus->OSPEEDR;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	60fb      	str	r3, [r7, #12]
	temp &= ~BUS_CBUSMASK32;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	019b      	lsls	r3, r3, #6
 8004ea8:	099b      	lsrs	r3, r3, #6
 8004eaa:	60fb      	str	r3, [r7, #12]
	temp |= BUS_CACK_OSPEEDR;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	22fc      	movs	r2, #252	; 0xfc
 8004eb0:	0612      	lsls	r2, r2, #24
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]
	thisBus->_C_GPIO_Bus->OSPEEDR = temp;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	609a      	str	r2, [r3, #8]
	//Set C bus output type to output push-pull
	temp = thisBus->_C_GPIO_Bus->OTYPER;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	60fb      	str	r3, [r7, #12]
	temp &= ~BUS_CBUSMASK32;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	019b      	lsls	r3, r3, #6
 8004eca:	099b      	lsrs	r3, r3, #6
 8004ecc:	60fb      	str	r3, [r7, #12]
	thisBus->_C_GPIO_Bus->OTYPER = temp;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	605a      	str	r2, [r3, #4]
	//Set C bus pullup/down resistors to none
	temp = thisBus->_C_GPIO_Bus->PUPDR;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	60fb      	str	r3, [r7, #12]
	temp &= ~BUS_CBUSMASK32;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	019b      	lsls	r3, r3, #6
 8004ee2:	099b      	lsrs	r3, r3, #6
 8004ee4:	60fb      	str	r3, [r7, #12]
	thisBus->_C_GPIO_Bus->PUPDR = temp;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	60da      	str	r2, [r3, #12]
}
 8004eee:	46c0      	nop			; (mov r8, r8)
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	b004      	add	sp, #16
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	46c0      	nop			; (mov r8, r8)
 8004ef8:	50000400 	.word	0x50000400
 8004efc:	ffff8000 	.word	0xffff8000
 8004f00:	0000ffff 	.word	0x0000ffff

08004f04 <GlobalTimerInit>:
extern TIM_HandleTypeDef htim22;

extern System my_sys;

void GlobalTimerInit(GlobalTimer_t *thisGlobalTimer)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
	//Start global timer and initialize struct
	//HAL_TIM_Base_Start_IT(&htim6);
	//HAL_TIM_Base_Start_IT(&htim21);
	//HAL_TIM_Base_Start_IT(&htim22);
	thisGlobalTimer->overflowCounter = 0;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	701a      	strb	r2, [r3, #0]
}
 8004f12:	46c0      	nop			; (mov r8, r8)
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b002      	add	sp, #8
 8004f18:	bd80      	pop	{r7, pc}
	...

08004f1c <I2C_interface_create>:
#include "i2c_network_interface.h"


I2C_t * I2C_interface_create(I2C_HandleTypeDef *I2C_handle,uint8_t channel_address)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	000a      	movs	r2, r1
 8004f26:	1cfb      	adds	r3, r7, #3
 8004f28:	701a      	strb	r2, [r3, #0]
	I2C_t * thisI2C = (I2C_t *) malloc(sizeof(I2C_t));
 8004f2a:	2008      	movs	r0, #8
 8004f2c:	f000 f982 	bl	8005234 <malloc>
 8004f30:	0003      	movs	r3, r0
 8004f32:	60fb      	str	r3, [r7, #12]
	if(thisI2C != NULL)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d02f      	beq.n	8004f9a <I2C_interface_create+0x7e>
	{
		thisI2C->I2C_line = I2C_handle;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	605a      	str	r2, [r3, #4]
		i2c2_interrupt_interface_pointer = thisI2C;
 8004f40:	4b18      	ldr	r3, [pc, #96]	; (8004fa4 <I2C_interface_create+0x88>)
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	601a      	str	r2, [r3, #0]
		thisI2C->buffer_index=0;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	701a      	strb	r2, [r3, #0]

		// Disable Own Address1 before setting the new address configuration
		//TODO it is much safer to use HAL compatible address change instead of manual mode
		//is ther any reason for using manual mode?
		thisI2C->I2C_line->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	689a      	ldr	r2, [r3, #8]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4913      	ldr	r1, [pc, #76]	; (8004fa8 <I2C_interface_create+0x8c>)
 8004f5c:	400a      	ands	r2, r1
 8004f5e:	609a      	str	r2, [r3, #8]
		thisI2C->I2C_line->Instance->OAR1 = (I2C_OAR1_OA1EN | ( channel_address << 1) );
 8004f60:	1cfb      	adds	r3, r7, #3
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	0019      	movs	r1, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2280      	movs	r2, #128	; 0x80
 8004f70:	0212      	lsls	r2, r2, #8
 8004f72:	430a      	orrs	r2, r1
 8004f74:	609a      	str	r2, [r3, #8]
		__HAL_I2C_ENABLE_IT(thisI2C->I2C_line, I2C_IT_RXI | I2C_IT_STOPI | I2C_IT_ADDRI);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	212c      	movs	r1, #44	; 0x2c
 8004f86:	430a      	orrs	r2, r1
 8004f88:	601a      	str	r2, [r3, #0]
		HAL_I2C_Slave_Receive_IT(thisI2C->I2C_line, thisI2C->receiveBuffer, I2C_RECEIVE_LENGTH);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6858      	ldr	r0, [r3, #4]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	3301      	adds	r3, #1
 8004f92:	2201      	movs	r2, #1
 8004f94:	0019      	movs	r1, r3
 8004f96:	f7fc fe43 	bl	8001c20 <HAL_I2C_Slave_Receive_IT>
	}
	else
	{
		//TODO  erro handler
	}
	return thisI2C;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
}
 8004f9c:	0018      	movs	r0, r3
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	b004      	add	sp, #16
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	200001f0 	.word	0x200001f0
 8004fa8:	ffff7fff 	.word	0xffff7fff

08004fac <I2C2_IRQHandler>:

void I2C2_IRQHandler(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
	//uint32_t ITFlags   = READ_REG(hi2c2.Instance->ISR);
	//uint32_t ITSources = READ_REG(hi2c2.Instance->CR1);
	if ((I2C_CHECK_FLAG(i2c2_interrupt_interface_pointer->I2C_line->Instance->ISR, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(i2c2_interrupt_interface_pointer->I2C_line->Instance->CR1, I2C_IT_STOPI) != RESET))
 8004fb0:	4b32      	ldr	r3, [pc, #200]	; (800507c <I2C2_IRQHandler+0xd0>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d10e      	bne.n	8004fe0 <I2C2_IRQHandler+0x34>
 8004fc2:	4b2e      	ldr	r3, [pc, #184]	; (800507c <I2C2_IRQHandler+0xd0>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2220      	movs	r2, #32
 8004fce:	4013      	ands	r3, r2
 8004fd0:	2b20      	cmp	r3, #32
 8004fd2:	d105      	bne.n	8004fe0 <I2C2_IRQHandler+0x34>
	{
		// Clear STOP Flag
		__HAL_I2C_CLEAR_FLAG(i2c2_interrupt_interface_pointer->I2C_line, I2C_FLAG_STOPF);
 8004fd4:	4b29      	ldr	r3, [pc, #164]	; (800507c <I2C2_IRQHandler+0xd0>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	61da      	str	r2, [r3, #28]
	}
	if ((I2C_CHECK_FLAG(i2c2_interrupt_interface_pointer->I2C_line->Instance->ISR, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(i2c2_interrupt_interface_pointer->I2C_line->Instance->CR1, I2C_IT_RXI) != RESET))
 8004fe0:	4b26      	ldr	r3, [pc, #152]	; (800507c <I2C2_IRQHandler+0xd0>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	2204      	movs	r2, #4
 8004fec:	4013      	ands	r3, r2
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d127      	bne.n	8005042 <I2C2_IRQHandler+0x96>
 8004ff2:	4b22      	ldr	r3, [pc, #136]	; (800507c <I2C2_IRQHandler+0xd0>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2204      	movs	r2, #4
 8004ffe:	4013      	ands	r3, r2
 8005000:	2b04      	cmp	r3, #4
 8005002:	d11e      	bne.n	8005042 <I2C2_IRQHandler+0x96>
	{
		__HAL_I2C_CLEAR_FLAG(i2c2_interrupt_interface_pointer->I2C_line, I2C_FLAG_RXNE);
 8005004:	4b1d      	ldr	r3, [pc, #116]	; (800507c <I2C2_IRQHandler+0xd0>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2204      	movs	r2, #4
 800500e:	61da      	str	r2, [r3, #28]
		if(i2c2_interrupt_interface_pointer->buffer_index < I2C_RECEIVE_LENGTH)
 8005010:	4b1a      	ldr	r3, [pc, #104]	; (800507c <I2C2_IRQHandler+0xd0>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d113      	bne.n	8005042 <I2C2_IRQHandler+0x96>
		{
			i2c2_interrupt_interface_pointer->receiveBuffer[i2c2_interrupt_interface_pointer->buffer_index] = (uint8_t)i2c2_interrupt_interface_pointer->I2C_line->Instance->RXDR;
 800501a:	4b18      	ldr	r3, [pc, #96]	; (800507c <I2C2_IRQHandler+0xd0>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005024:	4b15      	ldr	r3, [pc, #84]	; (800507c <I2C2_IRQHandler+0xd0>)
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	4b14      	ldr	r3, [pc, #80]	; (800507c <I2C2_IRQHandler+0xd0>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	b2c9      	uxtb	r1, r1
 8005030:	18d3      	adds	r3, r2, r3
 8005032:	1c0a      	adds	r2, r1, #0
 8005034:	705a      	strb	r2, [r3, #1]
			i2c2_interrupt_interface_pointer->buffer_index++;
 8005036:	4b11      	ldr	r3, [pc, #68]	; (800507c <I2C2_IRQHandler+0xd0>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	781a      	ldrb	r2, [r3, #0]
 800503c:	3201      	adds	r2, #1
 800503e:	b2d2      	uxtb	r2, r2
 8005040:	701a      	strb	r2, [r3, #0]
		}
	}
	if ((I2C_CHECK_FLAG(i2c2_interrupt_interface_pointer->I2C_line->Instance->ISR, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(i2c2_interrupt_interface_pointer->I2C_line->Instance->CR1, I2C_IT_ADDRI) != RESET))
 8005042:	4b0e      	ldr	r3, [pc, #56]	; (800507c <I2C2_IRQHandler+0xd0>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	2208      	movs	r2, #8
 800504e:	4013      	ands	r3, r2
 8005050:	2b08      	cmp	r3, #8
 8005052:	d10f      	bne.n	8005074 <I2C2_IRQHandler+0xc8>
 8005054:	4b09      	ldr	r3, [pc, #36]	; (800507c <I2C2_IRQHandler+0xd0>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2208      	movs	r2, #8
 8005060:	4013      	ands	r3, r2
 8005062:	2b08      	cmp	r3, #8
 8005064:	d106      	bne.n	8005074 <I2C2_IRQHandler+0xc8>
	{
		// Clear ADDR Flag and turn off line hold
		__HAL_I2C_CLEAR_FLAG(i2c2_interrupt_interface_pointer->I2C_line, I2C_FLAG_ADDR);
 8005066:	4b05      	ldr	r3, [pc, #20]	; (800507c <I2C2_IRQHandler+0xd0>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2208      	movs	r2, #8
 8005070:	61da      	str	r2, [r3, #28]
	}
	return;
 8005072:	46c0      	nop			; (mov r8, r8)
 8005074:	46c0      	nop			; (mov r8, r8)
}
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	200001f0 	.word	0x200001f0

08005080 <module_system_init>:
extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef huart2;
extern System my_sys;

void module_system_init(System *thisSystem)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
	BusInit(&thisSystem->Bus);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	3304      	adds	r3, #4
 800508c:	0018      	movs	r0, r3
 800508e:	f7ff fead 	bl	8004dec <BusInit>

	GlobalTimerInit(&thisSystem->GlobalTimer);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	3340      	adds	r3, #64	; 0x40
 8005096:	0018      	movs	r0, r3
 8005098:	f7ff ff34 	bl	8004f04 <GlobalTimerInit>

	my_sys.i2c_line = I2C_interface_create(&hi2c2,100);//TODO 100 hardcoded as i2c addres
 800509c:	4b05      	ldr	r3, [pc, #20]	; (80050b4 <module_system_init+0x34>)
 800509e:	2164      	movs	r1, #100	; 0x64
 80050a0:	0018      	movs	r0, r3
 80050a2:	f7ff ff3b 	bl	8004f1c <I2C_interface_create>
 80050a6:	0002      	movs	r2, r0
 80050a8:	4b03      	ldr	r3, [pc, #12]	; (80050b8 <module_system_init+0x38>)
 80050aa:	665a      	str	r2, [r3, #100]	; 0x64
	return;
 80050ac:	46c0      	nop			; (mov r8, r8)
}
 80050ae:	46bd      	mov	sp, r7
 80050b0:	b002      	add	sp, #8
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	200000f4 	.word	0x200000f4
 80050b8:	20000140 	.word	0x20000140

080050bc <state_machine>:



void state_machine(System *thisSystem)
{
 80050bc:	b590      	push	{r4, r7, lr}
 80050be:	b08d      	sub	sp, #52	; 0x34
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 80050c4:	232f      	movs	r3, #47	; 0x2f
 80050c6:	18fb      	adds	r3, r7, r3
 80050c8:	2200      	movs	r2, #0
 80050ca:	701a      	strb	r2, [r3, #0]
	uint8_t testData[23] = {0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22};
 80050cc:	230c      	movs	r3, #12
 80050ce:	18fb      	adds	r3, r7, r3
 80050d0:	4a40      	ldr	r2, [pc, #256]	; (80051d4 <state_machine+0x118>)
 80050d2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80050d4:	c313      	stmia	r3!, {r0, r1, r4}
 80050d6:	ca03      	ldmia	r2!, {r0, r1}
 80050d8:	c303      	stmia	r3!, {r0, r1}
 80050da:	8811      	ldrh	r1, [r2, #0]
 80050dc:	8019      	strh	r1, [r3, #0]
 80050de:	7892      	ldrb	r2, [r2, #2]
 80050e0:	709a      	strb	r2, [r3, #2]
	uint32_t temp = 0;
 80050e2:	2300      	movs	r3, #0
 80050e4:	62bb      	str	r3, [r7, #40]	; 0x28
	Bus_t* thisBus = &thisSystem->Bus;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	3304      	adds	r3, #4
 80050ea:	627b      	str	r3, [r7, #36]	; 0x24
	while(1)
	{
		if(my_sys.i2c_line->buffer_index)
 80050ec:	4b3a      	ldr	r3, [pc, #232]	; (80051d8 <state_machine+0x11c>)
 80050ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d06a      	beq.n	80051cc <state_machine+0x110>
		{
			switch(my_sys.i2c_line->receiveBuffer[0])
 80050f6:	4b38      	ldr	r3, [pc, #224]	; (80051d8 <state_machine+0x11c>)
 80050f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050fa:	785b      	ldrb	r3, [r3, #1]
 80050fc:	2b0e      	cmp	r3, #14
 80050fe:	dcf5      	bgt.n	80050ec <state_machine+0x30>
 8005100:	2b0a      	cmp	r3, #10
 8005102:	dbf3      	blt.n	80050ec <state_machine+0x30>
 8005104:	3b0a      	subs	r3, #10
 8005106:	2b04      	cmp	r3, #4
 8005108:	d8f0      	bhi.n	80050ec <state_machine+0x30>
 800510a:	009a      	lsls	r2, r3, #2
 800510c:	4b33      	ldr	r3, [pc, #204]	; (80051dc <state_machine+0x120>)
 800510e:	18d3      	adds	r3, r2, r3
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	469f      	mov	pc, r3
			//-------------------------------
			case I2C_PACKET_SEND_DATA_FRAME:
				break;
			//-------------------------------
			case I2C_PACKET_SET_BOOT0_LOW:
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8005114:	23a0      	movs	r3, #160	; 0xa0
 8005116:	05db      	lsls	r3, r3, #23
 8005118:	2201      	movs	r2, #1
 800511a:	2140      	movs	r1, #64	; 0x40
 800511c:	0018      	movs	r0, r3
 800511e:	f7fc fccb 	bl	8001ab8 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8005122:	23a0      	movs	r3, #160	; 0xa0
 8005124:	05db      	lsls	r3, r3, #23
 8005126:	2201      	movs	r2, #1
 8005128:	2180      	movs	r1, #128	; 0x80
 800512a:	0018      	movs	r0, r3
 800512c:	f7fc fcc4 	bl	8001ab8 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8005130:	2380      	movs	r3, #128	; 0x80
 8005132:	0059      	lsls	r1, r3, #1
 8005134:	23a0      	movs	r3, #160	; 0xa0
 8005136:	05db      	lsls	r3, r3, #23
 8005138:	2201      	movs	r2, #1
 800513a:	0018      	movs	r0, r3
 800513c:	f7fc fcbc 	bl	8001ab8 <HAL_GPIO_WritePin>
				break;
 8005140:	e047      	b.n	80051d2 <state_machine+0x116>
			//-------------------------------
			case I2C_PACKET_SET_BOOT0_HIGH:
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8005142:	23a0      	movs	r3, #160	; 0xa0
 8005144:	05db      	lsls	r3, r3, #23
 8005146:	2200      	movs	r2, #0
 8005148:	2140      	movs	r1, #64	; 0x40
 800514a:	0018      	movs	r0, r3
 800514c:	f7fc fcb4 	bl	8001ab8 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8005150:	23a0      	movs	r3, #160	; 0xa0
 8005152:	05db      	lsls	r3, r3, #23
 8005154:	2201      	movs	r2, #1
 8005156:	2180      	movs	r1, #128	; 0x80
 8005158:	0018      	movs	r0, r3
 800515a:	f7fc fcad 	bl	8001ab8 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800515e:	2380      	movs	r3, #128	; 0x80
 8005160:	0059      	lsls	r1, r3, #1
 8005162:	23a0      	movs	r3, #160	; 0xa0
 8005164:	05db      	lsls	r3, r3, #23
 8005166:	2201      	movs	r2, #1
 8005168:	0018      	movs	r0, r3
 800516a:	f7fc fca5 	bl	8001ab8 <HAL_GPIO_WritePin>
				break;
 800516e:	e030      	b.n	80051d2 <state_machine+0x116>
			//-------------------------------
			case I2C_PACKET_SET_RESET_LOW:
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8005170:	23a0      	movs	r3, #160	; 0xa0
 8005172:	05db      	lsls	r3, r3, #23
 8005174:	2201      	movs	r2, #1
 8005176:	2140      	movs	r1, #64	; 0x40
 8005178:	0018      	movs	r0, r3
 800517a:	f7fc fc9d 	bl	8001ab8 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800517e:	23a0      	movs	r3, #160	; 0xa0
 8005180:	05db      	lsls	r3, r3, #23
 8005182:	2201      	movs	r2, #1
 8005184:	2180      	movs	r1, #128	; 0x80
 8005186:	0018      	movs	r0, r3
 8005188:	f7fc fc96 	bl	8001ab8 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800518c:	2380      	movs	r3, #128	; 0x80
 800518e:	0059      	lsls	r1, r3, #1
 8005190:	23a0      	movs	r3, #160	; 0xa0
 8005192:	05db      	lsls	r3, r3, #23
 8005194:	2201      	movs	r2, #1
 8005196:	0018      	movs	r0, r3
 8005198:	f7fc fc8e 	bl	8001ab8 <HAL_GPIO_WritePin>
				break;
 800519c:	e019      	b.n	80051d2 <state_machine+0x116>
			//-------------------------------
			case I2C_PACKET_SET_RESET_HIGH:
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800519e:	23a0      	movs	r3, #160	; 0xa0
 80051a0:	05db      	lsls	r3, r3, #23
 80051a2:	2201      	movs	r2, #1
 80051a4:	2140      	movs	r1, #64	; 0x40
 80051a6:	0018      	movs	r0, r3
 80051a8:	f7fc fc86 	bl	8001ab8 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80051ac:	23a0      	movs	r3, #160	; 0xa0
 80051ae:	05db      	lsls	r3, r3, #23
 80051b0:	2200      	movs	r2, #0
 80051b2:	2180      	movs	r1, #128	; 0x80
 80051b4:	0018      	movs	r0, r3
 80051b6:	f7fc fc7f 	bl	8001ab8 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80051ba:	2380      	movs	r3, #128	; 0x80
 80051bc:	0059      	lsls	r1, r3, #1
 80051be:	23a0      	movs	r3, #160	; 0xa0
 80051c0:	05db      	lsls	r3, r3, #23
 80051c2:	2201      	movs	r2, #1
 80051c4:	0018      	movs	r0, r3
 80051c6:	f7fc fc77 	bl	8001ab8 <HAL_GPIO_WritePin>
				break;
 80051ca:	e002      	b.n	80051d2 <state_machine+0x116>
			}

		}
 80051cc:	46c0      	nop			; (mov r8, r8)
 80051ce:	e78d      	b.n	80050ec <state_machine+0x30>
				break;
 80051d0:	46c0      	nop			; (mov r8, r8)
		if(my_sys.i2c_line->buffer_index)
 80051d2:	e78b      	b.n	80050ec <state_machine+0x30>
 80051d4:	08005374 	.word	0x08005374
 80051d8:	20000140 	.word	0x20000140
 80051dc:	080053f8 	.word	0x080053f8

080051e0 <__errno>:
 80051e0:	4b01      	ldr	r3, [pc, #4]	; (80051e8 <__errno+0x8>)
 80051e2:	6818      	ldr	r0, [r3, #0]
 80051e4:	4770      	bx	lr
 80051e6:	46c0      	nop			; (mov r8, r8)
 80051e8:	2000000c 	.word	0x2000000c

080051ec <__libc_init_array>:
 80051ec:	b570      	push	{r4, r5, r6, lr}
 80051ee:	2600      	movs	r6, #0
 80051f0:	4d0c      	ldr	r5, [pc, #48]	; (8005224 <__libc_init_array+0x38>)
 80051f2:	4c0d      	ldr	r4, [pc, #52]	; (8005228 <__libc_init_array+0x3c>)
 80051f4:	1b64      	subs	r4, r4, r5
 80051f6:	10a4      	asrs	r4, r4, #2
 80051f8:	42a6      	cmp	r6, r4
 80051fa:	d109      	bne.n	8005210 <__libc_init_array+0x24>
 80051fc:	2600      	movs	r6, #0
 80051fe:	f000 f8ad 	bl	800535c <_init>
 8005202:	4d0a      	ldr	r5, [pc, #40]	; (800522c <__libc_init_array+0x40>)
 8005204:	4c0a      	ldr	r4, [pc, #40]	; (8005230 <__libc_init_array+0x44>)
 8005206:	1b64      	subs	r4, r4, r5
 8005208:	10a4      	asrs	r4, r4, #2
 800520a:	42a6      	cmp	r6, r4
 800520c:	d105      	bne.n	800521a <__libc_init_array+0x2e>
 800520e:	bd70      	pop	{r4, r5, r6, pc}
 8005210:	00b3      	lsls	r3, r6, #2
 8005212:	58eb      	ldr	r3, [r5, r3]
 8005214:	4798      	blx	r3
 8005216:	3601      	adds	r6, #1
 8005218:	e7ee      	b.n	80051f8 <__libc_init_array+0xc>
 800521a:	00b3      	lsls	r3, r6, #2
 800521c:	58eb      	ldr	r3, [r5, r3]
 800521e:	4798      	blx	r3
 8005220:	3601      	adds	r6, #1
 8005222:	e7f2      	b.n	800520a <__libc_init_array+0x1e>
 8005224:	08005414 	.word	0x08005414
 8005228:	08005414 	.word	0x08005414
 800522c:	08005414 	.word	0x08005414
 8005230:	08005418 	.word	0x08005418

08005234 <malloc>:
 8005234:	b510      	push	{r4, lr}
 8005236:	4b03      	ldr	r3, [pc, #12]	; (8005244 <malloc+0x10>)
 8005238:	0001      	movs	r1, r0
 800523a:	6818      	ldr	r0, [r3, #0]
 800523c:	f000 f80c 	bl	8005258 <_malloc_r>
 8005240:	bd10      	pop	{r4, pc}
 8005242:	46c0      	nop			; (mov r8, r8)
 8005244:	2000000c 	.word	0x2000000c

08005248 <memset>:
 8005248:	0003      	movs	r3, r0
 800524a:	1882      	adds	r2, r0, r2
 800524c:	4293      	cmp	r3, r2
 800524e:	d100      	bne.n	8005252 <memset+0xa>
 8005250:	4770      	bx	lr
 8005252:	7019      	strb	r1, [r3, #0]
 8005254:	3301      	adds	r3, #1
 8005256:	e7f9      	b.n	800524c <memset+0x4>

08005258 <_malloc_r>:
 8005258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800525a:	2303      	movs	r3, #3
 800525c:	1ccd      	adds	r5, r1, #3
 800525e:	439d      	bics	r5, r3
 8005260:	3508      	adds	r5, #8
 8005262:	0006      	movs	r6, r0
 8005264:	2d0c      	cmp	r5, #12
 8005266:	d21f      	bcs.n	80052a8 <_malloc_r+0x50>
 8005268:	250c      	movs	r5, #12
 800526a:	42a9      	cmp	r1, r5
 800526c:	d81e      	bhi.n	80052ac <_malloc_r+0x54>
 800526e:	0030      	movs	r0, r6
 8005270:	f000 f862 	bl	8005338 <__malloc_lock>
 8005274:	4925      	ldr	r1, [pc, #148]	; (800530c <_malloc_r+0xb4>)
 8005276:	680a      	ldr	r2, [r1, #0]
 8005278:	0014      	movs	r4, r2
 800527a:	2c00      	cmp	r4, #0
 800527c:	d11a      	bne.n	80052b4 <_malloc_r+0x5c>
 800527e:	4f24      	ldr	r7, [pc, #144]	; (8005310 <_malloc_r+0xb8>)
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d104      	bne.n	8005290 <_malloc_r+0x38>
 8005286:	0021      	movs	r1, r4
 8005288:	0030      	movs	r0, r6
 800528a:	f000 f843 	bl	8005314 <_sbrk_r>
 800528e:	6038      	str	r0, [r7, #0]
 8005290:	0029      	movs	r1, r5
 8005292:	0030      	movs	r0, r6
 8005294:	f000 f83e 	bl	8005314 <_sbrk_r>
 8005298:	1c43      	adds	r3, r0, #1
 800529a:	d12b      	bne.n	80052f4 <_malloc_r+0x9c>
 800529c:	230c      	movs	r3, #12
 800529e:	0030      	movs	r0, r6
 80052a0:	6033      	str	r3, [r6, #0]
 80052a2:	f000 f851 	bl	8005348 <__malloc_unlock>
 80052a6:	e003      	b.n	80052b0 <_malloc_r+0x58>
 80052a8:	2d00      	cmp	r5, #0
 80052aa:	dade      	bge.n	800526a <_malloc_r+0x12>
 80052ac:	230c      	movs	r3, #12
 80052ae:	6033      	str	r3, [r6, #0]
 80052b0:	2000      	movs	r0, #0
 80052b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	1b5b      	subs	r3, r3, r5
 80052b8:	d419      	bmi.n	80052ee <_malloc_r+0x96>
 80052ba:	2b0b      	cmp	r3, #11
 80052bc:	d903      	bls.n	80052c6 <_malloc_r+0x6e>
 80052be:	6023      	str	r3, [r4, #0]
 80052c0:	18e4      	adds	r4, r4, r3
 80052c2:	6025      	str	r5, [r4, #0]
 80052c4:	e003      	b.n	80052ce <_malloc_r+0x76>
 80052c6:	6863      	ldr	r3, [r4, #4]
 80052c8:	42a2      	cmp	r2, r4
 80052ca:	d10e      	bne.n	80052ea <_malloc_r+0x92>
 80052cc:	600b      	str	r3, [r1, #0]
 80052ce:	0030      	movs	r0, r6
 80052d0:	f000 f83a 	bl	8005348 <__malloc_unlock>
 80052d4:	0020      	movs	r0, r4
 80052d6:	2207      	movs	r2, #7
 80052d8:	300b      	adds	r0, #11
 80052da:	1d23      	adds	r3, r4, #4
 80052dc:	4390      	bics	r0, r2
 80052de:	1ac2      	subs	r2, r0, r3
 80052e0:	4298      	cmp	r0, r3
 80052e2:	d0e6      	beq.n	80052b2 <_malloc_r+0x5a>
 80052e4:	1a1b      	subs	r3, r3, r0
 80052e6:	50a3      	str	r3, [r4, r2]
 80052e8:	e7e3      	b.n	80052b2 <_malloc_r+0x5a>
 80052ea:	6053      	str	r3, [r2, #4]
 80052ec:	e7ef      	b.n	80052ce <_malloc_r+0x76>
 80052ee:	0022      	movs	r2, r4
 80052f0:	6864      	ldr	r4, [r4, #4]
 80052f2:	e7c2      	b.n	800527a <_malloc_r+0x22>
 80052f4:	2303      	movs	r3, #3
 80052f6:	1cc4      	adds	r4, r0, #3
 80052f8:	439c      	bics	r4, r3
 80052fa:	42a0      	cmp	r0, r4
 80052fc:	d0e1      	beq.n	80052c2 <_malloc_r+0x6a>
 80052fe:	1a21      	subs	r1, r4, r0
 8005300:	0030      	movs	r0, r6
 8005302:	f000 f807 	bl	8005314 <_sbrk_r>
 8005306:	1c43      	adds	r3, r0, #1
 8005308:	d1db      	bne.n	80052c2 <_malloc_r+0x6a>
 800530a:	e7c7      	b.n	800529c <_malloc_r+0x44>
 800530c:	20000090 	.word	0x20000090
 8005310:	20000094 	.word	0x20000094

08005314 <_sbrk_r>:
 8005314:	2300      	movs	r3, #0
 8005316:	b570      	push	{r4, r5, r6, lr}
 8005318:	4d06      	ldr	r5, [pc, #24]	; (8005334 <_sbrk_r+0x20>)
 800531a:	0004      	movs	r4, r0
 800531c:	0008      	movs	r0, r1
 800531e:	602b      	str	r3, [r5, #0]
 8005320:	f7fb fc70 	bl	8000c04 <_sbrk>
 8005324:	1c43      	adds	r3, r0, #1
 8005326:	d103      	bne.n	8005330 <_sbrk_r+0x1c>
 8005328:	682b      	ldr	r3, [r5, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d000      	beq.n	8005330 <_sbrk_r+0x1c>
 800532e:	6023      	str	r3, [r4, #0]
 8005330:	bd70      	pop	{r4, r5, r6, pc}
 8005332:	46c0      	nop			; (mov r8, r8)
 8005334:	20000394 	.word	0x20000394

08005338 <__malloc_lock>:
 8005338:	b510      	push	{r4, lr}
 800533a:	4802      	ldr	r0, [pc, #8]	; (8005344 <__malloc_lock+0xc>)
 800533c:	f000 f80c 	bl	8005358 <__retarget_lock_acquire_recursive>
 8005340:	bd10      	pop	{r4, pc}
 8005342:	46c0      	nop			; (mov r8, r8)
 8005344:	2000039c 	.word	0x2000039c

08005348 <__malloc_unlock>:
 8005348:	b510      	push	{r4, lr}
 800534a:	4802      	ldr	r0, [pc, #8]	; (8005354 <__malloc_unlock+0xc>)
 800534c:	f000 f805 	bl	800535a <__retarget_lock_release_recursive>
 8005350:	bd10      	pop	{r4, pc}
 8005352:	46c0      	nop			; (mov r8, r8)
 8005354:	2000039c 	.word	0x2000039c

08005358 <__retarget_lock_acquire_recursive>:
 8005358:	4770      	bx	lr

0800535a <__retarget_lock_release_recursive>:
 800535a:	4770      	bx	lr

0800535c <_init>:
 800535c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800535e:	46c0      	nop			; (mov r8, r8)
 8005360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005362:	bc08      	pop	{r3}
 8005364:	469e      	mov	lr, r3
 8005366:	4770      	bx	lr

08005368 <_fini>:
 8005368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536a:	46c0      	nop			; (mov r8, r8)
 800536c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800536e:	bc08      	pop	{r3}
 8005370:	469e      	mov	lr, r3
 8005372:	4770      	bx	lr
