// Processor
N = 4
sim_type = INST
//sim_inst_max = 100000000 // 100M
sim_inst_max = 1000000 // 1M

// Memory
mem.bank_max = 8
mem.chan_max = 2
mem.rank_max = 1
mem.subarray_max = 8
mem.map_type = ROW_RANK_BANK_CHAN_COL

mctrl.xbar_latency = 10
proc.mshr_max = 8

//Memory Scheduler
sched.sched_algo = FRFCFS
mem.ddr3_type = DDR3_8Gb_x8_1600_11_11_11
mctrl.open_row_policy = false
mem.clock_factor = 5

// LLC cache
proc.cache_enabled = true
proc.llc_shared_cache_only = true
warmup_cycle_max = 0

// Clone
proc.b_read_rc_traces = true // *IMPORTANT* needed to run copy traces
mctrl.copy_method = LISA_CLONE
mem.lisa_inter_sa_hop_count = 1
// Evaluated up to 15 in the paper
// mem.lisa_inter_sa_hop_count = 3
// mem.lisa_inter_sa_hop_count = 7
// mem.lisa_inter_sa_hop_count = 15
