<dec f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='383' type='void llvm::MachineBasicBlock::removeLiveIn(llvm::MCPhysReg Reg, llvm::LaneBitmask LaneMask = LaneBitmask::getAll())'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='382'>/// Remove the specified register from the live in set.</doc>
<def f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='539' ll='548' type='void llvm::MachineBasicBlock::removeLiveIn(llvm::MCPhysReg Reg, llvm::LaneBitmask LaneMask = LaneBitmask::getAll())'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1447' u='c' c='_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='899' u='c' c='_ZN4llvm3rdf8Liveness12resetLiveInsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='577' u='c' c='_ZN4llvm21SIMachineFunctionInfo22removeVGPRForSGPRSpillENS_8RegisterERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCFGOptimizer.cpp' l='229' u='c' c='_ZN12_GLOBAL__N_119HexagonCFGOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='738' u='c' c='_ZL10emitGPDispRN4llvm15MachineFunctionEPKNS_13MipsInstrInfoE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='357' u='c' c='_ZNK4llvm18SparcFrameLowering20remapRegsForLeafProcERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='363' u='c' c='_ZNK4llvm18SparcFrameLowering20remapRegsForLeafProcERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='693' u='c' c='_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
