$date
	Wed Nov 20 18:49:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cla_test $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 4 ( G [3:0] $end
$var wire 4 ) P [3:0] $end
$var wire 4 * S [3:0] $end
$var wire 1 " Cout $end
$var wire 5 + C [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10000
1"
b11100 +
b1 !
b1 *
b1101 )
b10 (
b1010 $
b1010 '
b111 #
b111 &
#60000
