
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010573                       # Number of seconds simulated
sim_ticks                                 10572939507                       # Number of ticks simulated
final_tick                               537675002415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 208856                       # Simulator instruction rate (inst/s)
host_op_rate                                   269027                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 278688                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345476                       # Number of bytes of host memory used
host_seconds                                 37938.26                       # Real time elapsed on the host
sim_insts                                  7923648060                       # Number of instructions simulated
sim_ops                                   10206425090                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       185856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       106368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       282240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       190848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       192000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       284160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       131200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       131200                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1538176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34304                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       477184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            477184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1452                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          831                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2205                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1491                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1500                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1025                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1025                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12017                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3728                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3728                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       411617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17578461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       399510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10060400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       423723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26694563                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       326872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18050609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       314766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18159567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       435830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     26876159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       460042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     12409037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       472149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12409037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145482342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       411617                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       399510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       423723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       326872                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       314766                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       435830                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       460042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       472149                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3244509                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45132576                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45132576                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45132576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       411617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17578461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       399510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10060400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       423723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26694563                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       326872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18050609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       314766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18159567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       435830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     26876159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       460042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     12409037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       472149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12409037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              190614918                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25354772                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2070909                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1698531                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204940                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       855679                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808859                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212105                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9069                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19802765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11778866                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2070909                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1020964                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2590946                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         581905                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        597295                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221634                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23364673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20773727     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          279877      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          324444      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178132      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208295      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112864      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           76764      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200008      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1210562      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23364673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081677                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464562                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       762360                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2570546                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19167                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        371509                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335490                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2158                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14379144                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        371509                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19671546                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         236667                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       440318                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2560490                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84137                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14369498                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         21311                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39868                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19969171                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66917062                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66917062                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025516                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2943643                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3789                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2129                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           228300                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1374970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       747619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19398                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165073                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14345506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3799                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13549077                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18104                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1808751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4193529                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23364673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579896                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269341                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17654831     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2297323      9.83%     85.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234028      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       853801      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       746472      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382126      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91493      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59973      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44626      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23364673                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3344     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12887     43.70%     55.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13262     44.97%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11339568     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212017      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254226      9.26%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       741608      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13549077                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534380                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29493                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002177                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50510422                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16158195                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13321468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13578570                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        33985                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       246230                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17075                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        371509                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         188465                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13739                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14349326                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1374970                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       747619                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9769                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115707                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233722                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13346423                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1176836                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202652                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1918201                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1866859                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741365                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526387                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13321732                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13321468                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7922251                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20749155                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525403                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381811                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268683                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2080741                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205989                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22993164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.352414                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17981373     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2323735     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       974539      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584282      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405812      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261571      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136770      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109355      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215727      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22993164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268683                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859284                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128740                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755764                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215727                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37126796                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29070379                       # The number of ROB writes
system.switch_cpus0.timesIdled                 305877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1990099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.535477                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.535477                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394403                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394403                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60210802                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18490561                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13419027                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                25354772                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2304363                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1918169                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211176                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       881052                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          842338                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          247756                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9792                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20045088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12636225                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2304363                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1090094                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2634499                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         589122                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        619857                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1246499                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       201931                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23675461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.656149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21040962     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          161515      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          203393      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          324175      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          136259      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          175050      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          202978      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93377      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1337752      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23675461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090885                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498377                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19927176                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       749214                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2622043                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1288                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        375738                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       350959                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      15449711                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        375738                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19947648                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          64416                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       628407                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2602825                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        56420                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      15355399                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          8075                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39222                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     21441624                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     71403314                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     71403314                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17914860                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3526759                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3716                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1940                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           198237                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1441574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       751601                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8470                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       168723                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14992139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3731                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14372417                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        14941                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1840608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3760394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23675461                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327977                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17587266     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2775352     11.72%     86.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1135969      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       636209      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       862007      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       265657      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       261883      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       140055      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        11063      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23675461                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99282     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13595     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12845     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12107041     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196273      1.37%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1776      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1318294      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       749033      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14372417                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.566853                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125722                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52560958                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16836566                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13995902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14498139                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        10653                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       277057                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11542                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        375738                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          49244                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6328                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14995876                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1441574                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       751601                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1940                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       243143                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14120765                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1296010                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       251652                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2044915                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1996971                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            748905                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.556927                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13996019                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13995902                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8384080                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22522914                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552003                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372247                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10422694                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12843291                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2152633                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212767                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23299723                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.551221                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17863503     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2755096     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1000986      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       497306      2.13%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       456018      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       191483      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189865      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        90100      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       255366      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23299723                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10422694                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12843291                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1904576                       # Number of memory references committed
system.switch_cpus1.commit.loads              1164517                       # Number of loads committed
system.switch_cpus1.commit.membars               1788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1861657                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11563106                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       265225                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       255366                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38040203                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           30367605                       # The number of ROB writes
system.switch_cpus1.timesIdled                 306534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1679311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10422694                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12843291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10422694                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.432651                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.432651                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.411074                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.411074                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63532637                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19554956                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       14284177                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3582                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25354772                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2068829                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1691881                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       203807                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       852133                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          812991                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          212096                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9112                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20054756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11741078                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2068829                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1025087                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2459238                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         593103                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        345512                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1235090                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       205226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23244401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20785163     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          133868      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          210376      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          334266      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          138676      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          154875      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          165157      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          107503      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1214517      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23244401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081595                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463072                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19873519                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       528525                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2451368                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         6366                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        384622                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       339153                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14335062                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1620                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        384622                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19904962                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         170188                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       270769                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2426621                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        87226                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14325668                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1600                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         24749                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        33149                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2841                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19887533                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66635812                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66635812                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16942731                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2944802                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3623                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1984                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           267605                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1365823                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       734046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        22050                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       166822                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14303858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3632                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13521950                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17368                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1838399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4121510                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23244401                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581729                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.274033                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17546771     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2284503      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1249835      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       853917      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       798442      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       228308      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       179925      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60432      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        42268      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23244401                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3242     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         10091     39.15%     51.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12441     48.27%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11326860     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       214032      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1639      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1249959      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       729460      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13521950                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533310                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              25774                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001906                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     50331443                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16146041                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13301132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13547724                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        40945                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       247533                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        22955                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          887                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        384622                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         120200                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12054                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14307511                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1365823                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       734046                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1981                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       117756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       235008                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13327225                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1175095                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       194725                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1904134                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1874434                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            729039                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525630                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13301355                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13301132                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7777232                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20318031                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524601                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382775                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9952439                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12199022                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2108521                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207824                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22859779                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533646                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.387279                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17906812     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2399128     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       934474      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       502882      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       375897      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       209724      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       130545      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       115714      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       284603      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22859779                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9952439                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12199022                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1829381                       # Number of memory references committed
system.switch_cpus2.commit.loads              1118290                       # Number of loads committed
system.switch_cpus2.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1751017                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10992336                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       247848                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       284603                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36882654                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28999743                       # The number of ROB writes
system.switch_cpus2.timesIdled                 324926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2110371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9952439                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12199022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9952439                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.547594                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.547594                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392527                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392527                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        60095657                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18439798                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13369286                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3302                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                25354772                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1926482                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1724975                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       153951                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1288260                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1271458                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112070                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4614                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20448036                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10959620                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1926482                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1383528                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2442228                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         508207                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        281034                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1237389                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       150802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23524717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21082489     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          377770      1.61%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          184092      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          372219      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          114267      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          345833      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52850      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86521      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          908676      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23524717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075981                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432251                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20181113                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       552975                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2437205                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1964                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        351459                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177410                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1960                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12218783                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4623                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        351459                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20211454                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         331680                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       131624                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2409999                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        88495                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12200764                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9292                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        71937                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15947389                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55232745                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55232745                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12893769                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3053604                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1590                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          808                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           187014                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2237687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       347767                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3162                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        79457                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12136717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11348101                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7317                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2217549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4577327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23524717                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482391                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.093008                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18545192     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1553094      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1683852      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       976326      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       492337      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       123779      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       143775      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3464      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2898      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23524717                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18536     57.50%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7479     23.20%     80.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6224     19.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8874983     78.21%     78.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86367      0.76%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2041437     17.99%     96.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       344530      3.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11348101                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.447573                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32239                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002841                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46260475                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14355896                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11058643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11380340                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8721                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       457596                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9442                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        351459                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         211385                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11021                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12138321                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2237687                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       347767                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          806                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4029                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       103503                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       162959                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11207038                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2013302                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       141063                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2357801                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1706157                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            344499                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.442009                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11061282                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11058643                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6701290                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14445026                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.436156                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.463917                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8827098                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9903492                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2235251                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       152800                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23173258                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427367                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.299780                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19504337     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1428078      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       931995      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       289478      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       490487      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        92721      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        59158      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53543      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       323461      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23173258                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8827098                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9903492                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2118413                       # Number of memory references committed
system.switch_cpus3.commit.loads              1780088                       # Number of loads committed
system.switch_cpus3.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1522834                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8644084                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120465                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       323461                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34988514                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24629210                       # The number of ROB writes
system.switch_cpus3.timesIdled                 457514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1830055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8827098                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9903492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8827098                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.872379                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.872379                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.348143                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.348143                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52151072                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14373924                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13036230                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1578                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                25354772                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1927277                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1725425                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       153993                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1288352                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1271597                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          112299                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4564                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20446420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10962181                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1927277                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1383896                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2443268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         508558                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        278150                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1237401                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       150801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23521565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.520611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.760427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21078297     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          378325      1.61%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          184233      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          372281      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          113778      0.48%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          346135      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           52817      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           86321      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          909378      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23521565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076012                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432352                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20184354                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       545233                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2438314                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1893                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        351770                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       177666                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1957                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12223279                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4613                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        351770                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20214200                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         328476                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       128517                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2411374                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        87222                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12205101                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9095                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        70906                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     15951934                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     55254642                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     55254642                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12895732                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3056176                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1590                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          808                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           185606                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2238555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       347841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2893                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        79342                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12140619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11351833                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7178                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2219875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4579719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23521565                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482614                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.093358                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18542331     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1550819      6.59%     85.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1684701      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       977020      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       492296      2.09%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       124274      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       143784      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3426      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2914      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23521565                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18544     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7465     23.15%     80.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6235     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8878387     78.21%     78.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        86412      0.76%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2041706     17.99%     96.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       344544      3.04%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11351833                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.447720                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              32244                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002840                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46264653                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14362124                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11061557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11384077                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8710                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       457959                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9513                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        351770                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         210947                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        10807                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12142222                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2238555                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       347841                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          805                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       103396                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        59625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       163021                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11209575                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2013148                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       142258                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2357663                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1706714                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            344515                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.442109                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11064274                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11061557                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6704219                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14454975                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.436271                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.463800                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8828764                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9905158                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2237476                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       152846                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23169795                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427503                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.300066                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19501001     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1427841      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       931507      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       289606      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       490699      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        92867      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        59124      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        53590      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       323560      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23169795                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8828764                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9905158                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2118917                       # Number of memory references committed
system.switch_cpus4.commit.loads              1780589                       # Number of loads committed
system.switch_cpus4.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1523103                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8645485                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       120467                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       323560                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34988843                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           24637318                       # The number of ROB writes
system.switch_cpus4.timesIdled                 457545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1833207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8828764                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9905158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8828764                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.871837                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.871837                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.348209                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.348209                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        52162473                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14376923                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13039019                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1576                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25354771                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2067332                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1690902                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       204060                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       851880                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          812841                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          212016                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9109                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20055879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11732394                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2067332                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1024857                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2457061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         594007                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        347905                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1235189                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       205504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23246367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20789306     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          133955      0.58%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          209803      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          333765      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          138207      0.59%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          154759      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          165290      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          107600      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1213682      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23246367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081536                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462729                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19873928                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       531704                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2449157                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6326                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        385251                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       338691                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14324117                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        385251                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19905394                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         168925                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       274252                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2424470                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        88062                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14314810                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1831                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24825                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33176                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3786                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19871613                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66585552                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66585552                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16924610                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2947003                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3594                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1955                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           266766                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1365153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       732940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22012                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       166791                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14292986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13509099                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17153                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1841634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4131535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          302                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23246367                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581127                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273356                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17552146     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2285125      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1248349      5.37%     90.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       853269      3.67%     94.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       796779      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       228567      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       179528      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        60482      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        42122      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23246367                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3217     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10129     39.33%     51.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12406     48.17%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11316119     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       213819      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1637      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1249035      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       728489      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13509099                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532803                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25752                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001906                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50307470                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16138377                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13287596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13534851                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        39221                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       248056                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22613                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          863                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        385251                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         120411                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12390                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14296613                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6557                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1365153                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       732940                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1955                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       117101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       235192                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13313747                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1173894                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       195352                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1902033                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1872190                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            728139                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525098                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13287820                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13287596                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7770156                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20301137                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524067                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382745                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9941766                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12185962                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2110697                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3302                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       208100                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22861116                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533043                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386163                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17911877     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2397675     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       933564      4.08%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       502241      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       376140      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       210459      0.92%     97.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       129750      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       116199      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       283211      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22861116                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9941766                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12185962                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1827424                       # Number of memory references committed
system.switch_cpus5.commit.loads              1117097                       # Number of loads committed
system.switch_cpus5.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1749147                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10980556                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       247580                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       283211                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36874499                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28978606                       # The number of ROB writes
system.switch_cpus5.timesIdled                 325073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2108404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9941766                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12185962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9941766                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.550329                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.550329                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392106                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392106                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60035442                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18420431                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13358674                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                25354772                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2101258                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1719290                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       206976                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       863962                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          825538                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          216738                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9433                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20219646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11748948                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2101258                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1042276                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2451846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         566582                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        419724                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1238720                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       207041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23448142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20996296     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          114482      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          181830      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          245339      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          252511      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          213934      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          119232      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          177470      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1147048      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23448142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.082874                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.463382                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20015048                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       626360                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2447185                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2883                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        356664                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       345633                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14414770                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1535                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        356664                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20070641                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         130058                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       370501                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2395222                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       125054                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14408546                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         16867                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        54598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     20103987                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     67027802                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     67027802                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17398324                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2705651                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3564                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1850                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           377722                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1349746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       729964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8629                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       227487                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14389147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3577                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13653384                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2015                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1609673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3866137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23448142                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582280                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270483                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17629329     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2425951     10.35%     85.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1219605      5.20%     90.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       891250      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       704465      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       288396      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       182031      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        94473      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        12642      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23448142                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2782     12.29%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8386     37.03%     49.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11476     50.68%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11482455     84.10%     84.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       203698      1.49%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1711      0.01%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1238023      9.07%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       727497      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13653384                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.538494                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22644                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001658                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50779569                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16002460                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13445906                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13676028                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        27302                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       219124                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10686                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        356664                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         102196                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12141                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14392751                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         5967                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1349746                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       729964                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1853                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10291                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       119486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       236235                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13463084                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1164459                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       190300                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1891882                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1912920                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            727423                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.530988                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13446041                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13445906                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7720094                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20802964                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.530311                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371105                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10142690                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12480980                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1911763                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       209351                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23091478                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540502                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.383210                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17936439     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2572859     11.14%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       954215      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       457096      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       405976      1.76%     96.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       222322      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       179818      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        88043      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       274710      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23091478                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10142690                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12480980                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1849897                       # Number of memory references committed
system.switch_cpus6.commit.loads              1130619                       # Number of loads committed
system.switch_cpus6.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1799952                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11245159                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       257075                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       274710                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37209433                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29142181                       # The number of ROB writes
system.switch_cpus6.timesIdled                 308419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1906630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10142690                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12480980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10142690                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.499807                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.499807                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.400031                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.400031                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60595432                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18729023                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13362483                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3448                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                25354723                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2100986                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1719341                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       206757                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       863595                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          824558                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          216746                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9438                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20220421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11748363                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2100986                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1041304                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2451319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         565850                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        419993                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1238560                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       206807                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23448148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20996829     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          114726      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          181705      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          244802      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          252068      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          213745      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          119343      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          178380      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1146550      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23448148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082864                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463360                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20016503                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       625969                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2446733                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2791                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        356150                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       345287                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14413319                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1555                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        356150                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20071946                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         130213                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       370419                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2394853                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       124565                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14407241                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16676                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        54410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     20105142                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     67021877                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     67021877                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17404726                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2700323                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3567                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1854                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           376315                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1349078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       730301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8580                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       227688                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14388146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3579                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13654910                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1978                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1604134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3851620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23448148                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582345                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270374                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17628053     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2426561     10.35%     85.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1219537      5.20%     90.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       892150      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       704963      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       287945      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       181725      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        94814      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12400      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23448148                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2805     12.38%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8384     37.01%     49.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11466     50.61%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11483809     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       203763      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1711      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1237785      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       727842      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13654910                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538555                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22655                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50782601                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15995919                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13448161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13677565                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27358                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       218029                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10765                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        356150                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         102303                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12053                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14391751                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5880                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1349078                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       730301                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1856                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10199                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       116524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       236086                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13465198                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1164587                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       189712                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1892364                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1912981                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            727777                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531073                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13448297                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13448161                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7720514                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20803312                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530401                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371119                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10146406                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12485594                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1906092                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       209130                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23091998                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540689                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.383323                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17934649     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2573372     11.14%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       956066      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       456866      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       406022      1.76%     96.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       222298      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       179973      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        87940      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       274812      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23091998                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10146406                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12485594                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1850565                       # Number of memory references committed
system.switch_cpus7.commit.loads              1131036                       # Number of loads committed
system.switch_cpus7.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1800628                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11249325                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       257179                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       274812                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37208794                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29139619                       # The number of ROB writes
system.switch_cpus7.timesIdled                 308009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1906575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10146406                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12485594                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10146406                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.498887                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.498887                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400178                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400178                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60604409                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18733753                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13362410                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3448                       # number of misc regfile writes
system.l2.replacements                          12017                       # number of replacements
system.l2.tagsinuse                      32764.302841                       # Cycle average of tags in use
system.l2.total_refs                          1350508                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44781                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.158058                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           306.957256                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.186605                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    709.210427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.313891                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    397.162574                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.537937                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1098.372075                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     20.940711                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    735.753833                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     20.744327                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    738.780339                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     27.616477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1089.294664                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     30.975577                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    487.491288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     32.457165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    488.058125                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3311.923698                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2079.187814                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3778.478669                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4212.403662                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4203.409743                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3757.209733                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2559.333829                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2594.502423                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000860                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021643                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000895                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.012120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000810                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033520                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000639                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022453                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000633                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.022546                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000843                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.033243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000945                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.014877                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000991                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.014894                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.101072                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.063452                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.115310                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.128552                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.128278                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.114661                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.078105                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.079178                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999887                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4210                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2927                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4063                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4059                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5046                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         3088                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3088                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31509                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9081                       # number of Writeback hits
system.l2.Writeback_hits::total                  9081                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   108                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4225                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5031                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4065                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3106                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31617                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4225                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2943                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5031                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4069                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4065                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5060                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3106                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3106                       # number of overall hits
system.l2.overall_hits::total                   31617                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1450                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          831                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2205                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1491                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1500                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2220                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1025                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1026                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12016                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1452                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          831                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2205                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1491                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2220                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1025                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1026                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12018                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1452                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          831                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2205                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1491                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1500                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2220                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1025                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1026                       # number of overall misses
system.l2.overall_misses::total                 12018                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5016572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    219129082                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4996825                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    126062682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5361875                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    333256381                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4061516                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    224781420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3931004                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    225420687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5462120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    335394921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5897940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    154202141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5913829                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    154530365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1813419360                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       303890                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        303890                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5016572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    219432972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4996825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    126062682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5361875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    333256381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4061516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    224781420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3931004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    225420687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5462120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    335394921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5897940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    154202141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5913829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    154530365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1813723250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5016572                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    219432972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4996825                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    126062682                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5361875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    333256381                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4061516                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    224781420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3931004                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    225420687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5462120                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    335394921                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5897940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    154202141                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5913829                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    154530365                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1813723250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7221                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5554                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5559                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         4113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43525                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9081                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9081                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               110                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5677                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3774                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7236                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5560                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5565                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7280                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         4131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43635                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5677                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3774                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7236                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5560                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5565                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7280                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         4131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43635                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.256184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.221128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.305359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.268455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.269833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.305533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.249210                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.249392                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.276071                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018182                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255769                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.220191                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.304726                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.268165                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.269542                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.304945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.248124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.248306                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.275421                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255769                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.220191                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.304726                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.268165                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.269542                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.304945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.248124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.248306                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.275421                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147546.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151123.504828                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151418.939394                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151699.978339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153196.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151136.680726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150426.518519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150758.832998                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151192.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150280.458000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151725.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151078.793243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 155208.947368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150441.113171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151636.641026                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150614.390838                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150917.057257                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       151945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       151945                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147546.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151124.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151418.939394                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151699.978339                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153196.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151136.680726                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150426.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150758.832998                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151192.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150280.458000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151725.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151078.793243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 155208.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150441.113171                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151636.641026                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150614.390838                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150917.228324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147546.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151124.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151418.939394                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151699.978339                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153196.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151136.680726                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150426.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150758.832998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151192.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150280.458000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151725.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151078.793243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 155208.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150441.113171                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151636.641026                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150614.390838                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150917.228324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3728                       # number of writebacks
system.l2.writebacks::total                      3728                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1450                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          831                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1491                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1500                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2220                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1025                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1026                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12016                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12018                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12018                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3033325                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    134666075                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3072689                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     77686216                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3324222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    204801305                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2490018                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    137907313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2418831                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    138028799                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3365279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    206100752                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3686642                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     94511146                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3645706                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     94845962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1113584280                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       187486                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       187486                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3033325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    134853561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3072689                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     77686216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3324222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    204801305                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2490018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    137907313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2418831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    138028799                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3365279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    206100752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3686642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     94511146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3645706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     94845962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1113771766                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3033325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    134853561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3072689                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     77686216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3324222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    204801305                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2490018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    137907313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2418831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    138028799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3365279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    206100752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3686642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     94511146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3645706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     94845962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1113771766                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.221128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.305359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.268455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.269833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.305533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.249210                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.249392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.276071                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018182                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.220191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.304726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.268165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.269542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.304945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.248124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.248306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.275421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.220191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.304726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.268165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.269542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.304945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.248124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.248306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.275421                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89215.441176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92873.155172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93111.787879                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93485.217810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94977.771429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92880.410431                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 92222.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92493.167673                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93031.961538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92019.199333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93479.972222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92838.176577                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 97016.894737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92205.996098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93479.641026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92442.458090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92675.123169                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        93743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        93743                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89215.441176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92874.353306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93111.787879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93485.217810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94977.771429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92880.410431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92222.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92493.167673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93031.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92019.199333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93479.972222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92838.176577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 97016.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92205.996098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93479.641026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92442.458090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92675.300882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89215.441176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92874.353306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93111.787879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93485.217810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94977.771429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92880.410431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92222.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92493.167673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93031.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92019.199333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93479.972222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92838.176577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 97016.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92205.996098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93479.641026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92442.458090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92675.300882                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.731324                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229682                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1936614.471954                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.731324                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047646                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.820082                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221590                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221590                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221590                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221590                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221590                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6693864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6693864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6693864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6693864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6693864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6693864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221634                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221634                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221634                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221634                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152133.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152133.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152133.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152133.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152133.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152133.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5435648                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5435648                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5435648                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5435648                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5435648                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5435648                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155304.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155304.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155304.228571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155304.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155304.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155304.228571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5677                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373496                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5933                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26693.661891                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.724978                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.275022                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.881738                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.118262                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859340                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859340                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1585831                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1585831                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1585831                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1585831                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19386                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19386                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          463                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          463                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19849                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19849                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19849                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19849                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2254945767                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2254945767                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     53160730                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     53160730                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2308106497                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2308106497                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2308106497                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2308106497                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878726                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1605680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1605680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1605680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1605680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022061                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022061                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000637                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000637                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012362                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012362                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012362                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012362                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116318.258898                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116318.258898                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 114817.991361                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 114817.991361                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116283.263489                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116283.263489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116283.263489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116283.263489                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2258                       # number of writebacks
system.cpu0.dcache.writebacks::total             2258                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13726                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13726                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          446                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          446                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14172                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14172                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14172                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14172                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5660                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5677                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5677                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5677                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5677                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    512198311                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    512198311                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1313538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1313538                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    513511849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    513511849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    513511849                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    513511849                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006441                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003536                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003536                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003536                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003536                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90494.401237                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90494.401237                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 77266.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77266.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90454.791087                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90454.791087                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90454.791087                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90454.791087                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               486.554122                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003035412                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2047011.044898                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.554122                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.050568                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.779734                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1246454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1246454                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1246454                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1246454                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1246454                       # number of overall hits
system.cpu1.icache.overall_hits::total        1246454                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7004914                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7004914                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7004914                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7004914                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7004914                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7004914                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1246499                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1246499                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1246499                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1246499                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1246499                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1246499                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155664.755556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155664.755556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155664.755556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155664.755556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155664.755556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155664.755556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5492198                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5492198                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5492198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5492198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5492198                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5492198                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156919.942857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156919.942857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156919.942857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156919.942857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156919.942857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156919.942857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3774                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148769688                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4030                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36915.555335                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.856470                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.143530                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.858814                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.141186                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       992669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         992669                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       736363                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        736363                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1907                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1907                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1791                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1791                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1729032                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1729032                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1729032                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1729032                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9606                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           75                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9681                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9681                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9681                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9681                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    930359627                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    930359627                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6107610                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6107610                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    936467237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    936467237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    936467237                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    936467237                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1002275                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1002275                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       736438                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       736438                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1738713                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1738713                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1738713                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1738713                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009584                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009584                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005568                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005568                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96851.928690                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96851.928690                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81434.800000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81434.800000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96732.490135                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96732.490135                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96732.490135                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96732.490135                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          842                       # number of writebacks
system.cpu1.dcache.writebacks::total              842                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5848                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5848                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           59                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5907                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5907                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5907                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5907                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3758                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3774                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3774                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3774                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3774                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    326167682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    326167682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1113552                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1113552                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    327281234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    327281234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    327281234                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    327281234                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003749                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003749                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86792.890367                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86792.890367                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        69597                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        69597                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 86719.987811                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86719.987811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 86719.987811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86719.987811                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.436093                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1005693088                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1911964.045627                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.436093                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.043968                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.829225                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1235043                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1235043                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1235043                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1235043                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1235043                       # number of overall hits
system.cpu2.icache.overall_hits::total        1235043                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7379031                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7379031                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7379031                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7379031                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7379031                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7379031                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1235090                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1235090                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1235090                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1235090                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1235090                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1235090                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157000.659574                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157000.659574                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157000.659574                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157000.659574                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157000.659574                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157000.659574                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5817054                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5817054                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5817054                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5817054                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5817054                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5817054                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161584.833333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161584.833333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161584.833333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161584.833333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161584.833333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161584.833333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7236                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               167225945                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7492                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22320.601308                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.633097                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.366903                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.889192                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.110808                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       854636                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         854636                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       707666                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        707666                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1927                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1927                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1651                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1562302                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1562302                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1562302                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1562302                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18566                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18566                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18656                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18656                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18656                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18656                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2041292694                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2041292694                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7426278                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7426278                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2048718972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2048718972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2048718972                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2048718972                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       873202                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       873202                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       707756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       707756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1580958                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1580958                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1580958                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1580958                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021262                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021262                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000127                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011800                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011800                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011800                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011800                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109947.899063                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109947.899063                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82514.200000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82514.200000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109815.553816                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109815.553816                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109815.553816                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109815.553816                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1373                       # number of writebacks
system.cpu2.dcache.writebacks::total             1373                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11345                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11345                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           75                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        11420                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        11420                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        11420                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        11420                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7221                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7221                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7236                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7236                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7236                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7236                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    687070837                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    687070837                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       974714                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       974714                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    688045551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    688045551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    688045551                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    688045551                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008270                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008270                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004577                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004577                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004577                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004577                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95148.987259                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95148.987259                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64980.933333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64980.933333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95086.449834                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95086.449834                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95086.449834                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95086.449834                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               548.430196                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919934536                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1657539.704505                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    22.099000                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.331196                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.035415                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843479                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.878895                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1237353                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1237353                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1237353                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1237353                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1237353                       # number of overall hits
system.cpu3.icache.overall_hits::total        1237353                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.cpu3.icache.overall_misses::total           36                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5357627                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5357627                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5357627                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5357627                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5357627                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5357627                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1237389                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1237389                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1237389                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1237389                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1237389                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1237389                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 148822.972222                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 148822.972222                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 148822.972222                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 148822.972222                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 148822.972222                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 148822.972222                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4436907                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4436907                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4436907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4436907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4436907                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4436907                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158460.964286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158460.964286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158460.964286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158460.964286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158460.964286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158460.964286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5560                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205253484                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5816                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35291.176754                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   191.305256                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    64.694744                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.747286                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.252714                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1845644                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1845644                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       336703                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        336703                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          794                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          794                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          789                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          789                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2182347                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2182347                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2182347                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2182347                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18759                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18759                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           28                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18787                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18787                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18787                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18787                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1882099198                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1882099198                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2277702                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2277702                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1884376900                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1884376900                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1884376900                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1884376900                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1864403                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1864403                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       336731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       336731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2201134                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2201134                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2201134                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2201134                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010062                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010062                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000083                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000083                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008535                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008535                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008535                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008535                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 100330.465270                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100330.465270                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81346.500000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81346.500000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100302.171714                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100302.171714                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100302.171714                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100302.171714                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          705                       # number of writebacks
system.cpu3.dcache.writebacks::total              705                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13205                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13205                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13227                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13227                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5554                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5554                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5560                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5560                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5560                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5560                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    508267050                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    508267050                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    508651650                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    508651650                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    508651650                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    508651650                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002979                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002979                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002526                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002526                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91513.692834                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91513.692834                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91484.109712                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91484.109712                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91484.109712                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91484.109712                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               547.744228                       # Cycle average of tags in use
system.cpu4.icache.total_refs               919934548                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1660531.675090                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    21.413026                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.331202                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.034316                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843479                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.877795                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1237365                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1237365                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1237365                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1237365                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1237365                       # number of overall hits
system.cpu4.icache.overall_hits::total        1237365                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.cpu4.icache.overall_misses::total           36                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5299544                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5299544                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5299544                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5299544                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5299544                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5299544                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1237401                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1237401                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1237401                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1237401                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1237401                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1237401                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000029                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 147209.555556                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 147209.555556                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 147209.555556                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 147209.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 147209.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 147209.555556                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4248068                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4248068                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4248068                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4248068                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4248068                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4248068                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157335.851852                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157335.851852                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157335.851852                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157335.851852                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157335.851852                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157335.851852                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5565                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               205253275                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5821                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35260.827177                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   191.665012                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    64.334988                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.748691                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.251309                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1845437                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1845437                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       336705                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        336705                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          791                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          788                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          788                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2182142                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2182142                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2182142                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2182142                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18739                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18739                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18769                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18769                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18769                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18769                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1881512181                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1881512181                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2502352                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2502352                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1884014533                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1884014533                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1884014533                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1884014533                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1864176                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1864176                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       336735                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       336735                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          788                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2200911                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2200911                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2200911                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2200911                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010052                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010052                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000089                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008528                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008528                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008528                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008528                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 100406.221303                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 100406.221303                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83411.733333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83411.733333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 100379.057648                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 100379.057648                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 100379.057648                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 100379.057648                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          720                       # number of writebacks
system.cpu4.dcache.writebacks::total              720                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13180                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13180                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13204                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13204                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13204                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13204                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5559                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5559                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5565                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5565                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5565                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5565                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    508307071                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    508307071                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       433930                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       433930                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    508741001                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    508741001                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    508741001                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    508741001                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002528                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002528                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91438.580860                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91438.580860                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72321.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72321.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91417.969632                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91417.969632                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91417.969632                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91417.969632                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               518.439521                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1005693186                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1908336.216319                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    28.439521                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.045576                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.830833                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1235141                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1235141                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1235141                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1235141                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1235141                       # number of overall hits
system.cpu5.icache.overall_hits::total        1235141                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           48                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           48                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           48                       # number of overall misses
system.cpu5.icache.overall_misses::total           48                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7383662                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7383662                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7383662                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7383662                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7383662                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7383662                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1235189                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1235189                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1235189                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1235189                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1235189                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1235189                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153826.291667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153826.291667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153826.291667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153826.291667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153826.291667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153826.291667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5875920                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5875920                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5875920                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5875920                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5875920                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5875920                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158808.648649                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158808.648649                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158808.648649                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158808.648649                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158808.648649                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158808.648649                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7280                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167225888                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7536                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22190.271762                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.604104                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.395896                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.889079                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.110921                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       855351                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         855351                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       706921                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        706921                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1902                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1902                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1649                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1562272                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1562272                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1562272                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1562272                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18661                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18661                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           75                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18736                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18736                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18736                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18736                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2047688751                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2047688751                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6088162                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6088162                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2053776913                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2053776913                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2053776913                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2053776913                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       874012                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       874012                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       706996                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       706996                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1581008                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1581008                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1581008                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1581008                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021351                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021351                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000106                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011851                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011851                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011851                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011851                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109730.922834                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109730.922834                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81175.493333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81175.493333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109616.615766                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109616.615766                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109616.615766                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109616.615766                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1429                       # number of writebacks
system.cpu5.dcache.writebacks::total             1429                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11395                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11395                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           61                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11456                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11456                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11456                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11456                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7266                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7266                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7280                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7280                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7280                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7280                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    691610600                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    691610600                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       901561                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       901561                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    692512161                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    692512161                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    692512161                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    692512161                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004605                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004605                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004605                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004605                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95184.503165                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95184.503165                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64397.214286                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64397.214286                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95125.296841                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95125.296841                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95125.296841                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95125.296841                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               508.957988                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999934508                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1941620.403883                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.957988                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054420                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.815638                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1238673                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1238673                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1238673                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1238673                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1238673                       # number of overall hits
system.cpu6.icache.overall_hits::total        1238673                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7668606                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7668606                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7668606                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7668606                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7668606                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7668606                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1238720                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1238720                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1238720                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1238720                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1238720                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1238720                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 163161.829787                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 163161.829787                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 163161.829787                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 163161.829787                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 163161.829787                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 163161.829787                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6555273                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6555273                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6555273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6555273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6555273                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6555273                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 163881.825000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 163881.825000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 163881.825000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 163881.825000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 163881.825000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 163881.825000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  4131                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               152467454                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4387                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              34754.377479                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.233872                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.766128                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.872007                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.127993                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       852415                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         852415                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       715864                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        715864                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1825                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1825                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1724                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1568279                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1568279                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1568279                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1568279                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        13177                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        13177                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          105                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        13282                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         13282                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        13282                       # number of overall misses
system.cpu6.dcache.overall_misses::total        13282                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1446580589                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1446580589                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8807403                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8807403                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1455387992                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1455387992                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1455387992                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1455387992                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       865592                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       865592                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       715969                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       715969                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1581561                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1581561                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1581561                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1581561                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015223                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015223                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000147                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008398                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008398                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109780.723154                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109780.723154                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83880.028571                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83880.028571                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109575.966872                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109575.966872                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109575.966872                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109575.966872                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          877                       # number of writebacks
system.cpu6.dcache.writebacks::total              877                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         9064                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         9064                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           87                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         9151                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         9151                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         9151                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         9151                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         4113                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         4113                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         4131                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         4131                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         4131                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         4131                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    367532091                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    367532091                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1185197                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1185197                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    368717288                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    368717288                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    368717288                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    368717288                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002612                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002612                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002612                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002612                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89358.641138                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89358.641138                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65844.277778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65844.277778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89256.182038                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89256.182038                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89256.182038                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89256.182038                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.089551                       # Cycle average of tags in use
system.cpu7.icache.total_refs               999934346                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1934108.986460                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.089551                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.057836                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.819054                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1238511                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1238511                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1238511                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1238511                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1238511                       # number of overall hits
system.cpu7.icache.overall_hits::total        1238511                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7889359                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7889359                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7889359                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7889359                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7889359                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7889359                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1238560                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1238560                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1238560                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1238560                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1238560                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1238560                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 161007.326531                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 161007.326531                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 161007.326531                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 161007.326531                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 161007.326531                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 161007.326531                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6662717                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6662717                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6662717                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6662717                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6662717                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6662717                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158636.119048                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158636.119048                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158636.119048                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158636.119048                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158636.119048                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158636.119048                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4131                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152467678                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4387                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              34754.428539                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   223.240341                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    32.759659                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.872033                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.127967                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       852380                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         852380                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       716118                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        716118                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1830                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1830                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1724                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1568498                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1568498                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1568498                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1568498                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        13166                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        13166                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          102                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13268                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13268                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13268                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13268                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1445163876                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1445163876                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      8402144                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      8402144                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1453566020                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1453566020                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1453566020                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1453566020                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       865546                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       865546                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       716220                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       716220                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1581766                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1581766                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1581766                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1581766                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015211                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015211                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000142                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008388                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008388                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008388                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008388                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109764.839435                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109764.839435                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82373.960784                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82373.960784                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109554.267410                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109554.267410                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109554.267410                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109554.267410                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          877                       # number of writebacks
system.cpu7.dcache.writebacks::total              877                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         9052                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         9052                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           84                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         9136                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         9136                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         9136                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         9136                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4114                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4114                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4132                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4132                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4132                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4132                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    368484498                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    368484498                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1200250                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1200250                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    369684748                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    369684748                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    369684748                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    369684748                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002612                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002612                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002612                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002612                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89568.424404                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89568.424404                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66680.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66680.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89468.719264                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89468.719264                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89468.719264                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89468.719264                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
