Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 10 21:50:29 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.788        0.000                      0                   33        0.163        0.000                      0                   33        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.788        0.000                      0                   33        0.163        0.000                      0                   33        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.264ns (43.394%)  route 2.953ns (56.606%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  LED_driver/uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    LED_driver/uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  LED_driver/uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    LED_driver/uut/Q_reg[20]_i_1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.574 r  LED_driver/uut/Q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.574    LED_driver/uut/Q_reg[24]_i_1_n_6
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549    14.907    LED_driver/uut/CLK
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[25]/C
                         clock pessimism              0.429    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.062    15.362    LED_driver/uut/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.243ns (43.165%)  route 2.953ns (56.835%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  LED_driver/uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    LED_driver/uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  LED_driver/uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    LED_driver/uut/Q_reg[20]_i_1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.553 r  LED_driver/uut/Q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.553    LED_driver/uut/Q_reg[24]_i_1_n_4
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549    14.907    LED_driver/uut/CLK
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[27]/C
                         clock pessimism              0.429    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.062    15.362    LED_driver/uut/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.169ns (42.344%)  route 2.953ns (57.656%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  LED_driver/uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    LED_driver/uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  LED_driver/uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    LED_driver/uut/Q_reg[20]_i_1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.479 r  LED_driver/uut/Q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.479    LED_driver/uut/Q_reg[24]_i_1_n_5
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549    14.907    LED_driver/uut/CLK
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[26]/C
                         clock pessimism              0.429    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.062    15.362    LED_driver/uut/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.153ns (42.163%)  route 2.953ns (57.836%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  LED_driver/uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    LED_driver/uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  LED_driver/uut/Q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    LED_driver/uut/Q_reg[20]_i_1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.463 r  LED_driver/uut/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.463    LED_driver/uut/Q_reg[24]_i_1_n_7
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549    14.907    LED_driver/uut/CLK
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[24]/C
                         clock pessimism              0.429    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.062    15.362    LED_driver/uut/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 2.150ns (42.129%)  route 2.953ns (57.870%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  LED_driver/uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    LED_driver/uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.460 r  LED_driver/uut/Q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.460    LED_driver/uut/Q_reg[20]_i_1_n_6
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.548    14.906    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[21]/C
                         clock pessimism              0.451    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X43Y76         FDCE (Setup_fdce_C_D)        0.062    15.383    LED_driver/uut/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.129ns (41.890%)  route 2.953ns (58.110%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  LED_driver/uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    LED_driver/uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.439 r  LED_driver/uut/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.439    LED_driver/uut/Q_reg[20]_i_1_n_4
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.548    14.906    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
                         clock pessimism              0.451    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X43Y76         FDCE (Setup_fdce_C_D)        0.062    15.383    LED_driver/uut/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 2.036ns (40.807%)  route 2.953ns (59.193%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.346 r  LED_driver/uut/Q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.346    LED_driver/uut/Q_reg[16]_i_1_n_6
    SLICE_X43Y75         FDCE                                         r  LED_driver/uut/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.546    14.904    LED_driver/uut/CLK
    SLICE_X43Y75         FDCE                                         r  LED_driver/uut/Q_reg[17]/C
                         clock pessimism              0.429    15.332    
                         clock uncertainty           -0.035    15.297    
    SLICE_X43Y75         FDCE (Setup_fdce_C_D)        0.062    15.359    LED_driver/uut/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 2.055ns (41.032%)  route 2.953ns (58.968%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  LED_driver/uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    LED_driver/uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.365 r  LED_driver/uut/Q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.365    LED_driver/uut/Q_reg[20]_i_1_n_5
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.548    14.906    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[22]/C
                         clock pessimism              0.451    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X43Y76         FDCE (Setup_fdce_C_D)        0.062    15.383    LED_driver/uut/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 2.015ns (40.557%)  route 2.953ns (59.443%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.325 r  LED_driver/uut/Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.325    LED_driver/uut/Q_reg[16]_i_1_n_4
    SLICE_X43Y75         FDCE                                         r  LED_driver/uut/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.546    14.904    LED_driver/uut/CLK
    SLICE_X43Y75         FDCE                                         r  LED_driver/uut/Q_reg[19]/C
                         clock pessimism              0.429    15.332    
                         clock uncertainty           -0.035    15.297    
    SLICE_X43Y75         FDCE (Setup_fdce_C_D)        0.062    15.359    LED_driver/uut/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 LED_driver/uut/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 2.039ns (40.843%)  route 2.953ns (59.157%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.722     5.356    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.456     5.812 f  LED_driver/uut/Q_reg[23]/Q
                         net (fo=2, routed)           1.003     6.815    LED_driver/uut/Q_reg[23]
    SLICE_X42Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.939 f  LED_driver/uut/current_state_i_6/O
                         net (fo=1, routed)           1.313     8.251    LED_driver/uut/current_state_i_6_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.375 f  LED_driver/uut/current_state_i_2/O
                         net (fo=30, routed)          0.629     9.005    LED_driver/uut/end_counter
    SLICE_X43Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.129 r  LED_driver/uut/Q[0]_i_6/O
                         net (fo=1, routed)           0.000     9.129    LED_driver/uut/Q[0]_i_6_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.661 r  LED_driver/uut/Q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.661    LED_driver/uut/Q_reg[0]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.775 r  LED_driver/uut/Q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.775    LED_driver/uut/Q_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  LED_driver/uut/Q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.889    LED_driver/uut/Q_reg[8]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  LED_driver/uut/Q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.012    LED_driver/uut/Q_reg[12]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.126 r  LED_driver/uut/Q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    LED_driver/uut/Q_reg[16]_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.349 r  LED_driver/uut/Q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.349    LED_driver/uut/Q_reg[20]_i_1_n_7
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.548    14.906    LED_driver/uut/CLK
    SLICE_X43Y76         FDCE                                         r  LED_driver/uut/Q_reg[20]/C
                         clock pessimism              0.451    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X43Y76         FDCE (Setup_fdce_C_D)        0.062    15.383    LED_driver/uut/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 color_code_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/color_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.457    clk_IBUF_BUFG
    SLICE_X43Y79         FDCE                                         r  color_code_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.141     1.598 f  color_code_in_reg[0]/Q
                         net (fo=3, routed)           0.110     1.708    LED_driver/Q[0]
    SLICE_X42Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.753 r  LED_driver/color_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.753    LED_driver/color_out[1]_i_1_n_0
    SLICE_X42Y79         FDCE                                         r  LED_driver/color_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.847     1.972    LED_driver/CLK
    SLICE_X42Y79         FDCE                                         r  LED_driver/color_out_reg[1]/C
                         clock pessimism             -0.502     1.470    
    SLICE_X42Y79         FDCE (Hold_fdce_C_D)         0.120     1.590    LED_driver/color_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 color_code_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/color_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.457    clk_IBUF_BUFG
    SLICE_X43Y79         FDCE                                         r  color_code_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  color_code_in_reg[0]/Q
                         net (fo=3, routed)           0.114     1.712    LED_driver/Q[0]
    SLICE_X42Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.757 r  LED_driver/color_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    LED_driver/color_out[2]_i_1_n_0
    SLICE_X42Y79         FDCE                                         r  LED_driver/color_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.847     1.972    LED_driver/CLK
    SLICE_X42Y79         FDCE                                         r  LED_driver/color_out_reg[2]/C
                         clock pessimism             -0.502     1.470    
    SLICE_X42Y79         FDCE (Hold_fdce_C_D)         0.121     1.591    LED_driver/color_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Q1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.266%)  route 0.144ns (46.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X42Y81         FDCE                                         r  Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_fdce_C_Q)         0.164     1.623 r  Q1_reg/Q
                         net (fo=4, routed)           0.144     1.767    Q1
    SLICE_X43Y79         FDCE                                         r  Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X43Y79         FDCE                                         r  Q2_reg/C
                         clock pessimism             -0.501     1.471    
    SLICE_X43Y79         FDCE (Hold_fdce_C_D)         0.075     1.546    Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Q2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/color_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.227ns (56.385%)  route 0.176ns (43.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.457    clk_IBUF_BUFG
    SLICE_X43Y79         FDCE                                         r  Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDCE (Prop_fdce_C_Q)         0.128     1.585 r  Q2_reg/Q
                         net (fo=3, routed)           0.176     1.761    LED_driver/Q2
    SLICE_X42Y79         LUT5 (Prop_lut5_I3_O)        0.099     1.860 r  LED_driver/color_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    LED_driver/color_out[0]_i_1_n_0
    SLICE_X42Y79         FDCE                                         r  LED_driver/color_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.847     1.972    LED_driver/CLK
    SLICE_X42Y79         FDCE                                         r  LED_driver/color_out_reg[0]/C
                         clock pessimism             -0.502     1.470    
    SLICE_X42Y79         FDCE (Hold_fdce_C_D)         0.121     1.591    LED_driver/color_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 LED_driver/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.456    LED_driver/CLK
    SLICE_X42Y71         FDCE                                         r  LED_driver/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     1.620 r  LED_driver/current_state_reg/Q
                         net (fo=4, routed)           0.186     1.806    LED_driver/uut/current_state
    SLICE_X42Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  LED_driver/uut/current_state_i_1/O
                         net (fo=1, routed)           0.000     1.851    LED_driver/next_state
    SLICE_X42Y71         FDCE                                         r  LED_driver/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     1.971    LED_driver/CLK
    SLICE_X42Y71         FDCE                                         r  LED_driver/current_state_reg/C
                         clock pessimism             -0.515     1.456    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.120     1.576    LED_driver/current_state_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 LED_driver/uut/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.575     1.453    LED_driver/uut/CLK
    SLICE_X43Y74         FDCE                                         r  LED_driver/uut/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  LED_driver/uut/Q_reg[15]/Q
                         net (fo=2, routed)           0.169     1.763    LED_driver/uut/Q_reg[15]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.808 r  LED_driver/uut/Q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.808    LED_driver/uut/Q[12]_i_2_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.871 r  LED_driver/uut/Q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    LED_driver/uut/Q_reg[12]_i_1_n_4
    SLICE_X43Y74         FDCE                                         r  LED_driver/uut/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.842     1.967    LED_driver/uut/CLK
    SLICE_X43Y74         FDCE                                         r  LED_driver/uut/Q_reg[15]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.105     1.558    LED_driver/uut/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 LED_driver/uut/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.575     1.453    LED_driver/uut/CLK
    SLICE_X43Y75         FDCE                                         r  LED_driver/uut/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  LED_driver/uut/Q_reg[19]/Q
                         net (fo=2, routed)           0.169     1.763    LED_driver/uut/Q_reg[19]
    SLICE_X43Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.808 r  LED_driver/uut/Q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.808    LED_driver/uut/Q[16]_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.871 r  LED_driver/uut/Q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    LED_driver/uut/Q_reg[16]_i_1_n_4
    SLICE_X43Y75         FDCE                                         r  LED_driver/uut/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.842     1.967    LED_driver/uut/CLK
    SLICE_X43Y75         FDCE                                         r  LED_driver/uut/Q_reg[19]/C
                         clock pessimism             -0.514     1.453    
    SLICE_X43Y75         FDCE (Hold_fdce_C_D)         0.105     1.558    LED_driver/uut/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 LED_driver/uut/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.576     1.454    LED_driver/uut/CLK
    SLICE_X43Y73         FDCE                                         r  LED_driver/uut/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  LED_driver/uut/Q_reg[11]/Q
                         net (fo=2, routed)           0.169     1.764    LED_driver/uut/Q_reg[11]
    SLICE_X43Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  LED_driver/uut/Q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.809    LED_driver/uut/Q[8]_i_2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.872 r  LED_driver/uut/Q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    LED_driver/uut/Q_reg[8]_i_1_n_4
    SLICE_X43Y73         FDCE                                         r  LED_driver/uut/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.843     1.968    LED_driver/uut/CLK
    SLICE_X43Y73         FDCE                                         r  LED_driver/uut/Q_reg[11]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X43Y73         FDCE (Hold_fdce_C_D)         0.105     1.559    LED_driver/uut/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 LED_driver/uut/Q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.456    LED_driver/uut/CLK
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  LED_driver/uut/Q_reg[27]/Q
                         net (fo=2, routed)           0.169     1.766    LED_driver/uut/Q_reg[27]
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  LED_driver/uut/Q[24]_i_2/O
                         net (fo=1, routed)           0.000     1.811    LED_driver/uut/Q[24]_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.874 r  LED_driver/uut/Q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    LED_driver/uut/Q_reg[24]_i_1_n_4
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.845     1.970    LED_driver/uut/CLK
    SLICE_X43Y77         FDCE                                         r  LED_driver/uut/Q_reg[27]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X43Y77         FDCE (Hold_fdce_C_D)         0.105     1.561    LED_driver/uut/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 LED_driver/uut/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_driver/uut/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.456    LED_driver/uut/CLK
    SLICE_X43Y71         FDCE                                         r  LED_driver/uut/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     1.597 r  LED_driver/uut/Q_reg[3]/Q
                         net (fo=2, routed)           0.169     1.766    LED_driver/uut/Q_reg[3]
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  LED_driver/uut/Q[0]_i_3/O
                         net (fo=1, routed)           0.000     1.811    LED_driver/uut/Q[0]_i_3_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.874 r  LED_driver/uut/Q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    LED_driver/uut/Q_reg[0]_i_1_n_4
    SLICE_X43Y71         FDCE                                         r  LED_driver/uut/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     1.971    LED_driver/uut/CLK
    SLICE_X43Y71         FDCE                                         r  LED_driver/uut/Q_reg[3]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X43Y71         FDCE (Hold_fdce_C_D)         0.105     1.561    LED_driver/uut/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y79    LED_driver/color_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y79    LED_driver/color_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y79    LED_driver/color_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y71    LED_driver/current_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y71    LED_driver/uut/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y73    LED_driver/uut/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y73    LED_driver/uut/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74    LED_driver/uut/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74    LED_driver/uut/Q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77    LED_driver/uut/Q_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77    LED_driver/uut/Q_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77    LED_driver/uut/Q_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77    LED_driver/uut/Q_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    LED_driver/uut/Q_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    LED_driver/uut/Q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    LED_driver/uut/Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y72    LED_driver/uut/Q_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y81    Q1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y71    LED_driver/current_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73    LED_driver/uut/Q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y73    LED_driver/uut/Q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74    LED_driver/uut/Q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74    LED_driver/uut/Q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74    LED_driver/uut/Q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74    LED_driver/uut/Q_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y75    LED_driver/uut/Q_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y75    LED_driver/uut/Q_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y75    LED_driver/uut/Q_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y75    LED_driver/uut/Q_reg[19]/C



