// Seed: 72083620
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : 1 'd0] id_6;
  ;
  assign id_5 = id_6;
  parameter id_7 = 1'b0;
  wire id_8;
  assign id_8 = id_7;
  logic id_9;
  parameter id_10 = id_6++ !== id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor   id_5 = -1;
  logic id_6 = id_4;
  logic id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_1,
      id_6
  );
endmodule
