(module "BU4S11G2-TR" (layer F.Cu) (tedit 620CDDCD)
  (descr "BU4S11G2-TR, 4S 1μA 3V ~ 16V 1 与Non-门 2 SSOP-5 Gates ROHS")
  (tags "4S 1μA 3V ~ 16V 1 与Non-门 2 SSOP-5 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -3.5) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value BU4S11G2-TR (at 0 3.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 1.5 1.699924) (end 1.627 1.699924) (layer F.SilkS) (width 0.254001))
  (fp_circle (center 1.7 0.999898) (end 1.827 0.999898) (layer F.Fab) (width 0.254001))
  (fp_circle (center 1.369977 1.469977) (end 1.399949 1.469977) (layer F.SilkS) (width 0.059995))
  (fp_line (start 0.8 1.5) (end 0.8 -1.5) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.800051 -1.5) (end 0.8 -1.5) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.8 1.5) (end -0.800051 1.5) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.800051 -1.5) (end -0.800051 1.5) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at 1.399924 0.94986 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 1.399924 -0.000102 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 1.399924 -0.950064 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -1.399924 -0.950064 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -1.399924 0.94986 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/BU4S11G2-TR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)