{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415945375758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415945375758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 14 01:09:35 2014 " "Processing started: Fri Nov 14 01:09:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415945375758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415945375758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415945375758 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415945376487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Project4.v(145) " "Verilog HDL warning at Project4.v(145): extended using \"x\" or \"z\"" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415945376551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project4.v(164) " "Verilog HDL Declaration information at Project4.v(164): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415945376551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR Project4.v(165) " "Verilog HDL Declaration information at Project4.v(165): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415945376551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG Project4.v(166) " "Verilog HDL Declaration information at Project4.v(166): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415945376551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4.v 4 4 " "Found 4 design units, including 4 entities, in source file project4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376553 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project4 " "Found entity 2: Project4" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376553 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376553 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project4.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(19) " "Verilog HDL warning at DataMemory.v(19): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415945376608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLineReg " "Found entity 1: PipeLineReg" {  } { { "PipeLineReg.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyDevices.v(23) " "Verilog HDL information at KeyDevices.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415945376634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(39) " "Verilog HDL warning at KeyDevices.v(39): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415945376634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevices.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevices " "Found entity 1: KeyDevices" {  } { { "KeyDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(25) " "Verilog HDL warning at LEDandHEXDevices.v(25): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415945376640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(55) " "Verilog HDL warning at LEDandHEXDevices.v(55): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415945376640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(88) " "Verilog HDL warning at LEDandHEXDevices.v(88): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415945376640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledandhexdevices.v 3 3 " "Found 3 design units, including 3 entities, in source file ledandhexdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ledr " "Found entity 1: Ledr" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376641 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ledg " "Found entity 2: Ledg" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376641 ""} { "Info" "ISGN_ENTITY_NAME" "3 Hex " "Found entity 3: Hex" {  } { { "LEDandHEXDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SwitchDevices.v(23) " "Verilog HDL information at SwitchDevices.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "SwitchDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/SwitchDevices.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415945376645 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SwitchDevices.v(45) " "Verilog HDL warning at SwitchDevices.v(45): extended using \"x\" or \"z\"" {  } { { "SwitchDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/SwitchDevices.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415945376645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdevices.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDevices " "Found entity 1: SwitchDevices" {  } { { "SwitchDevices.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/SwitchDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key MemoryBus.v(11) " "Verilog HDL Declaration information at MemoryBus.v(11): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "MemoryBus.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/MemoryBus.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415945376650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledR MemoryBus.v(12) " "Verilog HDL Declaration information at MemoryBus.v(12): object \"LEDR\" differs only in case from object \"ledR\" in the same scope" {  } { { "MemoryBus.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/MemoryBus.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415945376650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledG MemoryBus.v(13) " "Verilog HDL Declaration information at MemoryBus.v(13): object \"LEDG\" differs only in case from object \"ledG\" in the same scope" {  } { { "MemoryBus.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/MemoryBus.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415945376650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorybus.v 1 1 " "Found 1 design units, including 1 entities, in source file memorybus.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBus " "Found entity 1: MemoryBus" {  } { { "MemoryBus.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/MemoryBus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945376650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945376650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project4 " "Elaborating entity \"Project4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415945376711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project4.v" "clkdi" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project4.v" "pc" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project4.v" "pcLogic" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project4.v" "muxPcOut" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project4.v" "bac" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project4.v" "instMem" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376732 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415945376733 "|Project4|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project4.v" "cont" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project4.v" "se" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project4.v" "regFile" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxAluIn " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxAluIn\"" {  } { { "Project4.v" "muxAluIn" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project4.v" "alu1" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bubbler Bubbler:bubbler " "Elaborating entity \"Bubbler\" for hierarchy \"Bubbler:bubbler\"" {  } { { "Project4.v" "bubbler" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeLineReg PipeLineReg:pipelineregister " "Elaborating entity \"PipeLineReg\" for hierarchy \"PipeLineReg:pipelineregister\"" {  } { { "Project4.v" "pipelineregister" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negRegister negRegister:dataReg " "Elaborating entity \"negRegister\" for hierarchy \"negRegister:dataReg\"" {  } { { "Project4.v" "dataReg" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project4.v" "dataMem" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:ioCtrl " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:ioCtrl\"" {  } { { "Project4.v" "ioCtrl" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDevices IO_controller:ioCtrl\|KeyDevices:key " "Elaborating entity \"KeyDevices\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\"" {  } { { "Project4.v" "key" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IO_controller:ioCtrl\|KeyDevices:key\|Register:kdata " "Elaborating entity \"Register\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\|Register:kdata\"" {  } { { "KeyDevices.v" "kdata" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IO_controller:ioCtrl\|KeyDevices:key\|Register:kctrl " "Elaborating entity \"Register\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\|Register:kctrl\"" {  } { { "KeyDevices.v" "kctrl" { Text "X:/Repos/CS3220/Project4/Quartus/KeyDevices.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchDevices IO_controller:ioCtrl\|SwitchDevices:switches " "Elaborating entity \"SwitchDevices\" for hierarchy \"IO_controller:ioCtrl\|SwitchDevices:switches\"" {  } { { "Project4.v" "switches" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IO_controller:ioCtrl\|SwitchDevices:switches\|Register:swdata " "Elaborating entity \"Register\" for hierarchy \"IO_controller:ioCtrl\|SwitchDevices:switches\|Register:swdata\"" {  } { { "SwitchDevices.v" "swdata" { Text "X:/Repos/CS3220/Project4/Quartus/SwitchDevices.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledr IO_controller:ioCtrl\|Ledr:ledR " "Elaborating entity \"Ledr\" for hierarchy \"IO_controller:ioCtrl\|Ledr:ledR\"" {  } { { "Project4.v" "ledR" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IO_controller:ioCtrl\|Ledr:ledR\|Register:rledr " "Elaborating entity \"Register\" for hierarchy \"IO_controller:ioCtrl\|Ledr:ledR\|Register:rledr\"" {  } { { "LEDandHEXDevices.v" "rledr" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Register.v(7) " "Verilog HDL assignment warning at Register.v(7): truncated value with size 32 to match size of target (10)" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415945376791 "|Project4|IO_controller:ioCtrl|Ledr:ledR|Register:rledr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Register.v(12) " "Verilog HDL assignment warning at Register.v(12): truncated value with size 32 to match size of target (10)" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415945376791 "|Project4|IO_controller:ioCtrl|Ledr:ledR|Register:rledr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledg IO_controller:ioCtrl\|Ledg:ledG " "Elaborating entity \"Ledg\" for hierarchy \"IO_controller:ioCtrl\|Ledg:ledG\"" {  } { { "Project4.v" "ledG" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IO_controller:ioCtrl\|Ledg:ledG\|Register:rledg " "Elaborating entity \"Register\" for hierarchy \"IO_controller:ioCtrl\|Ledg:ledG\|Register:rledg\"" {  } { { "LEDandHEXDevices.v" "rledg" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register.v(7) " "Verilog HDL assignment warning at Register.v(7): truncated value with size 32 to match size of target (8)" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415945376806 "|Project4|IO_controller:ioCtrl|Ledg:ledG|Register:rledg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Register.v(12) " "Verilog HDL assignment warning at Register.v(12): truncated value with size 32 to match size of target (8)" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415945376807 "|Project4|IO_controller:ioCtrl|Ledg:ledG|Register:rledg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex IO_controller:ioCtrl\|Hex:heX " "Elaborating entity \"Hex\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\"" {  } { { "Project4.v" "heX" { Text "X:/Repos/CS3220/Project4/Quartus/Project4.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IO_controller:ioCtrl\|Hex:heX\|Register:rhex " "Elaborating entity \"Register\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\|Register:rhex\"" {  } { { "LEDandHEXDevices.v" "rhex" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Register.v(7) " "Verilog HDL assignment warning at Register.v(7): truncated value with size 32 to match size of target (16)" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415945376824 "|Project4|IO_controller:ioCtrl|Hex:heX|Register:rhex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Register.v(12) " "Verilog HDL assignment warning at Register.v(12): truncated value with size 32 to match size of target (16)" {  } { { "Register.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/Register.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415945376824 "|Project4|IO_controller:ioCtrl|Hex:heX|Register:rhex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg IO_controller:ioCtrl\|Hex:heX\|SevenSeg:hex0Converter " "Elaborating entity \"SevenSeg\" for hierarchy \"IO_controller:ioCtrl\|Hex:heX\|SevenSeg:hex0Converter\"" {  } { { "LEDandHEXDevices.v" "hex0Converter" { Text "X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945376825 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[31\]\" " "Converted tri-state node \"DBUS\[31\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[30\]\" " "Converted tri-state node \"DBUS\[30\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[29\]\" " "Converted tri-state node \"DBUS\[29\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[28\]\" " "Converted tri-state node \"DBUS\[28\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[27\]\" " "Converted tri-state node \"DBUS\[27\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[26\]\" " "Converted tri-state node \"DBUS\[26\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[25\]\" " "Converted tri-state node \"DBUS\[25\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[24\]\" " "Converted tri-state node \"DBUS\[24\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[23\]\" " "Converted tri-state node \"DBUS\[23\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[22\]\" " "Converted tri-state node \"DBUS\[22\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[21\]\" " "Converted tri-state node \"DBUS\[21\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[20\]\" " "Converted tri-state node \"DBUS\[20\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[19\]\" " "Converted tri-state node \"DBUS\[19\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[18\]\" " "Converted tri-state node \"DBUS\[18\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[17\]\" " "Converted tri-state node \"DBUS\[17\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[16\]\" " "Converted tri-state node \"DBUS\[16\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[15\]\" " "Converted tri-state node \"DBUS\[15\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[14\]\" " "Converted tri-state node \"DBUS\[14\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[13\]\" " "Converted tri-state node \"DBUS\[13\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[12\]\" " "Converted tri-state node \"DBUS\[12\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[11\]\" " "Converted tri-state node \"DBUS\[11\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[10\]\" " "Converted tri-state node \"DBUS\[10\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[9\]\" " "Converted tri-state node \"DBUS\[9\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[8\]\" " "Converted tri-state node \"DBUS\[8\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[7\]\" " "Converted tri-state node \"DBUS\[7\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[6\]\" " "Converted tri-state node \"DBUS\[6\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[5\]\" " "Converted tri-state node \"DBUS\[5\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[4\]\" " "Converted tri-state node \"DBUS\[4\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[3\]\" " "Converted tri-state node \"DBUS\[3\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[2\]\" " "Converted tri-state node \"DBUS\[2\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[1\]\" " "Converted tri-state node \"DBUS\[1\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DBUS\[0\]\" " "Converted tri-state node \"DBUS\[0\]\" into a selector" {  } { { "DataMemory.v" "" { Text "X:/Repos/CS3220/Project4/Quartus/DataMemory.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1415945377096 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1415945377096 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMemory:dataMem\|data_rtl_0 " "Inferred dual-clock RAM node \"DataMemory:dataMem\|data_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1415945377249 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstMemory:instMem\|data " "RAM logic \"InstMemory:instMem\|data\" is uninferred due to asynchronous read logic" {  } { { "InstMemory.v" "data" { Text "X:/Repos/CS3220/Project4/Quartus/InstMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1415945377250 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:regFile\|data " "RAM logic \"RegisterFile:regFile\|data\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "data" { Text "X:/Repos/CS3220/Project4/Quartus/RegisterFile.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1415945377250 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1415945377250 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415945379878 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415945379878 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1415945379878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:dataMem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415945379951 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415945379951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e4d1 " "Found entity 1: altsyncram_e4d1" {  } { { "db/altsyncram_e4d1.tdf" "" { Text "X:/Repos/CS3220/Project4/Quartus/db/altsyncram_e4d1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945380024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945380024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hng1 " "Found entity 1: altsyncram_hng1" {  } { { "db/altsyncram_hng1.tdf" "" { Text "X:/Repos/CS3220/Project4/Quartus/db/altsyncram_hng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415945380107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415945380107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1415945390214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Repos/CS3220/Project4/Quartus/Debug.map.smsg " "Generated suppressed messages file X:/Repos/CS3220/Project4/Quartus/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415945390343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415945390641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415945390641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2741 " "Implemented 2741 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415945390928 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415945390928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2648 " "Implemented 2648 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415945390928 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415945390928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415945390928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415945390967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 14 01:09:50 2014 " "Processing ended: Fri Nov 14 01:09:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415945390967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415945390967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415945390967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415945390967 ""}
