
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem shl_add_and_lshr_thm.extracted_1._1 : ∀ (x x_1 : BitVec 32), ¬(4#32 ≥ ↑32 ∨ 4#32 ≥ ↑32) → 4#32 ≥ ↑32 → False :=
sorry