================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun May 05 22:28:57 CEST 2024
    * Version:         2023.1 (Build 3854077 on May  4 2023)
    * Project:         hls_component
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  versalaicore
    * Target device:   xcvc1902-vsva2197-2MP-e-S


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              32
FF:               0
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was not available
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | NA          |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst | 32  |    |     |      |      |     |        |      |         |          |        |
+------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.00%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| LOOKAHEAD8                                                | 25%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB                                                      | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16872     | 0      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was not available
+-------+-------+----------------+---------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN | ENDPOINT PIN  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                |               |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------+---------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 9.362 | b[0]           | ap_return[31] |            7 |          3 |          0.638 |          0.566 |        0.072 |
| Path2 | 9.365 | b[0]           | ap_return[27] |            7 |          3 |          0.635 |          0.565 |        0.070 |
| Path3 | 9.366 | b[0]           | ap_return[29] |            7 |          3 |          0.634 |          0.556 |        0.078 |
| Path4 | 9.371 | b[0]           | ap_return[25] |            6 |          3 |          0.629 |          0.516 |        0.113 |
| Path5 | 9.404 | b[0]           | ap_return[23] |            6 |          3 |          0.596 |          0.526 |        0.070 |
+-------+-------+----------------+---------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------+----------------------+
    | Path1 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | ap_return[0]_INST_0/LUTCY2_INST  | CLB.LUT.LUT6CY       |
    | ap_return[8]_INST_0_i_1          | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[16]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[24]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[30]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[30]_INST_0/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | ap_return[31]_INST_0/LUTCY1_INST | CLB.LUT.LUT6CY       |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path2 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | ap_return[0]_INST_0/LUTCY2_INST  | CLB.LUT.LUT6CY       |
    | ap_return[8]_INST_0_i_1          | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[16]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[24]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[30]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[26]_INST_0/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | ap_return[27]_INST_0/LUTCY1_INST | CLB.LUT.LUT6CY       |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path3 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | ap_return[0]_INST_0/LUTCY2_INST  | CLB.LUT.LUT6CY       |
    | ap_return[8]_INST_0_i_1          | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[16]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[24]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[30]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[28]_INST_0/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | ap_return[29]_INST_0/LUTCY1_INST | CLB.LUT.LUT6CY       |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path4 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | ap_return[0]_INST_0/LUTCY2_INST  | CLB.LUT.LUT6CY       |
    | ap_return[8]_INST_0_i_1          | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[16]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[24]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[24]_INST_0/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | ap_return[25]_INST_0/LUTCY1_INST | CLB.LUT.LUT6CY       |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path5 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | ap_return[0]_INST_0/LUTCY2_INST  | CLB.LUT.LUT6CY       |
    | ap_return[8]_INST_0_i_1          | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[16]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[24]_INST_0_i_1         | CLB.CARRY.LOOKAHEAD8 |
    | ap_return[22]_INST_0/LUTCY2_INST | CLB.LUT.LUT6CY       |
    | ap_return[23]_INST_0/LUTCY1_INST | CLB.LUT.LUT6CY       |
    +----------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/add_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/add_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/add_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/add_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/add_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/add_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


