// Seed: 2654130491
`timescale 1ps / 1ps
module module_0 (
    output reg id_0
);
  type_4(
      id_0, 1'h0
  );
  assign id_0 = 1;
  logic id_2;
  assign id_2 = 1;
  always @(posedge 1 or posedge 1'b0) begin
    id_0 <= 1;
  end
  assign id_0 = 1;
endmodule
