// Seed: 2143108527
module module_0;
  logic id_1;
  ;
  assign module_2.id_5 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_3 = 32'd35
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  supply1 _id_3 = -1;
  wand [1  ==  id_3 : id_1] id_4 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_15 = 32'd49
) (
    input uwire id_0,
    input wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    output supply0 id_7
    , id_20,
    output wand id_8,
    input tri0 id_9,
    output wor id_10,
    output wire id_11,
    output supply0 id_12,
    input tri1 id_13,
    input wire id_14,
    input uwire _id_15,
    input tri1 id_16,
    output tri id_17,
    output tri id_18
);
  assign id_2 = -1 == 1'h0;
  logic [-1  ==  -1 'b0 : id_15] id_21;
  module_0 modCall_1 ();
endmodule
