==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_00' into 'type' (type.c:67:23)
INFO: [HLS 214-131] Inlining function 'type_11' into 'type' (type.c:70:23)
INFO: [HLS 214-131] Inlining function 'type_10' into 'type' (type.c:69:23)
INFO: [HLS 214-131] Inlining function 'type_01' into 'type' (type.c:68:23)
INFO: [HLS 214-131] Inlining function 'type' into 'decode' (decode.c:26:15)
INFO: [HLS 214-131] Inlining function 'j_immediate' into 'decode' (decode.c:34:24)
INFO: [HLS 214-131] Inlining function 'u_immediate' into 'decode' (decode.c:33:24)
INFO: [HLS 214-131] Inlining function 'b_immediate' into 'decode' (decode.c:32:24)
INFO: [HLS 214-131] Inlining function 's_immediate' into 'decode' (decode.c:31:24)
INFO: [HLS 214-131] Inlining function 'i_immediate' into 'decode' (decode.c:30:24)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:97:16)
INFO: [HLS 214-131] Inlining function 'compute_branch_result' into 'compute_result' (execute.c:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:105:18)
INFO: [HLS 214-131] Inlining function 'byte_to_memory' into 'mem_store' (execute.c:269:7)
INFO: [HLS 214-131] Inlining function 'word_to_memory' into 'mem_store' (execute.c:275:7)
INFO: [HLS 214-131] Inlining function 'half_to_memory' into 'mem_store' (execute.c:272:7)
INFO: [HLS 214-131] Inlining function 'memory_to_word' into 'mem_load' (execute.c:191:3)
INFO: [HLS 214-131] Inlining function 'read_reg' into 'execute' (execute.c:291:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc' into 'execute' (execute.c:303:14)
INFO: [HLS 214-131] Inlining function 'write_reg' into 'execute' (execute.c:302:3)
INFO: [HLS 214-131] Inlining function 'mem_load' into 'execute' (execute.c:299:14)
INFO: [HLS 214-131] Inlining function 'mem_store' into 'execute' (execute.c:294:5)
INFO: [HLS 214-131] Inlining function 'compute_result' into 'execute' (execute.c:292:12)
INFO: [HLS 214-131] Inlining function 'word_to_code_ram' into 'dump_reg' (rv32i_npp_ip.c:32:5)
INFO: [HLS 214-131] Inlining function 'dump_reg' into 'rv32i_npp_ip' (rv32i_npp_ip.c:73:3)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20325 ; free virtual = 24819
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20325 ; free virtual = 24819
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20316 ; free virtual = 24817
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20315 ; free virtual = 24816
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.c:37) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_1' (rv32i_npp_ip.c:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.c:48) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.c:293:7) in function 'execute.1'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:300:22) to (execute.c:217:3) in function 'execute.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.c:6:17) to (decode.c:27:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.c:5:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20293 ; free virtual = 24796
INFO: [HLS 200-472] Inferring partial write operation for 'code_ram' (rv32i_npp_ip.c:21:20)
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.c:255:20)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20268 ; free virtual = 24772
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'execute.1' to 'execute_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.35 seconds; current allocated memory: 185.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 185.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 185.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 186.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 187.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 192.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_00' into 'type' (type.c:67:23)
INFO: [HLS 214-131] Inlining function 'type_11' into 'type' (type.c:70:23)
INFO: [HLS 214-131] Inlining function 'type_10' into 'type' (type.c:69:23)
INFO: [HLS 214-131] Inlining function 'type_01' into 'type' (type.c:68:23)
INFO: [HLS 214-131] Inlining function 'type' into 'decode' (decode.c:26:15)
INFO: [HLS 214-131] Inlining function 'j_immediate' into 'decode' (decode.c:34:24)
INFO: [HLS 214-131] Inlining function 'u_immediate' into 'decode' (decode.c:33:24)
INFO: [HLS 214-131] Inlining function 'b_immediate' into 'decode' (decode.c:32:24)
INFO: [HLS 214-131] Inlining function 's_immediate' into 'decode' (decode.c:31:24)
INFO: [HLS 214-131] Inlining function 'i_immediate' into 'decode' (decode.c:30:24)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:97:16)
INFO: [HLS 214-131] Inlining function 'compute_branch_result' into 'compute_result' (execute.c:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:105:18)
INFO: [HLS 214-131] Inlining function 'read_reg' into 'execute' (execute.c:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc' into 'execute' (execute.c:307:14)
INFO: [HLS 214-131] Inlining function 'write_reg' into 'execute' (execute.c:306:3)
INFO: [HLS 214-131] Inlining function 'mem_load' into 'execute' (execute.c:303:14)
INFO: [HLS 214-131] Inlining function 'mem_store' into 'execute' (execute.c:298:5)
INFO: [HLS 214-131] Inlining function 'compute_result' into 'execute' (execute.c:296:12)
INFO: [HLS 214-178] Inlining function 'init_reg' into 'rv32i_npp_ip' (rv32i_npp_ip.c:44:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20014 ; free virtual = 24533
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20014 ; free virtual = 24533
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20012 ; free virtual = 24531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 20011 ; free virtual = 24530
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.c:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (rv32i_npp_ip.c:25) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.c:53) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.c:297:7) in function 'execute.1'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:304:22) to (execute.c:218:3) in function 'execute.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.c:6:17) to (decode.c:27:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.c:5:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19989 ; free virtual = 24509
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.c:279:46)
INFO: [HLS 200-472] Inferring partial write operation for 'code_ram' (rv32i_npp_ip.c:37:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19958 ; free virtual = 24478
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'execute.1' to 'execute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dump_reg.1' to 'dump_reg_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.93 seconds; current allocated memory: 194.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 195.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 195.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 195.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 196.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 202.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_00' into 'type' (type.c:67:23)
INFO: [HLS 214-131] Inlining function 'type_11' into 'type' (type.c:70:23)
INFO: [HLS 214-131] Inlining function 'type_10' into 'type' (type.c:69:23)
INFO: [HLS 214-131] Inlining function 'type_01' into 'type' (type.c:68:23)
INFO: [HLS 214-131] Inlining function 'type' into 'decode' (decode.c:26:15)
INFO: [HLS 214-131] Inlining function 'j_immediate' into 'decode' (decode.c:34:24)
INFO: [HLS 214-131] Inlining function 'u_immediate' into 'decode' (decode.c:33:24)
INFO: [HLS 214-131] Inlining function 'b_immediate' into 'decode' (decode.c:32:24)
INFO: [HLS 214-131] Inlining function 's_immediate' into 'decode' (decode.c:31:24)
INFO: [HLS 214-131] Inlining function 'i_immediate' into 'decode' (decode.c:30:24)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:95:16)
INFO: [HLS 214-131] Inlining function 'compute_branch_result' into 'compute_result' (execute.c:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:103:18)
INFO: [HLS 214-131] Inlining function 'read_reg' into 'execute' (execute.c:261:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc' into 'execute' (execute.c:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg' into 'execute' (execute.c:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load' into 'execute' (execute.c:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store' into 'execute' (execute.c:264:5)
INFO: [HLS 214-131] Inlining function 'compute_result' into 'execute' (execute.c:262:12)
INFO: [HLS 214-178] Inlining function 'init_reg' into 'rv32i_npp_ip' (rv32i_npp_ip.c:36:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19933 ; free virtual = 24488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19933 ; free virtual = 24488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19931 ; free virtual = 24486
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19930 ; free virtual = 24486
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.c:34) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (rv32i_npp_ip.c:18) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.c:45) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.c:263:7) in function 'execute.1'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:270:22) to (execute.c:208:3) in function 'execute.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.c:6:17) to (decode.c:27:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.c:5:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19917 ; free virtual = 24465
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.c:245:46)
INFO: [HLS 200-472] Inferring partial write operation for 'code_ram' (rv32i_npp_ip.c:29:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19878 ; free virtual = 24431
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'execute.1' to 'execute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dump_reg.1' to 'dump_reg_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.12 seconds; current allocated memory: 194.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 195.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 195.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 195.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 196.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 202.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_00' into 'type' (type.c:67:23)
INFO: [HLS 214-131] Inlining function 'type_11' into 'type' (type.c:70:23)
INFO: [HLS 214-131] Inlining function 'type_10' into 'type' (type.c:69:23)
INFO: [HLS 214-131] Inlining function 'type_01' into 'type' (type.c:68:23)
INFO: [HLS 214-131] Inlining function 'type' into 'decode' (decode.c:26:15)
INFO: [HLS 214-131] Inlining function 'j_immediate' into 'decode' (decode.c:34:24)
INFO: [HLS 214-131] Inlining function 'u_immediate' into 'decode' (decode.c:33:24)
INFO: [HLS 214-131] Inlining function 'b_immediate' into 'decode' (decode.c:32:24)
INFO: [HLS 214-131] Inlining function 's_immediate' into 'decode' (decode.c:31:24)
INFO: [HLS 214-131] Inlining function 'i_immediate' into 'decode' (decode.c:30:24)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:95:16)
INFO: [HLS 214-131] Inlining function 'compute_branch_result' into 'compute_result' (execute.c:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:103:18)
INFO: [HLS 214-131] Inlining function 'read_reg' into 'execute' (execute.c:261:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc' into 'execute' (execute.c:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg' into 'execute' (execute.c:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load' into 'execute' (execute.c:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store' into 'execute' (execute.c:264:5)
INFO: [HLS 214-131] Inlining function 'compute_result' into 'execute' (execute.c:262:12)
INFO: [HLS 214-178] Inlining function 'init_reg' into 'rv32i_npp_ip' (rv32i_npp_ip.c:36:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19544 ; free virtual = 24166
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19544 ; free virtual = 24166
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19542 ; free virtual = 24163
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19541 ; free virtual = 24163
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.c:34) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (rv32i_npp_ip.c:18) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.c:45) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.c:263:7) in function 'execute.1'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:270:22) to (execute.c:208:3) in function 'execute.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.c:6:17) to (decode.c:27:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.c:5:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19519 ; free virtual = 24141
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.c:245:46)
INFO: [HLS 200-472] Inferring partial write operation for 'code_ram' (rv32i_npp_ip.c:29:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19487 ; free virtual = 24109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'execute.1' to 'execute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dump_reg.1' to 'dump_reg_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.84 seconds; current allocated memory: 195.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 195.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 195.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 196.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 197.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 202.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_00' into 'type' (type.c:67:23)
INFO: [HLS 214-131] Inlining function 'type_11' into 'type' (type.c:70:23)
INFO: [HLS 214-131] Inlining function 'type_10' into 'type' (type.c:69:23)
INFO: [HLS 214-131] Inlining function 'type_01' into 'type' (type.c:68:23)
INFO: [HLS 214-131] Inlining function 'type' into 'decode' (decode.c:26:15)
INFO: [HLS 214-131] Inlining function 'j_immediate' into 'decode' (decode.c:34:24)
INFO: [HLS 214-131] Inlining function 'u_immediate' into 'decode' (decode.c:33:24)
INFO: [HLS 214-131] Inlining function 'b_immediate' into 'decode' (decode.c:32:24)
INFO: [HLS 214-131] Inlining function 's_immediate' into 'decode' (decode.c:31:24)
INFO: [HLS 214-131] Inlining function 'i_immediate' into 'decode' (decode.c:30:24)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:95:16)
INFO: [HLS 214-131] Inlining function 'compute_branch_result' into 'compute_result' (execute.c:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:103:18)
INFO: [HLS 214-131] Inlining function 'read_reg' into 'execute' (execute.c:261:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc' into 'execute' (execute.c:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg' into 'execute' (execute.c:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load' into 'execute' (execute.c:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store' into 'execute' (execute.c:264:5)
INFO: [HLS 214-131] Inlining function 'compute_result' into 'execute' (execute.c:262:12)
INFO: [HLS 214-178] Inlining function 'init_reg' into 'rv32i_npp_ip' (rv32i_npp_ip.c:36:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 21921 ; free virtual = 58389
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 21921 ; free virtual = 58389
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 21919 ; free virtual = 58387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 21918 ; free virtual = 58386
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.c:34) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (rv32i_npp_ip.c:18) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.c:45) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.c:263:7) in function 'execute.1'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:270:22) to (execute.c:208:3) in function 'execute.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.c:6:17) to (decode.c:27:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.c:5:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 21897 ; free virtual = 58366
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.c:245:46)
INFO: [HLS 200-472] Inferring partial write operation for 'code_ram' (rv32i_npp_ip.c:29:38)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 21863 ; free virtual = 58332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'execute.1' to 'execute_1'.
WARNING: [SYN 201-103] Legalizing function name 'dump_reg.1' to 'dump_reg_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.26 seconds; current allocated memory: 195.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 195.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 195.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 195.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 197.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 202.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dump_reg_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:257:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:268:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:265:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:258:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:65:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:64:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4379 ; free virtual = 46428
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4379 ; free virtual = 46428
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4363 ; free virtual = 46415
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4342 ; free virtual = 46398
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:38) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:39) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (rv32i_npp_ip.cpp:57) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:206:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:83:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4301 ; free virtual = 46360
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:243:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4285 ; free virtual = 46344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.42 seconds; current allocated memory: 227.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 228.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (21.5607ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [303]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:66) to 'decode' [304]  (3.93 ns)
	'mux' operation ('rv10', execute.cpp:18) [346]  (3.21 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [348]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [362]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [365]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [367]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [486]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [486]  (0 ns)
	'getelementptr' operation ('data_ram_addr_3', execute.cpp:180) [497]  (0 ns)
	'load' operation ('w', execute.cpp:180) on array 'data_ram' [498]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:257:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:268:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:265:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:258:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:64:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4466 ; free virtual = 46395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4466 ; free virtual = 46395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4450 ; free virtual = 46382
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4431 ; free virtual = 46365
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:38) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:39) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (rv32i_npp_ip.cpp:57) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:259:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:206:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:278:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4392 ; free virtual = 46329
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:243:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4359 ; free virtual = 46296
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.35 seconds; current allocated memory: 240.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 240.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 240.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 241.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (7.55225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [285]  (0 ns)
	'shl' operation ('shl_ln240_2', execute.cpp:240) [347]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln240', execute.cpp:240) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [351]  (3.25 ns)
	blocking operation 0.31 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 242.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 245.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb2250' (rv32i_npp_ip.cpp:83). Please consider relaxing the latency upper bound of 3.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 5 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 6 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:65) to 'fetch' [138]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:66) to 'decode' [139]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:72) to 'execute' [151]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 246.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 248.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'fetch/code_ram_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fetch/code_ram_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 248.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 249.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 257.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'rv32i_npp_ip/code_ram_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rv32i_npp_ip/code_ram_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 272.109 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4303 ; free virtual = 46252
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:257:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:268:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:265:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:258:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:65:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:64:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4209 ; free virtual = 46138
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4209 ; free virtual = 46138
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4193 ; free virtual = 46124
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4172 ; free virtual = 46108
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:38) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:39) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (rv32i_npp_ip.cpp:57) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:206:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:83:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:38)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4129 ; free virtual = 46068
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:243:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4121 ; free virtual = 46061
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (28.2075ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [269]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [556]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [583]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [583]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [591]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [603]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [606]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [608]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [716]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [716]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [721]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [721]  (0 ns)
	'getelementptr' operation ('data_ram_addr_3', execute.cpp:180) [731]  (0 ns)
	'load' operation ('w', execute.cpp:180) on array 'data_ram' [732]  (3.25 ns)
	blocking operation 7.02 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:257:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:268:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:265:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:258:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:65:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:64:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5174 ; free virtual = 47217
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5174 ; free virtual = 47217
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5159 ; free virtual = 47203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5140 ; free virtual = 47187
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:38) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:39) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (rv32i_npp_ip.cpp:57) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:206:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:83:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:38)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5100 ; free virtual = 47151
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:243:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5086 ; free virtual = 47139
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (26.2308ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [269]  (3.25 ns)
	'mux' operation ('rv2', execute.cpp:18) [558]  (3.21 ns)
	multiplexor before 'phi' operation ('rv2') with incoming values : ('tmp_11', execute.cpp:18) ('rv2', execute.cpp:18) [582]  (2.12 ns)
	'phi' operation ('rv2') with incoming values : ('tmp_11', execute.cpp:18) ('rv2', execute.cpp:18) [582]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [591]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [603]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [606]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [608]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [716]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [716]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [721]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [721]  (0 ns)
	'getelementptr' operation ('data_ram_addr_3', execute.cpp:180) [731]  (0 ns)
	'load' operation ('w', execute.cpp:180) on array 'data_ram' [732]  (3.25 ns)
	blocking operation 5.05 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:257:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:268:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:265:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:258:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, int*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:65:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, int*, int*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:64:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4684 ; free virtual = 46758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4684 ; free virtual = 46758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4669 ; free virtual = 46745
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4651 ; free virtual = 46729
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:38) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:39) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (rv32i_npp_ip.cpp:57) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:206:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:83:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:38)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4612 ; free virtual = 46692
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:243:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4603 ; free virtual = 46685
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (26.2308ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [269]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [556]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [583]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [583]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [591]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [603]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [606]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [608]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [716]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [716]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [721]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [721]  (0 ns)
	'getelementptr' operation ('data_ram_addr_3', execute.cpp:180) [731]  (0 ns)
	'load' operation ('w', execute.cpp:180) on array 'data_ram' [732]  (3.25 ns)
	blocking operation 5.05 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:260:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:55:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4149 ; free virtual = 51603
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4149 ; free virtual = 51603
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4134 ; free virtual = 51590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4113 ; free virtual = 51574
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:33) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (rv32i_npp_ip.cpp:47) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:73:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4073 ; free virtual = 51537
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:246:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4065 ; free virtual = 51530
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:260:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:55:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4136 ; free virtual = 51566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4136 ; free virtual = 51566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4121 ; free virtual = 51553
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4097 ; free virtual = 51537
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:33) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (rv32i_npp_ip.cpp:47) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:73:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4057 ; free virtual = 51499
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:246:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4050 ; free virtual = 51493
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:260:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:55:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8835 ; free virtual = 51487
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8835 ; free virtual = 51487
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8816 ; free virtual = 51474
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8798 ; free virtual = 51457
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:33) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (rv32i_npp_ip.cpp:47) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:73:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8754 ; free virtual = 51415
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:246:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8745 ; free virtual = 51408
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (40.6773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [268]  (3.25 ns)
	'mux' operation ('rv2', execute.cpp:18) [561]  (3.21 ns)
	multiplexor before 'phi' operation ('rv2') with incoming values : ('tmp_12', execute.cpp:18) ('rv2', execute.cpp:18) [586]  (2.12 ns)
	'phi' operation ('rv2') with incoming values : ('tmp_12', execute.cpp:18) ('rv2', execute.cpp:18) [586]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [595]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [607]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [610]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [612]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61', execute.cpp:61) [732]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61', execute.cpp:61) [732]  (0 ns)
	'shl' operation ('shl_ln243_2', execute.cpp:243) [754]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln243', execute.cpp:243) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [758]  (3.25 ns)
	blocking operation 17.3 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:260:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:55:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8576 ; free virtual = 51213
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8576 ; free virtual = 51213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8556 ; free virtual = 51199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8536 ; free virtual = 51183
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:33) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (rv32i_npp_ip.cpp:47) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:73:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8497 ; free virtual = 51147
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:246:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8489 ; free virtual = 51139
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb37430' (rv32i_npp_ip.cpp:73). Please consider relaxing the latency upper bound of 3.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln21', rv32i_npp_ip.cpp:21)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln21', rv32i_npp_ip.cpp:21)) in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (40.6773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [268]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [559]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_11', execute.cpp:17) ('rv1', execute.cpp:17) [587]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_11', execute.cpp:17) ('rv1', execute.cpp:17) [587]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [595]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [607]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [610]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [612]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61', execute.cpp:61) [732]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61', execute.cpp:61) [732]  (0 ns)
	'shl' operation ('shl_ln243_2', execute.cpp:243) [754]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln243', execute.cpp:243) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [758]  (3.25 ns)
	blocking operation 17.3 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:260:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, int*, int*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:55:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8578 ; free virtual = 51222
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8578 ; free virtual = 51222
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8558 ; free virtual = 51207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8541 ; free virtual = 51191
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:33) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_1' (rv32i_npp_ip.cpp:47) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:73:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:32)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8501 ; free virtual = 51154
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:246:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8491 ; free virtual = 51147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (42.654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [268]  (3.25 ns)
	'mux' operation ('rv2', execute.cpp:18) [561]  (3.21 ns)
	multiplexor before 'phi' operation ('rv2') with incoming values : ('tmp_12', execute.cpp:18) ('rv2', execute.cpp:18) [586]  (2.12 ns)
	'phi' operation ('rv2') with incoming values : ('tmp_12', execute.cpp:18) ('rv2', execute.cpp:18) [586]  (0 ns)
	'icmp' operation ('icmp_ln42', execute.cpp:42) [596]  (2.47 ns)
	'xor' operation ('xor_ln42', execute.cpp:42) [597]  (0 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [607]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [610]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [612]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61', execute.cpp:61) [732]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61', execute.cpp:61) [732]  (0 ns)
	'shl' operation ('shl_ln243_2', execute.cpp:243) [754]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln243', execute.cpp:243) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [758]  (3.25 ns)
	blocking operation 19.3 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:260:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3207 ; free virtual = 48634
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3207 ; free virtual = 48634
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3192 ; free virtual = 48621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3171 ; free virtual = 48604
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:32) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:71:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3130 ; free virtual = 48568
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:246:46)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3127 ; free virtual = 48560
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (40.6773ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [265]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [556]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_11', execute.cpp:17) ('rv1', execute.cpp:17) [584]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_11', execute.cpp:17) ('rv1', execute.cpp:17) [584]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [592]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [604]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [607]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [609]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61', execute.cpp:61) [729]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61', execute.cpp:61) [729]  (0 ns)
	'shl' operation ('shl_ln243_2', execute.cpp:243) [751]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln243', execute.cpp:243) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [755]  (3.25 ns)
	blocking operation 17.3 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.02 seconds. CPU system time: 1.87 seconds. Elapsed time: 19.46 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:275:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:274:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.67 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.898 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:270:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 360.746 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:249:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 381.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 383.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5, loop 'VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (22.7477ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [150]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [233]  (3.21 ns)
	'icmp' operation ('icmp_ln43', execute.cpp:43) [247]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [253]  (0.993 ns)
	'select' operation ('select_ln36_2', execute.cpp:36) [254]  (0.993 ns)
	'and' operation ('and_ln36_1', execute.cpp:36) [258]  (0 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [260]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [262]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('sext_ln92', execute.cpp:92) ('zext_ln92', execute.cpp:92) ('result', execute.cpp:79) ('result', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:61) ('result', execute.cpp:81) [397]  (2.6 ns)
	'phi' operation ('result') with incoming values : ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('sext_ln92', execute.cpp:92) ('zext_ln92', execute.cpp:92) ('result', execute.cpp:79) ('result', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:61) ('result', execute.cpp:81) [397]  (0 ns)
	'shl' operation ('shl_ln246_2', execute.cpp:246) [419]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln246', execute.cpp:246) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [422]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.42 seconds. CPU system time: 1.85 seconds. Elapsed time: 18.89 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:275:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:274:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.45 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.496 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:270:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 360.883 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:249:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 382.309 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 384.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 6, loop 'VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (14.865ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' consists of the following:	'select' operation ('result', execute.cpp:74) [232]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('result', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:61) ('result', execute.cpp:81) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln92', execute.cpp:92) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) [329]  (3.2 ns)
	'phi' operation ('result') with incoming values : ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('result', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:61) ('result', execute.cpp:81) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln92', execute.cpp:92) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) [329]  (0 ns)
	'shl' operation ('shl_ln246_2', execute.cpp:246) [350]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln246', execute.cpp:246) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [353]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.84 seconds. CPU system time: 1.75 seconds. Elapsed time: 18.18 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:275:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:274:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.39 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.500 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:270:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 360.875 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:249:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 382.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (14.701ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' consists of the following:	'load' operation ('w', execute.cpp:184) on array 'data_ram' [375]  (3.25 ns)
	'select' operation ('b', execute.cpp:197) [385]  (1.25 ns)
	'select' operation ('b', execute.cpp:197) [387]  (1.25 ns)
	'select' operation ('select_ln210_1', execute.cpp:210) [397]  (0.978 ns)
	'select' operation ('select_ln210_2', execute.cpp:210) [400]  (0 ns)
	'select' operation ('select_ln210_3', execute.cpp:210) [404]  (0.978 ns)
	'select' operation ('select_ln210_4', execute.cpp:210) [407]  (0 ns)
	'select' operation ('select_ln1064') [408]  (0.978 ns)
	'select' operation ('result', execute.cpp:210) [411]  (0.978 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('p_reload67_read') ('result', execute.cpp:210) [512]  (1.59 ns)
	'phi' operation ('result') with incoming values : ('p_reload67_read') ('result', execute.cpp:210) [512]  (0 ns)
	'icmp' operation ('icmp_ln21_1', rv32i_npp_ip.cpp:21) [552]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:21) [553]  (0.978 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.04 seconds. CPU system time: 1.74 seconds. Elapsed time: 18.33 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:275:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:274:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.36 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.496 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:270:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 361.375 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:249:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 382.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.66 seconds. CPU system time: 1.86 seconds. Elapsed time: 18.99 seconds; current allocated memory: 286.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:265:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.5 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.457 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:269:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:156:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:33:11) to (execute.cpp:115:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 360.875 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:250:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.54 seconds. CPU system time: 1.91 seconds. Elapsed time: 18.98 seconds; current allocated memory: 286.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:114:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:97:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.47 seconds; current allocated memory: 287.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.793 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 301.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.344 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:269:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:152:17) to (execute.cpp:156:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:33:11) to (execute.cpp:115:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 358.598 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:250:20)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_bram_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.26 seconds. CPU system time: 1.77 seconds. Elapsed time: 19.03 seconds; current allocated memory: 138.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:36:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.9 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.21 seconds; current allocated memory: 140.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:20).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:49).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 171.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (rv32i_npp_ip.cpp:42) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:204:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:31:11) to (execute.cpp:110:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:25)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 212.930 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:242:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 232.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 234.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 234.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_45_2'
WARNING: [HLS 200-871] Estimated clock period (9.5225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:	'load' operation ('w', execute.cpp:178) on array 'data_ram' [437]  (3.25 ns)
	'select' operation ('b', execute.cpp:191) [447]  (1.25 ns)
	'select' operation ('b', execute.cpp:191) [449]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln118', execute.cpp:118->execute.cpp:256->rv32i_npp_ip.cpp:55) ('select_ln112', execute.cpp:112->execute.cpp:256->rv32i_npp_ip.cpp:55) ('zext_ln109', execute.cpp:109->execute.cpp:256->rv32i_npp_ip.cpp:55) ('result', execute.cpp:105->execute.cpp:256->rv32i_npp_ip.cpp:55) ('result', execute.cpp:74) ('result', execute.cpp:69) ('result', execute.cpp:67) ('zext_ln65_1', execute.cpp:65) ('zext_ln63_1', execute.cpp:63) ('result', execute.cpp:61) ('result', execute.cpp:56) ('result', execute.cpp:76) ('result', execute.cpp:98->execute.cpp:256->rv32i_npp_ip.cpp:55) ('zext_ln96', execute.cpp:96->execute.cpp:256->rv32i_npp_ip.cpp:55) ('zext_ln65', execute.cpp:65) ('zext_ln63', execute.cpp:63) ('w', execute.cpp:178) ('sext_ln198', execute.cpp:198) ('zext_ln199', execute.cpp:199) ('sext_ln202', execute.cpp:202) ('zext_ln203', execute.cpp:203) [469]  (2.18 ns)
	'phi' operation ('result') with incoming values : ('zext_ln118', execute.cpp:118->execute.cpp:256->rv32i_npp_ip.cpp:55) ('select_ln112', execute.cpp:112->execute.cpp:256->rv32i_npp_ip.cpp:55) ('zext_ln109', execute.cpp:109->execute.cpp:256->rv32i_npp_ip.cpp:55) ('result', execute.cpp:105->execute.cpp:256->rv32i_npp_ip.cpp:55) ('result', execute.cpp:74) ('result', execute.cpp:69) ('result', execute.cpp:67) ('zext_ln65_1', execute.cpp:65) ('zext_ln63_1', execute.cpp:63) ('result', execute.cpp:61) ('result', execute.cpp:56) ('result', execute.cpp:76) ('result', execute.cpp:98->execute.cpp:256->rv32i_npp_ip.cpp:55) ('zext_ln96', execute.cpp:96->execute.cpp:256->rv32i_npp_ip.cpp:55) ('zext_ln65', execute.cpp:65) ('zext_ln63', execute.cpp:63) ('w', execute.cpp:178) ('sext_ln198', execute.cpp:198) ('zext_ln199', execute.cpp:199) ('sext_ln202', execute.cpp:202) ('zext_ln203', execute.cpp:203) [469]  (0 ns)
	'store' operation ('reg_file_28_write_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [567]  (1.59 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_bram_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.18 seconds. CPU system time: 1.94 seconds. Elapsed time: 20.27 seconds; current allocated memory: 138.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:253:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(unsigned int, ap_uint<16>, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:36:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.72 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.28 seconds; current allocated memory: 140.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:20).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:49).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 154.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 171.828 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (rv32i_npp_ip.cpp:42) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:166:20) to (execute.cpp:204:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:31:11) to (execute.cpp:110:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:25)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 212.949 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:242:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 232.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 234.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 234.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_45_2'
WARNING: [HLS 200-871] Estimated clock period (10.3576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:	'load' operation ('w', execute.cpp:178) on array 'data_ram' [438]  (3.25 ns)
	'select' operation ('b', execute.cpp:191) [448]  (1.25 ns)
	'select' operation ('b', execute.cpp:191) [450]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln118', execute.cpp:118->execute.cpp:257->rv32i_npp_ip.cpp:55) ('select_ln112', execute.cpp:112->execute.cpp:257->rv32i_npp_ip.cpp:55) ('zext_ln109', execute.cpp:109->execute.cpp:257->rv32i_npp_ip.cpp:55) ('result', execute.cpp:105->execute.cpp:257->rv32i_npp_ip.cpp:55) ('result', execute.cpp:74) ('result', execute.cpp:69) ('result', execute.cpp:67) ('zext_ln65_1', execute.cpp:65) ('zext_ln63_1', execute.cpp:63) ('result', execute.cpp:61) ('result', execute.cpp:56) ('result', execute.cpp:76) ('result', execute.cpp:98->execute.cpp:257->rv32i_npp_ip.cpp:55) ('zext_ln96', execute.cpp:96->execute.cpp:257->rv32i_npp_ip.cpp:55) ('zext_ln65', execute.cpp:65) ('zext_ln63', execute.cpp:63) ('w', execute.cpp:178) ('sext_ln198', execute.cpp:198) ('zext_ln199', execute.cpp:199) ('sext_ln202', execute.cpp:202) ('zext_ln203', execute.cpp:203) [470]  (2.18 ns)
	'phi' operation ('result') with incoming values : ('zext_ln118', execute.cpp:118->execute.cpp:257->rv32i_npp_ip.cpp:55) ('select_ln112', execute.cpp:112->execute.cpp:257->rv32i_npp_ip.cpp:55) ('zext_ln109', execute.cpp:109->execute.cpp:257->rv32i_npp_ip.cpp:55) ('result', execute.cpp:105->execute.cpp:257->rv32i_npp_ip.cpp:55) ('result', execute.cpp:74) ('result', execute.cpp:69) ('result', execute.cpp:67) ('zext_ln65_1', execute.cpp:65) ('zext_ln63_1', execute.cpp:63) ('result', execute.cpp:61) ('result', execute.cpp:56) ('result', execute.cpp:76) ('result', execute.cpp:98->execute.cpp:257->rv32i_npp_ip.cpp:55) ('zext_ln96', execute.cpp:96->execute.cpp:257->rv32i_npp_ip.cpp:55) ('zext_ln65', execute.cpp:65) ('zext_ln63', execute.cpp:63) ('w', execute.cpp:178) ('sext_ln198', execute.cpp:198) ('zext_ln199', execute.cpp:199) ('sext_ln202', execute.cpp:202) ('zext_ln203', execute.cpp:203) [470]  (0 ns)
	'store' operation ('reg_file_7_write_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [499]  (1.59 ns)
	blocking operation 0.835 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_bram_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.95 seconds. CPU system time: 2.41 seconds. Elapsed time: 17.84 seconds; current allocated memory: 462.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(unsigned int, ap_uint<16>, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:36:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.24 seconds; current allocated memory: 465.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 465.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:20).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:49).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 479.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 496.273 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (rv32i_npp_ip.cpp:42) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:163:20) to (execute.cpp:201:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:30:11) to (execute.cpp:109:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:25)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 538.293 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_ram' (execute.cpp:239:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 558.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 560.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 560.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_45_2'
WARNING: [HLS 200-871] Estimated clock period (10.3576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:	'load' operation ('w', execute.cpp:175) on array 'data_ram' [438]  (3.25 ns)
	'select' operation ('b', execute.cpp:188) [448]  (1.25 ns)
	'select' operation ('b', execute.cpp:188) [450]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [470]  (2.18 ns)
	'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [470]  (0 ns)
	'store' operation ('reg_file_10_write_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [508]  (1.59 ns)
	blocking operation 0.835 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
