

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      2.27136MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
19a451ec9925e629a767b4eb8a684010  /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.91/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.91/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.91/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_H4k5oy
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dXEjTR"
Running: cat _ptx_dXEjTR | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tbCznb
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tbCznb --output-file  /dev/null 2> _ptx_dXEjTRinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dXEjTR _ptx2_tbCznb _ptx_dXEjTRinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 92832
gpu_sim_insn = 1245376
gpu_ipc =      13.4154
gpu_tot_sim_cycle = 317518
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9222
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2495
partiton_reqs_in_parallel = 2042304
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4321
partiton_reqs_in_parallel_util = 2042304
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 92832
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2667 GB/Sec
L2_BW_total  =       0.6627 GB/Sec
gpu_total_sim_rate=19159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16029	W0_Idle:139754	W0_Scoreboard:623694	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8183 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:130 	32 	41 	66 	131 	143 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	5 	0 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	25 	22 	0 	5 	0 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	524 	1015 	579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:     11475     11479         0         0     46035         0         0         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11479     11486     64572         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[2]:     11475     11479         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[3]:     11479     11486         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[4]:     11476     11480     64570         0     51674         0         0         0         0         0         0         0         0         0      4352     68228 
dram[5]:     11486     11491     64576     64575         0         0     84579         0         0         0         0         0         0         0      9733      6609 
dram[6]:     11471     11474         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[7]:     11477     11484     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[9]:     11484     11486         0         0     36565         0         0         0         0         0         0         0         0         0      4580      4581 
dram[10]:     11479     11480         0         0     49316         0         0         0         0         0         0         0         0         0     68230      4584 
average row accesses per activate:
dram[0]: 10.000000  9.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]:  9.000000  9.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]:  9.000000  9.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]:  9.000000 11.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[7]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[9]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 560/73 = 7.671233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         9         0         0         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:         9         9         1         0         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:         9         9         0         1         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:         9         9         1         0         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:         9        10         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        10         9         0         0         0         0         0         1         0         0         0         0         0         0        15        15 
dram[7]:         9         9         1         0         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:         8         8         0         0         0         2         1         0         0         1         0         0         0         0        15        15 
dram[9]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 544
min_bank_accesses = 0!
chip skew: 54/46 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      33845     36902    none      none       10367    none      none      none      none      none      none      none      none      none       30590     30651
dram[1]:      36809     36915      6352    none        3246    none      none      none      none      none      none       20860    none      none       30584     30666
dram[2]:      36807     36861    none      none      none      none      none      none      none      none      none      none      none      none       30573     30641
dram[3]:      36823     36883    none        8818    none      none       11481      4103    none      none      none      none      none      none       32531     32622
dram[4]:      36849     36932      7102    none         250    none      none      none      none      none      none      none      none      none       30385     28402
dram[5]:      36790     31046      7963      6731    none      none       16363    none      none      none      none      none      none      none       29455     29551
dram[6]:      31218     36873    none      none      none      none      none         352    none      none      none      none      none      none       31399     31490
dram[7]:      36901     36945      7532    none         352    none      none      none       17115    none      none      none      none      none       31371     31466
dram[8]:      38225     38221    none      none      none         298       352    none      none       17543    none      none      none      none       31373     31471
dram[9]:      36142     36185    none      none       11647    none      none      none      none      none      none      none      none      none       31370     31460
dram[10]:      36152     36155    none      none         352    none      none      none      none      none      none      none      none      none       29107     31457
maximum mf latency per bank:
dram[0]:      10635     10649         0         0      9457         0         0         0         0         0         0         0         0         0     10631     10646
dram[1]:      10633     10652     12705         0      6492         0         0         0         0         0         0     41720         0         0     10632     10658
dram[2]:      10627     10641         0         0         0         0         0         0         0         0         0         0         0         0     10627     10642
dram[3]:      10638     10653         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10661
dram[4]:      10665     10675     14205         0       250         0         0         0         0         0         0         0         0         0     10640     25891
dram[5]:      10691     10685     15926     13462         0         0     32726         0         0         0         0         0         0         0     10653     10688
dram[6]:      11618     10729         0         0         0         0         0       352         0         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064         0       352         0         0         0     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10676
dram[9]:      10639     10664         0         0     11647         0         0         0         0         0         0         0         0         0     10637     10664
dram[10]:      10646     10657         0         0       352         0         0         0         0         0         0         0         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172175 n_act=6 n_pre=1 n_req=48 n_rd=192 n_write=0 bw_util=0.002228
n_activity=480 dram_eff=0.8
bk0: 40a 172211i bk1: 36a 172164i bk2: 0a 172373i bk3: 0a 172375i bk4: 4a 172355i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172375i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0099725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80519280, atomic=0 1 entries : 0x7f1b3ac51190 :  mf: uid= 50823, sid01:w00, part=1, addr=0x805192a0, load , size=32, unknown  status = IN_PARTITION_DRAM (317517), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172169 n_act=7 n_pre=0 n_req=52 n_rd=195 n_write=3 bw_util=0.002297
n_activity=503 dram_eff=0.7873
bk0: 36a 172237i bk1: 36a 172178i bk2: 4a 172347i bk3: 0a 172372i bk4: 4a 172348i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172374i bk8: 0a 172375i bk9: 0a 172375i bk10: 0a 172375i bk11: 3a 172351i bk12: 0a 172373i bk13: 0a 172374i bk14: 56a 172244i bk15: 56a 172151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00985067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172186 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002135
n_activity=400 dram_eff=0.92
bk0: 36a 172222i bk1: 36a 172164i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172374i bk5: 0a 172374i bk6: 0a 172374i bk7: 0a 172374i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172163 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002344
n_activity=572 dram_eff=0.7063
bk0: 36a 172214i bk1: 36a 172163i bk2: 0a 172374i bk3: 4a 172348i bk4: 0a 172374i bk5: 0a 172374i bk6: 8a 172323i bk7: 4a 172346i bk8: 0a 172372i bk9: 0a 172372i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.013169
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172156 n_act=9 n_pre=3 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=624 dram_eff=0.6603
bk0: 36a 172207i bk1: 36a 172152i bk2: 4a 172348i bk3: 0a 172373i bk4: 4a 172353i bk5: 0a 172372i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172375i bk12: 0a 172375i bk13: 0a 172377i bk14: 60a 172223i bk15: 64a 172080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172141 n_act=10 n_pre=3 n_req=58 n_rd=216 n_write=4 bw_util=0.002553
n_activity=639 dram_eff=0.6886
bk0: 36a 172229i bk1: 40a 172153i bk2: 4a 172341i bk3: 4a 172332i bk4: 0a 172369i bk5: 0a 172372i bk6: 4a 172348i bk7: 0a 172372i bk8: 0a 172374i bk9: 0a 172375i bk10: 0a 172376i bk11: 0a 172377i bk12: 0a 172377i bk13: 0a 172379i bk14: 64a 172214i bk15: 64a 172106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172168 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=485 dram_eff=0.8289
bk0: 40a 172181i bk1: 36a 172140i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172375i bk5: 0a 172375i bk6: 0a 172375i bk7: 4a 172355i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0115041
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172161 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=536 dram_eff=0.7687
bk0: 36a 172212i bk1: 36a 172161i bk2: 4a 172348i bk3: 0a 172373i bk4: 4a 172354i bk5: 0a 172373i bk6: 0a 172374i bk7: 0a 172374i bk8: 4a 172348i bk9: 0a 172372i bk10: 0a 172372i bk11: 0a 172373i bk12: 0a 172373i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0132445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172166 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=538 dram_eff=0.7472
bk0: 32a 172223i bk1: 32a 172171i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172375i bk5: 8a 172348i bk6: 4a 172354i bk7: 0a 172373i bk8: 0a 172373i bk9: 4a 172349i bk10: 0a 172373i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112024
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172181 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002181
n_activity=440 dram_eff=0.8545
bk0: 32a 172240i bk1: 32a 172178i bk2: 0a 172373i bk3: 0a 172374i bk4: 4a 172354i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172376i bk14: 60a 172238i bk15: 60a 172132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0103612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172174 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002239
n_activity=492 dram_eff=0.7846
bk0: 32a 172220i bk1: 32a 172168i bk2: 0a 172372i bk3: 0a 172373i bk4: 4a 172354i bk5: 0a 172372i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172375i bk10: 0a 172375i bk11: 0a 172375i bk12: 0a 172375i bk13: 0a 172376i bk14: 64a 172200i bk15: 60a 172134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00913131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 25, Miss_rate = 0.195, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 122, Miss = 26, Miss_rate = 0.213, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 27, Miss_rate = 0.270, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[14]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[16]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.0545
	minimum = 6
	maximum = 108
Network latency average = 19.8995
	minimum = 6
	maximum = 61
Slowest packet = 27
Flit latency average = 17.37
	minimum = 6
	maximum = 61
Slowest flit = 2916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Accepted packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Injected flit rate average = 0.000747914
	minimum = 0.000366255 (at node 0)
	maximum = 0.00179896 (at node 39)
Accepted flit rate average= 0.000747914
	minimum = 0.000495521 (at node 29)
	maximum = 0.0013573 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.0545 (1 samples)
	minimum = 6 (1 samples)
	maximum = 108 (1 samples)
Network latency average = 19.8995 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Flit latency average = 17.37 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Accepted packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Injected flit rate average = 0.000747914 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.00179896 (1 samples)
Accepted flit rate average = 0.000747914 (1 samples)
	minimum = 0.000495521 (1 samples)
	maximum = 0.0013573 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 19159 (inst/sec)
gpgpu_simulation_rate = 4884 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2013
gpu_sim_insn = 1114192
gpu_ipc =     553.4983
gpu_tot_sim_cycle = 541681
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3560
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7103
partiton_reqs_in_parallel = 44056
partiton_reqs_in_parallel_total    = 2042304
partiton_level_parallism =      21.8857
partiton_level_parallism_total  =       3.8516
partiton_reqs_in_parallel_util = 44056
partiton_reqs_in_parallel_util_total    = 2042304
gpu_sim_cycle_parition_util = 2013
gpu_tot_sim_cycle_parition_util    = 92832
partiton_level_parallism_util =      21.8857
partiton_level_parallism_util_total  =      21.9976
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     100.5756 GB/Sec
L2_BW_total  =       0.7622 GB/Sec
gpu_total_sim_rate=28090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.1265
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37695
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
65, 65, 64, 65, 64, 65, 64, 65, 65, 65, 65, 65, 65, 65, 65, 65, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 59, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20499	W0_Idle:162033	W0_Scoreboard:652579	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4328 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541680 
mrq_lat_table:367 	56 	64 	107 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	246 	1890 	11 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	432 	136 	101 	0 	1595 	24 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	873 	1602 	1566 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0         0         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11479     11486     64572      1002     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[2]:     11475     11479      1002      1007         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[3]:     11479     11486      1010     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[4]:     11476     11480     64570      1009     51674         0         0         0         0         0         0         0         0         0      4352     68228 
dram[5]:     11486     11491     64576     64575         0         0     84579         0         0         0         0         0         0         0      9733      6609 
dram[6]:     11471     11474      1023      1025         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[7]:     11477     11484     64573       988     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996         0     47604     48460         0         0     84582         0         0      1524         0      4580      4581 
dram[9]:     11484     11486      1003       945     36565         0         0         0         0         0         0         0         0         0      4580      4581 
dram[10]:     11479     11480       984       987     49316         0         0         0         0         0         0         0         0         0     68230      4584 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]: 16.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]: 16.000000 16.000000 16.000000 17.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 17.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan  7.000000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:        16        16        16        16         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:        16        16        16        16         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:        16        16        16        16         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:        16        16        16        16         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        16        16        16        16         0         0         0         1         0         0         0         0         0         0        16        16 
dram[7]:        16        16        16        16         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         0         2         1         0         0         1         0         0         1         0        15        15 
dram[9]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 1051
min_bank_accesses = 0!
chip skew: 99/92 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      20445     21338      1315      1548     10367    none      none      none      none      none      none      none      none      none       30590     30651
dram[1]:      21275     21301      2007      1528      3246    none      none      none      none      none      none       20860    none      none       30600     30666
dram[2]:      21308     21284      1459      1564    none      none      none      none      none      none      none      none      none      none       30573     30675
dram[3]:      21352     21307      1452      2459    none      none       11481      4103    none      none      none      none      none      none       32548     32622
dram[4]:      21354     21343      2100      1419       482    none      none      none      none      none      none      none      none      none       30400     28402
dram[5]:      21328     20628      2176      2113    none      none       16363    none      none      none      none      none      none      none       29455     29551
dram[6]:      20792     21334      1470      1656    none      none      none         584    none      none      none      none      none      none       29436     29522
dram[7]:      21339     21355      2154      1508       584    none      none      none       17115    none      none      none      none      none       31371     31466
dram[8]:      19807     19777      1402      1550    none         530       584    none      none       17543    none      none         241    none       31373     31471
dram[9]:      18760     18742      1550      1531     11879    none      none      none      none      none      none      none      none      none       31386     31460
dram[10]:      18746     18697      1390      1538       584    none      none      none      none      none      none      none      none      none       29107     31457
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0         0         0         0         0         0         0         0         0     10631     10646
dram[1]:      10633     10652     12705       468      6492         0         0         0         0         0         0     41720         0         0     10632     10658
dram[2]:      10627     10641       442       486         0         0         0         0         0         0         0         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10661
dram[4]:      10665     10675     14205       459       250         0         0         0         0         0         0         0         0         0     10640     25891
dram[5]:      10691     10685     15926     13462         0         0     32726         0         0         0         0         0         0         0     10653     10688
dram[6]:      11618     10729       508       540         0         0         0       352         0         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352         0         0         0     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492         0       352       352         0         0     35087         0         0       249         0     10637     10676
dram[9]:      10639     10664       500       487     11647         0         0         0         0         0         0         0         0         0     10637     10664
dram[10]:      10646     10657       451       481       352         0         0         0         0         0         0         0         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175725 n_act=8 n_pre=1 n_req=94 n_rd=376 n_write=0 bw_util=0.00427
n_activity=907 dram_eff=0.8291
bk0: 68a 175888i bk1: 64a 175807i bk2: 64a 175879i bk3: 64a 175764i bk4: 4a 176090i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176110i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176111i bk14: 56a 175982i bk15: 56a 175890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0196809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175723 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004304
n_activity=927 dram_eff=0.8177
bk0: 64a 175908i bk1: 64a 175837i bk2: 64a 175885i bk3: 64a 175773i bk4: 4a 176083i bk5: 0a 176108i bk6: 0a 176108i bk7: 0a 176110i bk8: 0a 176111i bk9: 0a 176111i bk10: 0a 176111i bk11: 4a 176085i bk12: 0a 176109i bk13: 0a 176110i bk14: 56a 175980i bk15: 56a 175887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0209415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175736 n_act=6 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.004179
n_activity=829 dram_eff=0.8878
bk0: 64a 175906i bk1: 64a 175825i bk2: 64a 175888i bk3: 64a 175787i bk4: 0a 176108i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 56a 175983i bk15: 56a 175892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0224689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175718 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004338
n_activity=992 dram_eff=0.7702
bk0: 64a 175888i bk1: 64a 175817i bk2: 64a 175900i bk3: 64a 175787i bk4: 0a 176109i bk5: 0a 176109i bk6: 8a 176058i bk7: 4a 176081i bk8: 0a 176107i bk9: 0a 176107i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 56a 175983i bk15: 56a 175887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0229005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175711 n_act=10 n_pre=3 n_req=98 n_rd=384 n_write=2 bw_util=0.004384
n_activity=1034 dram_eff=0.7466
bk0: 64a 175891i bk1: 64a 175796i bk2: 64a 175902i bk3: 64a 175796i bk4: 4a 176088i bk5: 0a 176107i bk6: 0a 176108i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176109i bk11: 0a 176111i bk12: 0a 176111i bk13: 0a 176113i bk14: 60a 175959i bk15: 64a 175816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0187951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175705 n_act=10 n_pre=3 n_req=101 n_rd=388 n_write=4 bw_util=0.004452
n_activity=1016 dram_eff=0.7717
bk0: 64a 175882i bk1: 64a 175819i bk2: 64a 175843i bk3: 64a 175771i bk4: 0a 176105i bk5: 0a 176108i bk6: 4a 176084i bk7: 0a 176108i bk8: 0a 176110i bk9: 0a 176111i bk10: 0a 176112i bk11: 0a 176113i bk12: 0a 176113i bk13: 0a 176115i bk14: 64a 175950i bk15: 64a 175842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0181989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175710 n_act=9 n_pre=2 n_req=98 n_rd=388 n_write=1 bw_util=0.004418
n_activity=944 dram_eff=0.8242
bk0: 64a 175856i bk1: 64a 175782i bk2: 64a 175864i bk3: 64a 175758i bk4: 0a 176109i bk5: 0a 176110i bk6: 0a 176111i bk7: 4a 176091i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176109i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 64a 175943i bk15: 64a 175822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0279882
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175716 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004384
n_activity=977 dram_eff=0.7902
bk0: 64a 175899i bk1: 64a 175823i bk2: 64a 175873i bk3: 64a 175782i bk4: 4a 176089i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 4a 176083i bk9: 0a 176107i bk10: 0a 176107i bk11: 0a 176108i bk12: 0a 176110i bk13: 0a 176112i bk14: 60a 175974i bk15: 60a 175871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175697 n_act=10 n_pre=0 n_req=106 n_rd=396 n_write=7 bw_util=0.004577
n_activity=1049 dram_eff=0.7684
bk0: 64a 175889i bk1: 64a 175815i bk2: 64a 175871i bk3: 64a 175761i bk4: 0a 176109i bk5: 8a 176083i bk6: 4a 176089i bk7: 0a 176108i bk8: 0a 176108i bk9: 4a 176085i bk10: 0a 176109i bk11: 0a 176111i bk12: 4a 176069i bk13: 0a 176111i bk14: 60a 175973i bk15: 60a 175869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.026756
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175723 n_act=7 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.004315
n_activity=901 dram_eff=0.8435
bk0: 64a 175916i bk1: 64a 175815i bk2: 64a 175862i bk3: 64a 175756i bk4: 4a 176088i bk5: 0a 176107i bk6: 0a 176108i bk7: 0a 176108i bk8: 0a 176110i bk9: 0a 176110i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176110i bk13: 0a 176112i bk14: 60a 175975i bk15: 60a 175869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.025274
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175716 n_act=8 n_pre=1 n_req=97 n_rd=384 n_write=1 bw_util=0.004372
n_activity=917 dram_eff=0.8397
bk0: 64a 175896i bk1: 64a 175817i bk2: 64a 175854i bk3: 64a 175746i bk4: 4a 176090i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176110i bk9: 0a 176111i bk10: 0a 176111i bk11: 0a 176111i bk12: 0a 176111i bk13: 0a 176112i bk14: 64a 175936i bk15: 60a 175870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0214071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 217, Miss = 48, Miss_rate = 0.221, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 48, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 198, Miss = 49, Miss_rate = 0.247, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4328
	minimum = 6
	maximum = 94
Network latency average = 16.2231
	minimum = 6
	maximum = 70
Slowest packet = 4441
Flit latency average = 16.663
	minimum = 6
	maximum = 69
Slowest flit = 13255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0212326
	minimum = 0.0164016 (at node 4)
	maximum = 0.0300696 (at node 40)
Accepted packet rate average = 0.0212326
	minimum = 0.0164016 (at node 4)
	maximum = 0.0300696 (at node 40)
Injected flit rate average = 0.0326839
	minimum = 0.0164016 (at node 4)
	maximum = 0.0807654 (at node 40)
Accepted flit rate average= 0.0326839
	minimum = 0.0228628 (at node 28)
	maximum = 0.0521869 (at node 3)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2437 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 18.0613 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 17.0165 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0108554 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0153795 (2 samples)
Accepted packet rate average = 0.0108554 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0153795 (2 samples)
Injected flit rate average = 0.0167159 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0412822 (2 samples)
Accepted flit rate average = 0.0167159 (2 samples)
	minimum = 0.0116792 (2 samples)
	maximum = 0.0267721 (2 samples)
Injected packet size average = 1.53986 (2 samples)
Accepted packet size average = 1.53986 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 28090 (inst/sec)
gpgpu_simulation_rate = 6448 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 196033
gpu_sim_insn = 1246472
gpu_ipc =       6.3585
gpu_tot_sim_cycle = 964936
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.7371
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7103
partiton_reqs_in_parallel = 4312726
partiton_reqs_in_parallel_total    = 2086360
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6316
partiton_reqs_in_parallel_util = 4312726
partiton_reqs_in_parallel_util_total    = 2086360
gpu_sim_cycle_parition_util = 196033
gpu_tot_sim_cycle_parition_util    = 94845
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.1754 GB/Sec
L2_BW_total  =       0.6667 GB/Sec
gpu_total_sim_rate=14778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5464
	L1I_total_cache_miss_rate = 0.0823
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 88, 88, 88, 88, 88, 88, 88, 88, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 82, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26506	W0_Idle:888591	W0_Scoreboard:1756443	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 2969 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 964935 
mrq_lat_table:486 	66 	72 	126 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2566 	1978 	11 	0 	512 	258 	1294 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1883 	141 	101 	0 	2554 	24 	0 	0 	0 	512 	259 	1293 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3115 	1680 	1566 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	12 	0 	0 	2 	4 	8 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0    190967     74839    187804    119537         0         0         0     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581         0         0         0     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007         0         0         0     71516         0         0    127795         0         0         0      4580     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277         0         0         0     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473         0         0         0         0     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579         0         0    125418    114663    192337         0         0    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932         0         0         0         0         0      4580     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996     73223    144229     48460     82787         0     84582         0         0    124750         0      4580      4581 
dram[9]:     11484     11486      1003     33674     36565    132077         0    188017         0         0    196020    190409         0         0     95587      4581 
dram[10]:     11479     11480       984       987     49316    128677         0     99648     70329         0    101017    173018         0         0     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      20805     21754      1344      1563      5971    none         250       313    125876       186    none      none      none         169     27420     31352
dram[1]:      21652     21680      2070      1528      2019       352       250       170    none      none      none       19259     31762     63054     31323     31358
dram[2]:      24561     21662      1490      1587    none      none      none         352    none      none         900    none      none      none       31310     23628
dram[3]:      21722     21687      1467      2459       352       414      7769      3148    none      none      none         170       170    150780     33297     29179
dram[4]:      21734     21701      2114      6268       292       352       306       169    none      none      none      none         170    none       27435     29019
dram[5]:      21698     20971      2225      2113       405     25660     17064    none      none         169      5453       170    none      none       24134     26861
dram[6]:      21178     21713      3453      1686       170       349       233       584       170    none      none      none      none      none       30095     23565
dram[7]:      21744     21740      2154      1522       425       233       352       352     17361    none      none      none      none      none       32081     32156
dram[8]:      20145     20109      1410      1587       349       351       530       170    none        9076    none      none         226    none       32088     32166
dram[9]:      19104     19094      1581      3532      4190       261    none         250    none      none         170    128098    none      none       28348     32148
dram[10]:      19090     19028      1390      1552       464       170    none         352       170    none         242      7589    none      none       29785     28370
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0       250       346    125096       341         0         0         0       341     10631     10646
dram[1]:      10633     10652     12705       468      6492       352       250       341         0         0         0     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486         0         0         0       352         0         0       250         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637       352       352     10414      8206         0         0         0       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       352       341         0         0         0         0       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       352    100911     32726         0         0       341     14320       341         0         0     10653     10688
dram[6]:      11618     10729     33871       540       341       352       359       352       341         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352       352       352       352     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492       352       352       352       341         0     35087         0         0       347         0     10637     10676
dram[9]:      10639     10664       500     33852     11647       358         0       250         0         0       341    127578         0         0     10637     10664
dram[10]:      10646     10657       451       481       352       341         0       352       341         0       341     20729         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539664 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.001589
n_activity=1357 dram_eff=0.6323
bk0: 68a 539888i bk1: 64a 539810i bk2: 64a 539883i bk3: 64a 539769i bk4: 8a 540065i bk5: 0a 540113i bk6: 4a 540095i bk7: 12a 540079i bk8: 4a 540093i bk9: 12a 540038i bk10: 0a 540110i bk11: 0a 540111i bk12: 0a 540114i bk13: 8a 540071i bk14: 60a 539945i bk15: 56a 539889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00647457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539661 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001596
n_activity=1382 dram_eff=0.6237
bk0: 64a 539911i bk1: 64a 539841i bk2: 64a 539891i bk3: 64a 539779i bk4: 12a 540050i bk5: 4a 540092i bk6: 4a 540091i bk7: 4a 540086i bk8: 0a 540112i bk9: 0a 540113i bk10: 0a 540114i bk11: 16a 540003i bk12: 12a 540045i bk13: 4a 540090i bk14: 56a 539979i bk15: 56a 539890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00693744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539705 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.001459
n_activity=1094 dram_eff=0.7203
bk0: 68a 539875i bk1: 64a 539825i bk2: 64a 539890i bk3: 64a 539790i bk4: 0a 540112i bk5: 0a 540112i bk6: 0a 540113i bk7: 4a 540094i bk8: 0a 540112i bk9: 0a 540113i bk10: 4a 540094i bk11: 0a 540112i bk12: 0a 540113i bk13: 0a 540115i bk14: 56a 539986i bk15: 68a 539809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00735957
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539673 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001559
n_activity=1332 dram_eff=0.6321
bk0: 64a 539891i bk1: 64a 539820i bk2: 64a 539904i bk3: 64a 539791i bk4: 4a 540093i bk5: 8a 540084i bk6: 12a 540052i bk7: 8a 540051i bk8: 0a 540107i bk9: 0a 540109i bk10: 0a 540114i bk11: 4a 540089i bk12: 4a 540090i bk13: 4a 540095i bk14: 56a 539985i bk15: 60a 539853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0075225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539639 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.001648
n_activity=1582 dram_eff=0.5626
bk0: 64a 539895i bk1: 64a 539802i bk2: 64a 539908i bk3: 68a 539772i bk4: 16a 540008i bk5: 4a 540091i bk6: 16a 540014i bk7: 8a 540065i bk8: 0a 540107i bk9: 0a 540109i bk10: 0a 540110i bk11: 0a 540113i bk12: 4a 540088i bk13: 0a 540115i bk14: 64a 539923i bk15: 64a 539819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00625054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539624 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.001714
n_activity=1572 dram_eff=0.5891
bk0: 64a 539884i bk1: 64a 539821i bk2: 64a 539847i bk3: 64a 539776i bk4: 16a 540070i bk5: 16a 540046i bk6: 4a 540086i bk7: 0a 540111i bk8: 0a 540113i bk9: 8a 540073i bk10: 8a 540058i bk11: 4a 540087i bk12: 0a 540113i bk13: 0a 540117i bk14: 72a 539899i bk15: 68a 539806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00605799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539656 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.001607
n_activity=1359 dram_eff=0.6387
bk0: 64a 539858i bk1: 64a 539786i bk2: 68a 539837i bk3: 64a 539761i bk4: 4a 540087i bk5: 8a 540087i bk6: 8a 540056i bk7: 4a 540090i bk8: 4a 540084i bk9: 0a 540110i bk10: 0a 540111i bk11: 0a 540113i bk12: 0a 540115i bk13: 0a 540116i bk14: 64a 539947i bk15: 76a 539741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00919252
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539689 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001522
n_activity=1185 dram_eff=0.6937
bk0: 64a 539903i bk1: 64a 539827i bk2: 64a 539877i bk3: 64a 539787i bk4: 12a 540081i bk5: 8a 540056i bk6: 4a 540091i bk7: 4a 540090i bk8: 4a 540083i bk9: 0a 540108i bk10: 0a 540108i bk11: 0a 540110i bk12: 0a 540113i bk13: 0a 540115i bk14: 60a 539977i bk15: 60a 539874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00813904
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539662 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.001611
n_activity=1298 dram_eff=0.6703
bk0: 64a 539894i bk1: 64a 539820i bk2: 64a 539876i bk3: 64a 539766i bk4: 8a 540087i bk5: 12a 540048i bk6: 8a 540083i bk7: 4a 540084i bk8: 0a 540109i bk9: 8a 540069i bk10: 0a 540112i bk11: 0a 540114i bk12: 8a 540035i bk13: 0a 540113i bk14: 60a 539975i bk15: 60a 539871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00880186
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0x80520800, atomic=0 1 entries : 0x7f1b3b8c9cf0 :  mf: uid=132338, sid17:w05, part=9, addr=0x80520840, load , size=32, unknown  status = IN_PARTITION_DRAM (964935), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539674 n_act=14 n_pre=3 n_req=108 n_rd=419 n_write=3 bw_util=0.001563
n_activity=1254 dram_eff=0.673
bk0: 64a 539919i bk1: 64a 539819i bk2: 64a 539866i bk3: 68a 539728i bk4: 12a 540077i bk5: 12a 540045i bk6: 0a 540107i bk7: 4a 540090i bk8: 0a 540112i bk9: 0a 540115i bk10: 3a 540091i bk11: 4a 540094i bk12: 0a 540112i bk13: 0a 540114i bk14: 64a 539940i bk15: 60a 539872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00829641
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539667 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001577
n_activity=1291 dram_eff=0.66
bk0: 64a 539897i bk1: 64a 539818i bk2: 64a 539857i bk3: 64a 539750i bk4: 8a 540088i bk5: 4a 540088i bk6: 0a 540114i bk7: 4a 540094i bk8: 4a 540089i bk9: 0a 540115i bk10: 8a 540058i bk11: 8a 540054i bk12: 0a 540109i bk13: 0a 540113i bk14: 64a 539938i bk15: 64a 539834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00708

========= L2 cache stats =========
L2_cache_bank[0]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 48, Miss_rate = 0.164, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 324, Miss = 57, Miss_rate = 0.176, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 323, Miss = 52, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 332, Miss = 57, Miss_rate = 0.172, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 330, Miss = 56, Miss_rate = 0.170, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 296, Miss = 53, Miss_rate = 0.179, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 295, Miss = 53, Miss_rate = 0.180, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.30831
	minimum = 6
	maximum = 22
Network latency average = 7.3042
	minimum = 6
	maximum = 22
Slowest packet = 8951
Flit latency average = 6.90334
	minimum = 6
	maximum = 22
Slowest flit = 13758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000248021
	minimum = 0.000163239 (at node 0)
	maximum = 0.000428501 (at node 21)
Accepted packet rate average = 0.000248021
	minimum = 0.000163239 (at node 0)
	maximum = 0.000428501 (at node 21)
Injected flit rate average = 0.000373102
	minimum = 0.000163239 (at node 0)
	maximum = 0.000744776 (at node 38)
Accepted flit rate average= 0.000373102
	minimum = 0.00025506 (at node 34)
	maximum = 0.00080344 (at node 21)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9319 (3 samples)
	minimum = 6 (3 samples)
	maximum = 74.6667 (3 samples)
Network latency average = 14.4756 (3 samples)
	minimum = 6 (3 samples)
	maximum = 51 (3 samples)
Flit latency average = 13.6455 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00731964 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0103958 (3 samples)
Accepted packet rate average = 0.00731964 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0103958 (3 samples)
Injected flit rate average = 0.0112683 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0277697 (3 samples)
Accepted flit rate average = 0.0112683 (3 samples)
	minimum = 0.00787113 (3 samples)
	maximum = 0.0181159 (3 samples)
Injected packet size average = 1.53946 (3 samples)
Accepted packet size average = 1.53946 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 4 sec (244 sec)
gpgpu_simulation_rate = 14778 (inst/sec)
gpgpu_simulation_rate = 3954 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1188395
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.9723
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7336
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 6399086
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4089
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 6399086
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 290878
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7193 GB/Sec
gpu_total_sim_rate=18882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5464
	L1I_total_cache_miss_rate = 0.0627
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
130, 130, 129, 130, 129, 130, 129, 130, 130, 130, 130, 130, 130, 130, 130, 130, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31146	W0_Idle:896492	W0_Scoreboard:1770296	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 2291 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1188394 
mrq_lat_table:486 	66 	72 	126 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4786 	1990 	11 	0 	512 	258 	1294 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3002 	202 	101 	0 	3606 	24 	0 	0 	0 	512 	259 	1293 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4524 	2195 	1690 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	13 	0 	0 	2 	4 	8 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0    190967     74839    187804    119537         0         0         0     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581         0         0         0     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007         0         0         0     71516         0         0    127795         0         0         0      4580     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277         0         0         0     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473         0         0         0         0     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579         0         0    125418    114663    192337         0         0    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932         0         0         0         0         0      4580     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996     73223    144229     48460     82787         0     84582         0         0    124750         0      4580      4581 
dram[9]:     11484     11486      1003     33674     36565    132077         0    188017         0         0    196020    190409         0         0     95587      4581 
dram[10]:     11479     11480       984       987     49316    128677         0     99648     70329         0    101017    173018         0         0     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      21112     22090      2107      2306      5971    none         482       545    125876       186    none      none      none         169     27420     31385
dram[1]:      21978     22013      2795      2251      2110       584       380       170    none      none      none       19259     31762     63054     31342     31367
dram[2]:      24903     21995      2224      2289    none      none      none         584    none      none         900    none      none      none       31336     23628
dram[3]:      22051     22034      2213      3123       482       646      7846      3226    none      none      none         170       170    150780     33306     29187
dram[4]:      22072     22032      2814      6948       314       584       445       169    none      none      none      none         170    none       27443     29019
dram[5]:      22039     21306      2962      2802       695     25808     17064    none      none         169      5453       170    none      none       24134     26861
dram[6]:      21512     22027      4204      2479       170       581       310       584       170    none      none      none      none      none       30103     23572
dram[7]:      22051     22051      2919      2328       580       276       584       584     17361    none      none      none      none      none       32081     32156
dram[8]:      20512     20479      2191      2347       582       351       711       170    none        9076    none      none         894    none       32104     32190
dram[9]:      19518     19473      2309      4180      4345       378    none         482    none      none         170    128098    none      none       28361     32163
dram[10]:      19501     19402      2115      2249       580       170    none         584       170    none         242      7589    none      none       29807     28411
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0       250       346    125096       341         0         0         0       341     10631     10646
dram[1]:      10633     10652     12705       468      6492       352       250       341         0         0         0     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486         0         0         0       352         0         0       250         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637       352       352     10414      8206         0         0         0       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       352       341         0         0         0         0       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       352    100911     32726         0         0       341     14320       341         0         0     10653     10688
dram[6]:      11618     10729     33871       540       341       352       359       352       341         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352       352       352       352     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492       352       352       352       341         0     35087         0         0       347         0     10637     10676
dram[9]:      10639     10664       500     33852     11647       358         0       250         0         0       341    127578         0         0     10637     10664
dram[10]:      10646     10657       451       481       352       341         0       352       341         0       341     20729         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542093 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.001581
n_activity=1357 dram_eff=0.6323
bk0: 68a 542317i bk1: 64a 542239i bk2: 64a 542312i bk3: 64a 542198i bk4: 8a 542494i bk5: 0a 542542i bk6: 4a 542524i bk7: 12a 542508i bk8: 4a 542522i bk9: 12a 542467i bk10: 0a 542539i bk11: 0a 542540i bk12: 0a 542543i bk13: 8a 542500i bk14: 60a 542374i bk15: 56a 542318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00644558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542090 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001589
n_activity=1382 dram_eff=0.6237
bk0: 64a 542340i bk1: 64a 542270i bk2: 64a 542320i bk3: 64a 542208i bk4: 12a 542479i bk5: 4a 542521i bk6: 4a 542520i bk7: 4a 542515i bk8: 0a 542541i bk9: 0a 542542i bk10: 0a 542543i bk11: 16a 542432i bk12: 12a 542474i bk13: 4a 542519i bk14: 56a 542408i bk15: 56a 542319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00690638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542134 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.001452
n_activity=1094 dram_eff=0.7203
bk0: 68a 542304i bk1: 64a 542254i bk2: 64a 542319i bk3: 64a 542219i bk4: 0a 542541i bk5: 0a 542541i bk6: 0a 542542i bk7: 4a 542523i bk8: 0a 542541i bk9: 0a 542542i bk10: 4a 542523i bk11: 0a 542541i bk12: 0a 542542i bk13: 0a 542544i bk14: 56a 542415i bk15: 68a 542238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00732662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542102 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001552
n_activity=1332 dram_eff=0.6321
bk0: 64a 542320i bk1: 64a 542249i bk2: 64a 542333i bk3: 64a 542220i bk4: 4a 542522i bk5: 8a 542513i bk6: 12a 542481i bk7: 8a 542480i bk8: 0a 542536i bk9: 0a 542538i bk10: 0a 542543i bk11: 4a 542518i bk12: 4a 542519i bk13: 4a 542524i bk14: 56a 542414i bk15: 60a 542282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00748882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542068 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.00164
n_activity=1582 dram_eff=0.5626
bk0: 64a 542324i bk1: 64a 542231i bk2: 64a 542337i bk3: 68a 542201i bk4: 16a 542437i bk5: 4a 542520i bk6: 16a 542443i bk7: 8a 542494i bk8: 0a 542536i bk9: 0a 542538i bk10: 0a 542539i bk11: 0a 542542i bk12: 4a 542517i bk13: 0a 542544i bk14: 64a 542352i bk15: 64a 542248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00622256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542053 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.001707
n_activity=1572 dram_eff=0.5891
bk0: 64a 542313i bk1: 64a 542250i bk2: 64a 542276i bk3: 64a 542205i bk4: 16a 542499i bk5: 16a 542475i bk6: 4a 542515i bk7: 0a 542540i bk8: 0a 542542i bk9: 8a 542502i bk10: 8a 542487i bk11: 4a 542516i bk12: 0a 542542i bk13: 0a 542546i bk14: 72a 542328i bk15: 68a 542235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00603087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542085 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.0016
n_activity=1359 dram_eff=0.6387
bk0: 64a 542287i bk1: 64a 542215i bk2: 68a 542266i bk3: 64a 542190i bk4: 4a 542516i bk5: 8a 542516i bk6: 8a 542485i bk7: 4a 542519i bk8: 4a 542513i bk9: 0a 542539i bk10: 0a 542540i bk11: 0a 542542i bk12: 0a 542544i bk13: 0a 542545i bk14: 64a 542376i bk15: 76a 542170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00915137
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542118 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001515
n_activity=1185 dram_eff=0.6937
bk0: 64a 542332i bk1: 64a 542256i bk2: 64a 542306i bk3: 64a 542216i bk4: 12a 542510i bk5: 8a 542485i bk6: 4a 542520i bk7: 4a 542519i bk8: 4a 542512i bk9: 0a 542537i bk10: 0a 542537i bk11: 0a 542539i bk12: 0a 542542i bk13: 0a 542544i bk14: 60a 542406i bk15: 60a 542303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0081026
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542091 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.001604
n_activity=1298 dram_eff=0.6703
bk0: 64a 542323i bk1: 64a 542249i bk2: 64a 542305i bk3: 64a 542195i bk4: 8a 542516i bk5: 12a 542477i bk6: 8a 542512i bk7: 4a 542513i bk8: 0a 542538i bk9: 8a 542498i bk10: 0a 542541i bk11: 0a 542543i bk12: 8a 542464i bk13: 0a 542542i bk14: 60a 542404i bk15: 60a 542300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00876246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542102 n_act=14 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.001559
n_activity=1271 dram_eff=0.6656
bk0: 64a 542348i bk1: 64a 542248i bk2: 64a 542295i bk3: 68a 542157i bk4: 12a 542506i bk5: 12a 542474i bk6: 0a 542536i bk7: 4a 542519i bk8: 0a 542541i bk9: 0a 542544i bk10: 4a 542518i bk11: 4a 542523i bk12: 0a 542541i bk13: 0a 542543i bk14: 64a 542369i bk15: 60a 542301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00825927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542096 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.00157
n_activity=1291 dram_eff=0.66
bk0: 64a 542326i bk1: 64a 542247i bk2: 64a 542286i bk3: 64a 542179i bk4: 8a 542517i bk5: 4a 542517i bk6: 0a 542543i bk7: 4a 542523i bk8: 4a 542518i bk9: 0a 542544i bk10: 8a 542487i bk11: 8a 542483i bk12: 0a 542538i bk13: 0a 542542i bk14: 64a 542367i bk15: 64a 542263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0070483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 394, Miss = 48, Miss_rate = 0.122, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 57, Miss_rate = 0.134, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 419, Miss = 52, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 434, Miss = 57, Miss_rate = 0.131, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 56, Miss_rate = 0.131, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 445, Miss = 53, Miss_rate = 0.119, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 397, Miss = 53, Miss_rate = 0.134, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.85506
	minimum = 6
	maximum = 51
Network latency average = 9.18952
	minimum = 6
	maximum = 40
Slowest packet = 15123
Flit latency average = 9.17398
	minimum = 6
	maximum = 39
Slowest flit = 23269
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 16)
	maximum = 0.0569572 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 16)
	maximum = 0.0569572 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 16)
	maximum = 0.0936544 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 28)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4127 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.75 (4 samples)
Network latency average = 13.1541 (4 samples)
	minimum = 6 (4 samples)
	maximum = 48.25 (4 samples)
Flit latency average = 12.5276 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0140218 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0220362 (4 samples)
Accepted packet rate average = 0.0140218 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0220362 (4 samples)
Injected flit rate average = 0.0212494 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0442409 (4 samples)
Accepted flit rate average = 0.0212494 (4 samples)
	minimum = 0.0154599 (4 samples)
	maximum = 0.0328912 (4 samples)
Injected packet size average = 1.51545 (4 samples)
Accepted packet size average = 1.51545 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 10 sec (250 sec)
gpgpu_simulation_rate = 18882 (inst/sec)
gpgpu_simulation_rate = 4753 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 51000
gpu_sim_insn = 1253132
gpu_ipc =      24.5712
gpu_tot_sim_cycle = 1466617
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.0732
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7336
partiton_reqs_in_parallel = 1122000
partiton_reqs_in_parallel_total    = 6427884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1478
partiton_reqs_in_parallel_util = 1122000
partiton_reqs_in_parallel_util_total    = 6427884
gpu_sim_cycle_parition_util = 51000
gpu_tot_sim_cycle_parition_util    = 292187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 4379
partiton_replys_in_parallel_total    = 9019
L2_BW  =       8.1384 GB/Sec
L2_BW_total  =       0.8659 GB/Sec
gpu_total_sim_rate=20250

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5489
	L1I_total_cache_miss_rate = 0.0482
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108377
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 153, 152, 153, 153, 153, 153, 153, 153, 153, 153, 153, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 464, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37160	W0_Idle:1318770	W0_Scoreboard:2347997	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 1612 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1466616 
mrq_lat_table:1186 	72 	87 	226 	173 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8685 	2433 	11 	0 	513 	261 	1297 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5754 	213 	101 	0 	5203 	24 	0 	0 	0 	513 	262 	1296 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8108 	2329 	1691 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	17 	0 	3 	8 	7 	9 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         5         2         4         2         4         1         4        14        14 
dram[1]:        16         0         0         0         5         4         4         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         4         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         5         5         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         2         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         7         6         4         2         1         0         4         2         1         4        15         9 
dram[6]:        17         0        16         0         2         4         2         0         2         1         0         2         1         0        15        15 
dram[7]:        16         0         0        16         8         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         6         4         4         4        10         1         0         7         1         0        15 
dram[9]:         0         0         0        16         5         5         2         4         1         0         0         1         1         2        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         1         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035      6045    190967     74839    187804    119537     31581     26363      2783     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581      1546         0      4228     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007     37546     31455      2874     71516      7696      4991    127795      1713      1796      2060      6192     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277      5243      9558      6100     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847         0      2511      1816     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579     15344      1717    125418    114663    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932      6145     27422      5062      3245      2547      6518     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581      4170      2694      2593      4904      2530      4580      4581 
dram[8]:     11480     11482     21248       996     73223    144229     48460     82787     13646     84582      5610     30933    124750      3535      4580      6731 
dram[9]:     11484     11486      1003     33674     36565    132077      3409    188017      9977      6858    196020    190409      3444     36655     95587      4581 
dram[10]:     11479     11480     23862     26522     49316    128677     24972     99648     70329      2225    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  4.000000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  2.142857  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.750000  3.750000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.444444  3.000000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.000000  1.666667  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.000000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  1.666667  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  3.250000  2.571429  3.000000  1.833333  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  3.500000  6.000000  2.000000  2.500000  5.500000  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.666667  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2054/448 = 4.584821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         4         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         3         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 334
min_bank_accesses = 0!
chip skew: 43/20 = 2.15
average mf latency per bank:
dram[0]:      21490     22508      2170      2406      3223       315       443       367     26118      1048     12315      6600       392      1186     22571     22518
dram[1]:      20101     22462      2911      2373       837       268       298       569       400    none         227     15267     11841     10791     28095     20472
dram[2]:      25349     21168      2350      2260      6965       283       346       938       344       216      4410       420       821       515     28129     21975
dram[3]:      20143     22473      2299      3204       429       322      1778      1402       144       286       997       260       250     50375     23905     25275
dram[4]:      21197     22441      2895      7040       492       447       727       298       895    none         696       381       424    none       25720     23104
dram[5]:      22451     20548      3066      2717       446      8801      4554      6465       306       402      2980       970       548      2339     22572     20726
dram[6]:      19685     22437      4140      2534       531      2013       450       683       438       372       170      1354       491       202     27422     22091
dram[7]:      21200     22425      3053      2295      5413       343       261       355      8764       326       144       169       169       158     27444     26019
dram[8]:      20875     20842      3409      2418       311       570       417      2133      1853      3579       349       170       630       453     32877     27695
dram[9]:      19922     19837      2387      4230      1232       370       514       292       885       286       294     18445       972     10911     19091     23551
dram[10]:      19922     19740      3464      2232       589       493       262       399       397       149       933      2216       296       170     24729     21589
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457       358       346       347    125096       366     36216     36219       352       359     10631     10646
dram[1]:      10633     10652     12705       468      6492       359       358       358       352         0       341     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486     38800       352       358       359       352       347     18201       352       352       361     10627     10642
dram[3]:      10638     10653       442     17637       359       352     10414      8206       341       341       352       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       358       359       360         0       352       354       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       358    100911     32726     31096       353       341     14320       359       354     10630     10653     10688
dram[6]:      11618     10729     33871       540       359     28495       359       352       359       347       341      5558       352       337     10650     10678
dram[7]:      10692     10718     15064       492     33626       358       359       359     34230       352       337       341       341       341     10627     10663
dram[8]:      10655     10646     20758       492       359       359       352     13214     15615     35087       352       341       347       352     10637     10676
dram[9]:      10639     10664       500     33852     11647       358       359       358       352       341       341    127578       352     41385     10637     10664
dram[10]:      10646     10657     23308       481       359       358       347       358       341       346       359     20729       337       341     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636600 n_act=34 n_pre=18 n_req=162 n_rd=568 n_write=20 bw_util=0.001845
n_activity=2520 dram_eff=0.4667
bk0: 68a 637014i bk1: 64a 636939i bk2: 68a 636980i bk3: 64a 636896i bk4: 16a 637179i bk5: 20a 637166i bk6: 12a 637211i bk7: 32a 637119i bk8: 16a 637144i bk9: 20a 637087i bk10: 8a 637176i bk11: 16a 637123i bk12: 16a 637144i bk13: 12a 637162i bk14: 68a 637033i bk15: 68a 636943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00569173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636520 n_act=42 n_pre=27 n_req=186 n_rd=620 n_write=31 bw_util=0.002043
n_activity=3143 dram_eff=0.4143
bk0: 72a 636973i bk1: 64a 636968i bk2: 64a 637022i bk3: 64a 636912i bk4: 48a 637010i bk5: 44a 636973i bk6: 16a 637113i bk7: 28a 637116i bk8: 16a 637143i bk9: 0a 637235i bk10: 8a 637197i bk11: 20a 637114i bk12: 28a 637071i bk13: 16a 637131i bk14: 60a 637066i bk15: 72a 636926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00622528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636556 n_act=43 n_pre=27 n_req=170 n_rd=592 n_write=22 bw_util=0.001927
n_activity=2955 dram_eff=0.4156
bk0: 68a 637003i bk1: 68a 636925i bk2: 64a 637022i bk3: 68a 636893i bk4: 24a 637142i bk5: 16a 637171i bk6: 24a 637107i bk7: 28a 637048i bk8: 16a 637145i bk9: 16a 637126i bk10: 16a 637104i bk11: 16a 637125i bk12: 20a 637138i bk13: 16a 637125i bk14: 60a 637066i bk15: 72a 636917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00657209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636526 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.002065
n_activity=3080 dram_eff=0.4273
bk0: 72a 636956i bk1: 64a 636950i bk2: 64a 637035i bk3: 64a 636924i bk4: 36a 637082i bk5: 48a 637049i bk6: 40a 637015i bk7: 24a 637116i bk8: 8a 637188i bk9: 4a 637208i bk10: 20a 637138i bk11: 12a 637174i bk12: 24a 637126i bk13: 8a 637182i bk14: 68a 637037i bk15: 68a 636910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00668194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8050c400, atomic=0 1 entries : 0x7f1b39c5a100 :  mf: uid=211255, sid02:w13, part=4, addr=0x8050c400, load , size=32, unknown  status = IN_PARTITION_DRAM (1466616), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636476 n_act=48 n_pre=34 n_req=194 n_rd=651 n_write=31 bw_util=0.00214
n_activity=3492 dram_eff=0.3906
bk0: 68a 636988i bk1: 64a 636930i bk2: 64a 637038i bk3: 68a 636902i bk4: 52a 636965i bk5: 28a 637178i bk6: 40a 636936i bk7: 40a 637014i bk8: 23a 637061i bk9: 0a 637227i bk10: 12a 637159i bk11: 28a 637093i bk12: 12a 637179i bk13: 0a 637242i bk14: 72a 636989i bk15: 80a 636836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0055709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636471 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.002181
n_activity=3472 dram_eff=0.4003
bk0: 64a 637010i bk1: 68a 636917i bk2: 64a 636978i bk3: 72a 636872i bk4: 48a 637037i bk5: 44a 637072i bk6: 36a 636984i bk7: 16a 637137i bk8: 20a 637122i bk9: 16a 637161i bk10: 20a 637097i bk11: 12a 637170i bk12: 12a 637162i bk13: 12a 637167i bk14: 76a 637006i bk15: 80a 636880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00543437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636487 n_act=50 n_pre=34 n_req=189 n_rd=640 n_write=29 bw_util=0.0021
n_activity=3346 dram_eff=0.3999
bk0: 72a 636925i bk1: 64a 636917i bk2: 72a 636941i bk3: 64a 636901i bk4: 52a 636951i bk5: 56a 636878i bk6: 24a 637089i bk7: 16a 637187i bk8: 12a 637136i bk9: 8a 637175i bk10: 4a 637208i bk11: 12a 637132i bk12: 20a 637129i bk13: 16a 637159i bk14: 68a 637026i bk15: 80a 636849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00814921
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636513 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.002093
n_activity=3155 dram_eff=0.4228
bk0: 68a 636996i bk1: 64a 636952i bk2: 64a 637008i bk3: 68a 636888i bk4: 48a 637068i bk5: 56a 636957i bk6: 28a 637110i bk7: 32a 637008i bk8: 8a 637184i bk9: 16a 637142i bk10: 8a 637189i bk11: 12a 637176i bk12: 8a 637196i bk13: 20a 637147i bk14: 68a 637036i bk15: 68a 636937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00719038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636473 n_act=40 n_pre=24 n_req=208 n_rd=660 n_write=43 bw_util=0.002206
n_activity=3350 dram_eff=0.4197
bk0: 64a 637022i bk1: 64a 636952i bk2: 68a 636978i bk3: 64a 636901i bk4: 60a 636920i bk5: 44a 637050i bk6: 32a 637093i bk7: 24a 637086i bk8: 24a 637067i bk9: 24a 637095i bk10: 20a 637124i bk11: 4a 637212i bk12: 20a 637112i bk13: 20a 637135i bk14: 60a 637103i bk15: 68a 636930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00777729
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636538 n_act=37 n_pre=21 n_req=182 n_rd=616 n_write=28 bw_util=0.002021
n_activity=2969 dram_eff=0.4338
bk0: 64a 637049i bk1: 64a 636950i bk2: 64a 636997i bk3: 72a 636853i bk4: 60a 637021i bk5: 44a 636995i bk6: 20a 637121i bk7: 16a 637122i bk8: 8a 637178i bk9: 4a 637211i bk10: 12a 637177i bk11: 16a 637146i bk12: 8a 637179i bk13: 12a 637149i bk14: 80a 636983i bk15: 72a 636918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00734888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636542 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.002015
n_activity=2897 dram_eff=0.4432
bk0: 64a 637028i bk1: 64a 636951i bk2: 68a 636960i bk3: 68a 636855i bk4: 44a 637025i bk5: 20a 637163i bk6: 24a 637145i bk7: 28a 637041i bk8: 8a 637187i bk9: 20a 637122i bk10: 16a 637141i bk11: 24a 637105i bk12: 12a 637155i bk13: 4a 637213i bk14: 72a 637031i bk15: 76a 636911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00621587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 73, Miss_rate = 0.120, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 713, Miss = 86, Miss_rate = 0.121, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 77, Miss_rate = 0.126, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 646, Miss = 85, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 632, Miss = 80, Miss_rate = 0.127, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 632, Miss = 87, Miss_rate = 0.138, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.2158
	minimum = 6
	maximum = 30
Network latency average = 7.19799
	minimum = 6
	maximum = 26
Slowest packet = 18946
Flit latency average = 6.74145
	minimum = 6
	maximum = 25
Slowest flit = 28765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00171727
	minimum = 0.000627457 (at node 4)
	maximum = 0.00283336 (at node 36)
Accepted packet rate average = 0.00171727
	minimum = 0.000627457 (at node 4)
	maximum = 0.00283336 (at node 36)
Injected flit rate average = 0.00259218
	minimum = 0.000627457 (at node 4)
	maximum = 0.00547064 (at node 36)
Accepted flit rate average= 0.00259218
	minimum = 0.00125491 (at node 4)
	maximum = 0.00447063 (at node 20)
Injected packet length average = 1.50948
Accepted packet length average = 1.50948
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3733 (5 samples)
	minimum = 6 (5 samples)
	maximum = 61 (5 samples)
Network latency average = 11.9629 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.8 (5 samples)
Flit latency average = 11.3704 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0115609 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0181956 (5 samples)
Accepted packet rate average = 0.0115609 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0181956 (5 samples)
Injected flit rate average = 0.017518 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0364868 (5 samples)
Accepted flit rate average = 0.017518 (5 samples)
	minimum = 0.0126189 (5 samples)
	maximum = 0.0272071 (5 samples)
Injected packet size average = 1.51527 (5 samples)
Accepted packet size average = 1.51527 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 55 sec (295 sec)
gpgpu_simulation_rate = 20250 (inst/sec)
gpgpu_simulation_rate = 4971 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1415
gpu_sim_insn = 1117092
gpu_ipc =     789.4643
gpu_tot_sim_cycle = 1690182
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.1953
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 31130
partiton_reqs_in_parallel_total    = 7549884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4853
partiton_reqs_in_parallel_util = 31130
partiton_reqs_in_parallel_util_total    = 7549884
gpu_sim_cycle_parition_util = 1415
gpu_tot_sim_cycle_parition_util    = 343187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =     208.9937 GB/Sec
L2_BW_total  =       0.9263 GB/Sec
gpu_total_sim_rate=23325

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5489
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
189, 174, 188, 174, 173, 174, 173, 174, 189, 174, 174, 174, 174, 174, 174, 174, 153, 153, 153, 153, 153, 168, 153, 153, 153, 153, 168, 153, 153, 153, 153, 153, 132, 132, 132, 132, 132, 485, 132, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 865
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43420	W0_Idle:1330129	W0_Scoreboard:2361984	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 1370 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1690181 
mrq_lat_table:1186 	72 	87 	226 	173 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11689 	2547 	13 	0 	513 	261 	1297 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7685 	326 	291 	328 	5640 	112 	33 	0 	0 	513 	262 	1296 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9957 	2523 	1696 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	173 	17 	0 	3 	8 	7 	9 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         5         2         4         2         4         1         4        14        14 
dram[1]:        16         0         0         0         5         4         4         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         4         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         5         5         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         2         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         7         6         4         2         1         0         4         2         1         4        15         9 
dram[6]:        17         0        16         0         2         4         2         0         2         1         0         2         1         0        15        15 
dram[7]:        16         0         0        16         8         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         6         4         4         4        10         1         0         7         1         0        15 
dram[9]:         0         0         0        16         5         5         2         4         1         0         0         1         1         2        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         1         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035      6045    190967     74839    187804    119537     31581     26363      2783     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581      1546         0      4228     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007     37546     31455      2874     71516      7696      4991    127795      1713      1796      2060      6192     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277      5243      9558      6100     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847         0      2511      1816     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579     15344      1717    125418    114663    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932      6145     27422      5062      3245      2547      6518     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581      4170      2694      2593      4904      2530      4580      4581 
dram[8]:     11480     11482     21248       996     73223    144229     48460     82787     13646     84582      5610     30933    124750      3535      4580      6731 
dram[9]:     11484     11486      1003     33674     36565    132077      3409    188017      9977      6858    196020    190409      3444     36655     95587      4581 
dram[10]:     11479     11480     23862     26522     49316    128677     24972     99648     70329      2225    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  4.000000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  2.142857  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.750000  3.750000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.444444  3.000000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.000000  1.666667  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.000000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  1.666667  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  3.250000  2.571429  3.000000  1.833333  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  3.500000  6.000000  2.000000  2.500000  5.500000  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.666667  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2054/448 = 4.584821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         4         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         3         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 334
min_bank_accesses = 0!
chip skew: 43/20 = 2.15
average mf latency per bank:
dram[0]:      21771     22836      2816      3072      3454       482       696       469     26118      1048     12315      6600       392      1186     22646     22630
dram[1]:      20393     22826      3548      3069      1015       383       379       663       400    none         227     15267     11841     10791     28190     20568
dram[2]:      25684     21500      3024      2865      7197       411       423      1036       344       216      4410       420       821       515     28240     22072
dram[3]:      20432     22767      2976      3827       603       425      1821      1478       144       286       997       260       250     50375     24027     25384
dram[4]:      21513     22763      3514      7693       530       710       821       364       895    none         696       381       424    none       25847     23133
dram[5]:      22760     20860      3734      3306       548      8901      4608      6564       306       402      2980       970       548      2339     22598     20784
dram[6]:      19943     22783      4759      3191       626      2103       522       827       438       372       170      1354       491       202     27575     22149
dram[7]:      21477     22704      3704      2915      5570       485       324       396      8764       326       144       169       169       158     27547     26058
dram[8]:      21210     21198      4042      3122       419       733       486      2256      1853      3579       349       170      3735       453     32944     27801
dram[9]:      20347     20201      3068      4819      1395       500       598       354       885       286       294     18445       972     10911     19120     23672
dram[10]:      20304     20035      4077      2867       732       623       382       464       397       149       933      2216       296       170     24790     21632
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457       409       346       347    125096       366     36216     36219       352       359     10631     10646
dram[1]:      10633     10652     12705       468      6492       496       358       358       352         0       341     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486     38800       352       358       359       352       347     18201       352       352       361     10627     10642
dram[3]:      10638     10653       442     17637       381       352     10414      8206       341       341       352       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       358       359       360         0       352       354       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       358    100911     32726     31096       353       341     14320       359       354     10630     10653     10688
dram[6]:      11618     10729     33871       540       359     28495       359       352       359       347       341      5558       352       337     10650     10678
dram[7]:      10692     10718     15064       492     33626       518       359       359     34230       352       337       341       341       341     10627     10663
dram[8]:      10655     10646     20758       492       519       387       352     13214     15615     35087       352       341       347       352     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       358       352       341       341    127578       352     41385     10637     10664
dram[10]:      10646     10657     23308       481       439       358       347       358       341       346       359     20729       337       341     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639226 n_act=34 n_pre=18 n_req=162 n_rd=568 n_write=20 bw_util=0.001838
n_activity=2520 dram_eff=0.4667
bk0: 68a 639640i bk1: 64a 639565i bk2: 68a 639606i bk3: 64a 639522i bk4: 16a 639805i bk5: 20a 639792i bk6: 12a 639837i bk7: 32a 639745i bk8: 16a 639770i bk9: 20a 639713i bk10: 8a 639802i bk11: 16a 639749i bk12: 16a 639770i bk13: 12a 639788i bk14: 68a 639659i bk15: 68a 639569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00566837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639146 n_act=42 n_pre=27 n_req=186 n_rd=620 n_write=31 bw_util=0.002035
n_activity=3143 dram_eff=0.4143
bk0: 72a 639599i bk1: 64a 639594i bk2: 64a 639648i bk3: 64a 639538i bk4: 48a 639636i bk5: 44a 639599i bk6: 16a 639739i bk7: 28a 639742i bk8: 16a 639769i bk9: 0a 639861i bk10: 8a 639823i bk11: 20a 639740i bk12: 28a 639697i bk13: 16a 639757i bk14: 60a 639692i bk15: 72a 639552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00619974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639182 n_act=43 n_pre=27 n_req=170 n_rd=592 n_write=22 bw_util=0.001919
n_activity=2955 dram_eff=0.4156
bk0: 68a 639629i bk1: 68a 639551i bk2: 64a 639648i bk3: 68a 639519i bk4: 24a 639768i bk5: 16a 639797i bk6: 24a 639733i bk7: 28a 639674i bk8: 16a 639771i bk9: 16a 639752i bk10: 16a 639730i bk11: 16a 639751i bk12: 20a 639764i bk13: 16a 639751i bk14: 60a 639692i bk15: 72a 639543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00654512
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639152 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.002057
n_activity=3080 dram_eff=0.4273
bk0: 72a 639582i bk1: 64a 639576i bk2: 64a 639661i bk3: 64a 639550i bk4: 36a 639708i bk5: 48a 639675i bk6: 40a 639641i bk7: 24a 639742i bk8: 8a 639814i bk9: 4a 639834i bk10: 20a 639764i bk11: 12a 639800i bk12: 24a 639752i bk13: 8a 639808i bk14: 68a 639663i bk15: 68a 639536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00665452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639101 n_act=48 n_pre=34 n_req=194 n_rd=652 n_write=31 bw_util=0.002135
n_activity=3505 dram_eff=0.3897
bk0: 68a 639614i bk1: 64a 639556i bk2: 64a 639664i bk3: 68a 639528i bk4: 52a 639591i bk5: 28a 639804i bk6: 40a 639562i bk7: 40a 639640i bk8: 24a 639685i bk9: 0a 639853i bk10: 12a 639785i bk11: 28a 639719i bk12: 12a 639805i bk13: 0a 639868i bk14: 72a 639615i bk15: 80a 639462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00554804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639097 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.002172
n_activity=3472 dram_eff=0.4003
bk0: 64a 639636i bk1: 68a 639543i bk2: 64a 639604i bk3: 72a 639498i bk4: 48a 639663i bk5: 44a 639698i bk6: 36a 639610i bk7: 16a 639763i bk8: 20a 639748i bk9: 16a 639787i bk10: 20a 639723i bk11: 12a 639796i bk12: 12a 639788i bk13: 12a 639793i bk14: 76a 639632i bk15: 80a 639506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00541207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639113 n_act=50 n_pre=34 n_req=189 n_rd=640 n_write=29 bw_util=0.002091
n_activity=3346 dram_eff=0.3999
bk0: 72a 639551i bk1: 64a 639543i bk2: 72a 639567i bk3: 64a 639527i bk4: 52a 639577i bk5: 56a 639504i bk6: 24a 639715i bk7: 16a 639813i bk8: 12a 639762i bk9: 8a 639801i bk10: 4a 639834i bk11: 12a 639758i bk12: 20a 639755i bk13: 16a 639785i bk14: 68a 639652i bk15: 80a 639475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00811576
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639139 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.002085
n_activity=3155 dram_eff=0.4228
bk0: 68a 639622i bk1: 64a 639578i bk2: 64a 639634i bk3: 68a 639514i bk4: 48a 639694i bk5: 56a 639583i bk6: 28a 639736i bk7: 32a 639634i bk8: 8a 639810i bk9: 16a 639768i bk10: 8a 639815i bk11: 12a 639802i bk12: 8a 639822i bk13: 20a 639773i bk14: 68a 639662i bk15: 68a 639563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00716087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639099 n_act=40 n_pre=24 n_req=208 n_rd=660 n_write=43 bw_util=0.002197
n_activity=3350 dram_eff=0.4197
bk0: 64a 639648i bk1: 64a 639578i bk2: 68a 639604i bk3: 64a 639527i bk4: 60a 639546i bk5: 44a 639676i bk6: 32a 639719i bk7: 24a 639712i bk8: 24a 639693i bk9: 24a 639721i bk10: 20a 639750i bk11: 4a 639838i bk12: 20a 639738i bk13: 20a 639761i bk14: 60a 639729i bk15: 68a 639556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00774537
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639164 n_act=37 n_pre=21 n_req=182 n_rd=616 n_write=28 bw_util=0.002013
n_activity=2969 dram_eff=0.4338
bk0: 64a 639675i bk1: 64a 639576i bk2: 64a 639623i bk3: 72a 639479i bk4: 60a 639647i bk5: 44a 639621i bk6: 20a 639747i bk7: 16a 639748i bk8: 8a 639804i bk9: 4a 639837i bk10: 12a 639803i bk11: 16a 639772i bk12: 8a 639805i bk13: 12a 639775i bk14: 80a 639609i bk15: 72a 639544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00731872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639168 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.002007
n_activity=2897 dram_eff=0.4432
bk0: 64a 639654i bk1: 64a 639577i bk2: 68a 639586i bk3: 68a 639481i bk4: 44a 639651i bk5: 20a 639789i bk6: 24a 639771i bk7: 28a 639667i bk8: 8a 639813i bk9: 20a 639748i bk10: 16a 639767i bk11: 24a 639731i bk12: 12a 639781i bk13: 4a 639839i bk14: 72a 639657i bk15: 76a 639537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00619036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 739, Miss = 73, Miss_rate = 0.099, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 844, Miss = 86, Miss_rate = 0.102, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 742, Miss = 77, Miss_rate = 0.104, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 772, Miss = 85, Miss_rate = 0.110, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 759, Miss = 80, Miss_rate = 0.105, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1028, Miss = 87, Miss_rate = 0.085, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 730, Miss = 77, Miss_rate = 0.105, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4312
	minimum = 6
	maximum = 295
Network latency average = 16.8647
	minimum = 6
	maximum = 240
Slowest packet = 29431
Flit latency average = 17.5174
	minimum = 6
	maximum = 239
Slowest flit = 44482
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0441301
	minimum = 0.0311174 (at node 12)
	maximum = 0.140028 (at node 44)
Accepted packet rate average = 0.0441301
	minimum = 0.0311174 (at node 12)
	maximum = 0.140028 (at node 44)
Injected flit rate average = 0.0661952
	minimum = 0.039604 (at node 12)
	maximum = 0.173975 (at node 44)
Accepted flit rate average= 0.0661952
	minimum = 0.0523338 (at node 49)
	maximum = 0.24611 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.883 (6 samples)
	minimum = 6 (6 samples)
	maximum = 100 (6 samples)
Network latency average = 12.7798 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.5 (6 samples)
Flit latency average = 12.3949 (6 samples)
	minimum = 6 (6 samples)
	maximum = 75.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0169891 (6 samples)
	minimum = 0.0121901 (6 samples)
	maximum = 0.0385011 (6 samples)
Accepted packet rate average = 0.0169891 (6 samples)
	minimum = 0.0121901 (6 samples)
	maximum = 0.0385011 (6 samples)
Injected flit rate average = 0.0256308 (6 samples)
	minimum = 0.0136046 (6 samples)
	maximum = 0.0594015 (6 samples)
Accepted flit rate average = 0.0256308 (6 samples)
	minimum = 0.0192381 (6 samples)
	maximum = 0.0636909 (6 samples)
Injected packet size average = 1.50866 (6 samples)
Accepted packet size average = 1.50866 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 4 sec (304 sec)
gpgpu_simulation_rate = 23325 (inst/sec)
gpgpu_simulation_rate = 5559 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 152783
gpu_sim_insn = 1294722
gpu_ipc =       8.4743
gpu_tot_sim_cycle = 2070187
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       4.0506
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 3361226
partiton_reqs_in_parallel_total    = 7581014
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2856
partiton_reqs_in_parallel_util = 3361226
partiton_reqs_in_parallel_util_total    = 7581014
gpu_sim_cycle_parition_util = 152783
gpu_tot_sim_cycle_parition_util    = 344602
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =      10.0626 GB/Sec
L2_BW_total  =       1.4989 GB/Sec
gpu_total_sim_rate=17579

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177819
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
357, 197, 407, 197, 196, 197, 196, 197, 564, 197, 197, 197, 197, 197, 197, 197, 199, 199, 199, 199, 199, 214, 199, 199, 199, 199, 214, 199, 199, 199, 199, 199, 155, 155, 155, 155, 155, 508, 155, 340, 155, 155, 155, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 341, 340, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9392
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3641
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 865
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49740	W0_Idle:2232581	W0_Scoreboard:5663499	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 932 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 2070186 
mrq_lat_table:3695 	95 	146 	508 	222 	203 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26622 	3750 	13 	0 	515 	263 	1302 	20 	33 	43 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	22009 	361 	291 	328 	7418 	112 	33 	0 	0 	515 	264 	1301 	20 	33 	43 	9 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22110 	2614 	1696 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	423 	17 	1 	6 	16 	22 	21 	18 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         6        18        18        22         6         2        20        14        10        14        14 
dram[1]:        16        16        17        16        14         8        10         8         6        28        10         8         6         4        14        14 
dram[2]:        16        16        16        16         6         8         4        13        10         2        15         8        22         4        14        14 
dram[3]:        16        16        16        17         8         8        14         8        10         2         6        19        12         2        14        14 
dram[4]:        16        16        17        16        10        14         4         4         4         2         4        12         6        14        14        14 
dram[5]:        16        17        17        17        20         6         8         4         8        10        14         6         4         4        15         9 
dram[6]:        17        16        16        16         6         5         4        11        16        19        12        16         8        12        15        16 
dram[7]:        16        16        17        16         8         6         4        12         4        18        10         6         4        10        15        15 
dram[8]:        16        16        16        16         4         6        15        10        10        14         8         2        12         8        15        15 
dram[9]:        16        16        16        16         7         6        15         8        14         3         8         6         3        12        15        15 
dram[10]:         0        16        16        16         8         6         4         6         4        20         2        10         8         2        15        15 
maximum service time to same row:
dram[0]:     11475     88440       967       969     46035     46442    190967    101095    187804    119537     31581    139668    140130    147770    186906      4584 
dram[1]:     11479     96321     64572      1002     70616    192674    189030    192581      1969     71832     28033     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1346     77901     37546     95563      2874     71516      7696      4991    129496     73235     41003      2060     10988     68948 
dram[3]:     11479     11486     75276     79874    124035     75545     52428     71664     43321      9558      6100    141683    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847      1079      2511     57847     74605     33004    184970     68228 
dram[5]:     11486     11491     64576     75424     98664    122498     84579     15344      1717    125418    138092    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     61137      1025    187782    101353    127989     89458    186932     82337    118012     94541     25838     81673      6518     72585 
dram[7]:     96856     11484     64573       988     78200    116190    188173    125754     84581    126127    130064      2698      4904     28527      4580      4581 
dram[8]:     11480     11482     75291     61324     73223    144229     48460     82787    133562    134677    123726     30933    124750      3535     44206      6731 
dram[9]:     11484     11486      1003     33674     61704    132077      3409    188017     83796      6858    196020    190409      3444     42781     95587      4581 
dram[10]:     11479     86223     23862     26522     49316    128677     24972     99648     70329    118869    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  3.400000  2.500000  3.600000  5.142857  4.857143  3.555556  6.750000  3.666667  4.625000  2.625000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  3.142857  3.166667  3.500000  2.666667  4.500000  6.400000  4.800000  3.333333  4.142857  4.571429  4.571429  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.333333  3.000000  2.500000  2.636364  4.666667  8.000000  3.000000  2.555556  5.833333  4.500000  4.714286  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  3.250000  2.923077  3.083333  2.700000  4.000000  4.000000  4.833333  5.800000  6.750000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  3.142857  4.000000  2.214286  3.000000  3.111111  9.333333  4.600000  4.285714  3.400000  4.000000  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  4.300000  2.666667  2.200000  2.692308  5.400000  3.571429  3.000000  2.666667  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.312500  2.642857  2.181818  3.200000  3.833333  4.000000  3.125000  2.888889  3.250000  3.500000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.692308  2.800000  2.076923  2.176471  5.500000  5.800000  3.250000  4.600000  4.571429  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.833333  5.000000  2.050000  2.916667  3.166667  3.090909  3.000000  4.428571  3.125000  5.250000  4.875000  5.000000  4.428571  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  3.071429  4.000000  2.333333  3.125000  5.800000  2.875000  5.800000  4.833333  3.125000  4.600000  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.294118  3.272727  3.285714  1.888889  6.000000  8.000000  4.000000  4.285714  2.875000  4.000000  9.500000  6.800000 
average row locality = 4979/1277 = 3.898982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        16         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7        10        12        12        11         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         8        12        13        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        11        13        10        13         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         8        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        12        10        12        10        10        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        12        10         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        13        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        12         9         8        12         9        12        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        12         9         8        11         8 
total reads: 1373
min_bank_accesses = 0!
chip skew: 135/117 = 1.15
average mf latency per bank:
dram[0]:      20147     23773      3267      3371      1026      2038      5391      3465     10976       659      1690      5995      4518       868     12763     11296
dram[1]:      17267     26226      3568      2937      3230       831       445      3824       563      2597      1487      8413      5014      2454     14591     13073
dram[2]:      21511     19034      3383      6516      1626      2711       642       730       539       356      5060      4930      1788       613     15257     12545
dram[3]:      19932     17319      6748      7424       692      3626      2666       849      2751       447       651      5472       651      9955     15538     15094
dram[4]:      18778     22106      3730      6912      1461       507       936       632       610       417       475      6164       799      2084     14399     13424
dram[5]:      20815     18585      4077     10468      2530      3871      5744      1510       426      4178      6556       685       472       920     12821     13917
dram[6]:      19407     18887      8527      3471      3115      1494      5748      3742       327      7330      5239      1802      2973       632     15464     13185
dram[7]:      24947     19042      3890      3010      2487       759      6703      2132      1852      4836      5732       720       484      1540     14544     14354
dram[8]:      17869     16973      7114      6310      2002       853      3405       993      6890      1885      6072       304      1732       433     16599     14342
dram[9]:      16305     17771      3307      4531      1175       588       526       751      4153       498      1014      4933       640      2060     12779     12551
dram[10]:      20809     25134      4097      3095       585      4754       558      7231       555      4199       607      1263       475       610     14098     15204
maximum mf latency per bank:
dram[0]:      10635     96299       417       478      9457     49640    103921    106487    125096       366     36216    140229    145299       366     62669     10646
dram[1]:      10633     96312     12705       468    109158       496       383    101364       358     73048     13325     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442     78183     38800     98844       359       359       352       347    129901     52292     41922       361     15930     10642
dram[3]:      10638     10653     75632     80786       381     93728     54906      8206     44496       374       359    142745       364    150260     10631     10661
dram[4]:      10665     10675     14205     82718     31523       359       360       360       360       358       361    140229       368     34123     10640     25891
dram[5]:      10691     10685     15926     88540     49620    100911    103919     31096       359     83391    140230       364       368     10630     10653     10688
dram[6]:      11618     10729     67859       540     49621     28495    114332    106566       359    132492    122109     28941     34110       377     10650     15895
dram[7]:      96308     10718     15064       492     33626       518    103962     60082     34230    127311    137652       361       365     21133     10627     10663
dram[8]:      10655     10646     75621     65254     49701       387    101313     13214    135048     35087    129889       362       359       364     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       359     85970       359     10739    127578       360     41385     62668     10664
dram[10]:      10646     96312     23308       481       439     57467       358    124700       359    119521       359     20729       359       369     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921803 n_act=117 n_pre=101 n_req=486 n_rd=1404 n_write=135 bw_util=0.003333
n_activity=8397 dram_eff=0.3666
bk0: 76a 923257i bk1: 96a 923042i bk2: 68a 923297i bk3: 68a 923195i bk4: 112a 923012i bk5: 108a 922908i bk6: 96a 922983i bk7: 92a 923076i bk8: 88a 923087i bk9: 80a 923024i bk10: 56a 923240i bk11: 80a 923030i bk12: 84a 923027i bk13: 56a 923184i bk14: 124a 923009i bk15: 120a 922892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00491901
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921925 n_act=110 n_pre=94 n_req=453 n_rd=1304 n_write=127 bw_util=0.003099
n_activity=8070 dram_eff=0.3546
bk0: 88a 923213i bk1: 72a 923230i bk2: 76a 923276i bk3: 84a 923097i bk4: 124a 922892i bk5: 116a 922986i bk6: 88a 922931i bk7: 88a 922981i bk8: 40a 923286i bk9: 72a 923045i bk10: 56a 923216i bk11: 48a 923248i bk12: 72a 923156i bk13: 76a 923062i bk14: 100a 923135i bk15: 104a 923043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0051832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921873 n_act=120 n_pre=104 n_req=458 n_rd=1340 n_write=123 bw_util=0.003168
n_activity=8487 dram_eff=0.3448
bk0: 84a 923204i bk1: 80a 923196i bk2: 76a 923265i bk3: 92a 923120i bk4: 112a 922935i bk5: 128a 922821i bk6: 72a 923098i bk7: 76a 923036i bk8: 64a 923174i bk9: 48a 923240i bk10: 88a 922996i bk11: 60a 923134i bk12: 84a 923070i bk13: 64a 923137i bk14: 104a 923115i bk15: 108a 923038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00529365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921995 n_act=108 n_pre=92 n_req=429 n_rd=1248 n_write=117 bw_util=0.002956
n_activity=7722 dram_eff=0.3535
bk0: 76a 923249i bk1: 88a 923128i bk2: 80a 923234i bk3: 80a 923115i bk4: 116a 922983i bk5: 112a 922937i bk6: 96a 922946i bk7: 72a 923087i bk8: 48a 923243i bk9: 48a 923214i bk10: 68a 923141i bk11: 64a 923189i bk12: 64a 923234i bk13: 40a 923295i bk14: 96a 923163i bk15: 100a 923020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00552211
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921907 n_act=115 n_pre=99 n_req=458 n_rd=1308 n_write=131 bw_util=0.003116
n_activity=8577 dram_eff=0.3355
bk0: 80a 923241i bk1: 68a 923225i bk2: 68a 923340i bk3: 84a 923130i bk4: 128a 922888i bk5: 124a 922939i bk6: 84a 922977i bk7: 100a 922929i bk8: 68a 923105i bk9: 60a 923231i bk10: 52a 923191i bk11: 68a 923143i bk12: 40a 923285i bk13: 60a 923221i bk14: 108a 923107i bk15: 116a 922958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00435597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921893 n_act=118 n_pre=102 n_req=454 n_rd=1324 n_write=123 bw_util=0.003134
n_activity=8345 dram_eff=0.3468
bk0: 72a 923267i bk1: 80a 923172i bk2: 72a 923241i bk3: 88a 923101i bk4: 124a 922980i bk5: 100a 923039i bk6: 92a 922931i bk7: 100a 922927i bk8: 60a 923189i bk9: 64a 923174i bk10: 68a 923122i bk11: 64a 923111i bk12: 56a 923198i bk13: 60a 923187i bk14: 116a 923075i bk15: 108a 923021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00434623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921919 n_act=125 n_pre=109 n_req=441 n_rd=1288 n_write=119 bw_util=0.003047
n_activity=8583 dram_eff=0.3279
bk0: 76a 923206i bk1: 80a 923105i bk2: 76a 923229i bk3: 72a 923190i bk4: 116a 922907i bk5: 108a 922950i bk6: 76a 923111i bk7: 80a 923061i bk8: 52a 923206i bk9: 80a 923122i bk10: 60a 923132i bk11: 64a 923089i bk12: 64a 923165i bk13: 64a 923124i bk14: 100a 923128i bk15: 120a 922900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00622158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0x80514b00, atomic=0 1 entries : 0x7f1b2c7b86e0 :  mf: uid=325656, sid19:w57, part=7, addr=0x80514b60, load , size=32, unknown  status = IN_PARTITION_DRAM (2070186), 

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921928 n_act=119 n_pre=103 n_req=443 n_rd=1290 n_write=120 bw_util=0.003053
n_activity=8373 dram_eff=0.3368
bk0: 76a 923255i bk1: 80a 923179i bk2: 68a 923309i bk3: 84a 923147i bk4: 108a 922990i bk5: 120a 922891i bk6: 84a 923038i bk7: 96a 922808i bk8: 46a 923262i bk9: 68a 923191i bk10: 64a 923120i bk11: 56a 923252i bk12: 76a 923092i bk13: 48a 923245i bk14: 104a 923128i bk15: 112a 922993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00555026
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921856 n_act=124 n_pre=108 n_req=464 n_rd=1344 n_write=128 bw_util=0.003188
n_activity=8544 dram_eff=0.3446
bk0: 80a 923250i bk1: 84a 923130i bk2: 92a 923156i bk3: 80a 923130i bk4: 124a 922772i bk5: 108a 922979i bk6: 100a 922909i bk7: 92a 922983i bk8: 60a 923153i bk9: 76a 923109i bk10: 64a 923116i bk11: 44a 923274i bk12: 72a 923067i bk13: 56a 923231i bk14: 104a 923124i bk15: 108a 923018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00608515
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=921881 n_act=115 n_pre=99 n_req=463 n_rd=1336 n_write=129 bw_util=0.003173
n_activity=8379 dram_eff=0.3497
bk0: 84a 923234i bk1: 76a 923168i bk2: 72a 923251i bk3: 88a 923131i bk4: 100a 923012i bk5: 120a 922892i bk6: 80a 923086i bk7: 76a 923037i bk8: 68a 923124i bk9: 68a 923188i bk10: 56a 923168i bk11: 68a 923168i bk12: 68a 923114i bk13: 60a 923166i bk14: 136a 922933i bk15: 116a 922940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00584261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=923560 n_nop=922005 n_act=107 n_pre=91 n_req=430 n_rd=1236 n_write=121 bw_util=0.002939
n_activity=7718 dram_eff=0.3516
bk0: 64a 923343i bk1: 68a 923248i bk2: 76a 923255i bk3: 84a 923098i bk4: 112a 922867i bk5: 108a 922998i bk6: 60a 923185i bk7: 96a 922785i bk8: 56a 923211i bk9: 68a 923158i bk10: 56a 923164i bk11: 72a 923098i bk12: 56a 923169i bk13: 48a 923207i bk14: 108a 923143i bk15: 104a 923066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00551237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[3]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 1488, Miss = 171, Miss_rate = 0.115, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[8]: Access = 1477, Miss = 157, Miss_rate = 0.106, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 170, Miss_rate = 0.115, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1568, Miss = 166, Miss_rate = 0.106, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 1992, Miss = 174, Miss_rate = 0.087, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1278, Miss = 147, Miss_rate = 0.115, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3212
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 
GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
6.98853
	minimum = 6
	maximum = 21
Network latency average = 6.98564
	minimum = 6
	maximum = 21
Slowest packet = 40210
Flit latency average = 6.47009
	minimum = 6
	maximum = 21
Slowest flit = 60885
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00212329
	minimum = 0.0012076 (at node 0)
	maximum = 0.00315482 (at node 44)
Accepted packet rate average = 0.00212329
	minimum = 0.0012076 (at node 0)
	maximum = 0.00315482 (at node 44)
Injected flit rate average = 0.00322034
	minimum = 0.00146941 (at node 0)
	maximum = 0.00577293 (at node 44)
Accepted flit rate average= 0.00322034
	minimum = 0.0021534 (at node 0)
	maximum = 0.00525258 (at node 11)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4695 (7 samples)
	minimum = 6 (7 samples)
	maximum = 88.7143 (7 samples)
Network latency average = 11.9521 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68.5714 (7 samples)
Flit latency average = 11.5485 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0148654 (7 samples)
	minimum = 0.0106212 (7 samples)
	maximum = 0.0334516 (7 samples)
Accepted packet rate average = 0.0148654 (7 samples)
	minimum = 0.0106212 (7 samples)
	maximum = 0.0334516 (7 samples)
Injected flit rate average = 0.0224293 (7 samples)
	minimum = 0.011871 (7 samples)
	maximum = 0.0517402 (7 samples)
Accepted flit rate average = 0.0224293 (7 samples)
	minimum = 0.0167974 (7 samples)
	maximum = 0.0553426 (7 samples)
Injected packet size average = 1.50882 (7 samples)
Accepted packet size average = 1.50882 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 57 sec (477 sec)
gpgpu_simulation_rate = 17579 (inst/sec)
gpgpu_simulation_rate = 4340 (cycle/sec)
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2891
gpu_sim_insn = 1132352
gpu_ipc =     391.6818
gpu_tot_sim_cycle = 2295228
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       4.1468
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7343
partiton_reqs_in_parallel = 63602
partiton_reqs_in_parallel_total    = 10942240
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7951
partiton_reqs_in_parallel_util = 63602
partiton_reqs_in_parallel_util_total    = 10942240
gpu_sim_cycle_parition_util = 2891
gpu_tot_sim_cycle_parition_util    = 497385
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     223.7309 GB/Sec
L2_BW_total  =       1.6338 GB/Sec
gpu_total_sim_rate=19424

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0262
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
378, 218, 443, 218, 217, 218, 232, 218, 585, 233, 233, 233, 233, 233, 218, 233, 235, 220, 235, 220, 235, 235, 235, 220, 220, 235, 235, 235, 220, 235, 235, 220, 176, 191, 176, 191, 176, 529, 191, 376, 191, 191, 191, 206, 191, 191, 176, 191, 191, 176, 191, 191, 176, 377, 361, 191, 191, 191, 191, 176, 191, 176, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43844
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1005
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108703	W0_Idle:2267404	W0_Scoreboard:5675593	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 812 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 2295227 
mrq_lat_table:3695 	95 	146 	508 	222 	203 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32787 	4404 	14 	4 	515 	263 	1302 	20 	33 	43 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	23879 	658 	625 	1561 	9756 	836 	57 	0 	4 	515 	264 	1301 	20 	33 	43 	9 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23845 	2921 	1702 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	4776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	429 	17 	1 	6 	16 	22 	21 	18 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         6        18        18        22         6         2        20        14        10        14        14 
dram[1]:        16        16        17        16        14         8        10         8         6        28        10         8         6         4        14        14 
dram[2]:        16        16        16        16         6         8         4        13        10         2        15         8        22         4        14        14 
dram[3]:        16        16        16        17         8         8        14         8        10         2         6        19        12         2        14        14 
dram[4]:        16        16        17        16        10        14         4         4         4         2         4        12         6        14        14        14 
dram[5]:        16        17        17        17        20         6         8         4         8        10        14         6         4         4        15         9 
dram[6]:        17        16        16        16         6         5         4        11        16        19        12        16         8        12        15        16 
dram[7]:        16        16        17        16         8         6         4        12         4        18        10         6         4        10        15        15 
dram[8]:        16        16        16        16         4         6        15        10        10        14         8         2        12         8        15        15 
dram[9]:        16        16        16        16         7         6        15         8        14         3         8         6         3        12        15        15 
dram[10]:         0        16        16        16         8         6         4         6         4        20         2        10         8         2        15        15 
maximum service time to same row:
dram[0]:     11475     88440       967       969     46035     46442    190967    101095    187804    119537     31581    139668    140130    147770    186906      4584 
dram[1]:     11479     96321     64572      1002     70616    192674    189030    192581      1969     71832     28033     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1346     77901     37546     95563      2874     71516      7696      4991    129496     73235     41003      2060     10988     68948 
dram[3]:     11479     11486     75276     79874    124035     75545     52428     71664     43321      9558      6100    141683    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847      1079      2511     57847     74605     33004    184970     68228 
dram[5]:     11486     11491     64576     75424     98664    122498     84579     15344      1717    125418    138092    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     61137      1025    187782    101353    127989     89458    186932     82337    118012     94541     25838     81673      6518     72585 
dram[7]:     96856     11484     64573       988     78200    116190    188173    125754     84581    126127    130064      2698      4904     28527      4580      4581 
dram[8]:     11480     11482     75291     61324     73223    144229     48460     82787    133562    134677    123726     30933    124750      3535     44206      6731 
dram[9]:     11484     11486      1003     33674     61704    132077      3409    188017     83796      6858    196020    190409      3444     42781     95587      4581 
dram[10]:     11479     86223     23862     26522     49316    128677     24972     99648     70329    118869    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  3.400000  2.500000  3.600000  5.142857  4.857143  3.555556  6.750000  3.666667  4.625000  2.625000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  3.142857  3.166667  3.500000  2.666667  4.500000  6.400000  4.800000  3.333333  4.142857  4.571429  4.571429  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.333333  3.000000  2.500000  2.636364  4.666667  8.000000  3.000000  2.555556  5.833333  4.500000  4.714286  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  3.250000  2.923077  3.083333  2.700000  4.000000  4.000000  4.833333  5.800000  6.750000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  3.142857  4.000000  2.214286  3.000000  3.111111  9.333333  4.600000  4.285714  3.400000  4.000000  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  4.300000  2.666667  2.200000  2.692308  5.400000  3.571429  3.000000  2.666667  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.312500  2.642857  2.181818  3.200000  3.833333  4.000000  3.125000  2.888889  3.250000  3.500000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.692308  2.800000  2.076923  2.176471  5.500000  5.800000  3.250000  4.600000  4.571429  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.833333  5.000000  2.050000  2.916667  3.166667  3.090909  3.000000  4.428571  3.125000  5.250000  4.875000  5.000000  4.428571  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  3.071429  4.000000  2.333333  3.125000  5.800000  2.875000  5.800000  4.833333  3.125000  4.600000  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.294118  3.272727  3.285714  1.888889  6.000000  8.000000  4.000000  4.285714  2.875000  4.000000  9.500000  6.800000 
average row locality = 4979/1277 = 3.898982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        16         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        10         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7        10        12        12        11         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         8        12        13        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        11        13        10        13         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         8        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        12        10        12        10        10        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        12        10         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        13        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        12         9         8        12         9        12        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        12         9         8        11         8 
total reads: 1373
min_bank_accesses = 0!
chip skew: 135/117 = 1.15
average mf latency per bank:
dram[0]:      20767     24188      4281      4357      1279      2271      5479      3548     10976       659      1690      5995      4518       868     12911     11443
dram[1]:      17718     26839      4428      3746      3414      1078       550      3931       563      2597      1487      8413      5014      2454     14731     13243
dram[2]:      21982     19620      4358      7332      1824      2943       812       862       539       356      5060      4930      1788       613     15412     12725
dram[3]:      20561     17869      7615      8183       949      3859      2752       937      2751       447       651      5472       651      9955     15733     15262
dram[4]:      19244     22745      4610      7744      1627       653      1028       721       610       417       475      6164       799      2084     14554     13590
dram[5]:      21379     19074      5036     11305      2717      4132      5839      1600       426      4178      6556       685       472       920     13001     14084
dram[6]:      20040     19480      9455      4419      3314      1699      5886      3802       327      7330      5239      1802      2973       632     15663     13396
dram[7]:      25596     19637      4786      3860      2640       934      6804      2213      1852      4836      5732       720       484      1540     14707     14546
dram[8]:      18534     17637      7972      7140      2205      1080      3486      1121      6890      1885      6072       304      8517       433     16848     14519
dram[9]:      16845     18417      4346      5377      1412       751       611       878      4153       498      1014      4933       640      2060     12914     12703
dram[10]:      21541     25900      5034      3903       740      4979       673      7313       555      4199       607      1263       475       610     14255     15421
maximum mf latency per bank:
dram[0]:      10635     96299       417       478      9457     49640    103921    106487    125096       366     36216    140229    145299       366     62669     10646
dram[1]:      10633     96312     12705       468    109158       496       383    101364       358     73048     13325     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442     78183     38800     98844       359       359       352       347    129901     52292     41922       361     15930     10642
dram[3]:      10638     10653     75632     80786      1422     93728     54906      8206     44496       374       359    142745       364    150260     10631     10661
dram[4]:      10665     10675     14205     82718     31523       359       360       360       360       358       361    140229       368     34123     10640     25891
dram[5]:      10691     10685     15926     88540     49620    100911    103919     31096       359     83391    140230       364       368     10630     10653     10688
dram[6]:      11618     10729     67859       540     49621     28495    114332    106566       359    132492    122109     28941     34110       377     10650     15895
dram[7]:      96308     10718     15064       492     33626       518    103962     60082     34230    127311    137652       361       365     21133     10627     10663
dram[8]:      10655     10646     75621     65254     49701       387    101313     13214    135048     35087    129889       362       416       364     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       359     85970       359     10739    127578       360     41385     62668     10664
dram[10]:      10646     96312     23308       481       439     57467       358    124700       359    119521       359     20729       359       369     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927170 n_act=117 n_pre=101 n_req=486 n_rd=1404 n_write=135 bw_util=0.003314
n_activity=8397 dram_eff=0.3666
bk0: 76a 928624i bk1: 96a 928409i bk2: 68a 928664i bk3: 68a 928562i bk4: 112a 928379i bk5: 108a 928275i bk6: 96a 928350i bk7: 92a 928443i bk8: 88a 928454i bk9: 80a 928391i bk10: 56a 928607i bk11: 80a 928397i bk12: 84a 928394i bk13: 56a 928551i bk14: 124a 928376i bk15: 120a 928259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00489059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927292 n_act=110 n_pre=94 n_req=453 n_rd=1304 n_write=127 bw_util=0.003081
n_activity=8070 dram_eff=0.3546
bk0: 88a 928580i bk1: 72a 928597i bk2: 76a 928643i bk3: 84a 928464i bk4: 124a 928259i bk5: 116a 928353i bk6: 88a 928298i bk7: 88a 928348i bk8: 40a 928653i bk9: 72a 928412i bk10: 56a 928583i bk11: 48a 928615i bk12: 72a 928523i bk13: 76a 928429i bk14: 100a 928502i bk15: 104a 928410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00515326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927240 n_act=120 n_pre=104 n_req=458 n_rd=1340 n_write=123 bw_util=0.00315
n_activity=8487 dram_eff=0.3448
bk0: 84a 928571i bk1: 80a 928563i bk2: 76a 928632i bk3: 92a 928487i bk4: 112a 928302i bk5: 128a 928188i bk6: 72a 928465i bk7: 76a 928403i bk8: 64a 928541i bk9: 48a 928607i bk10: 88a 928363i bk11: 60a 928501i bk12: 84a 928437i bk13: 64a 928504i bk14: 104a 928482i bk15: 108a 928405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00526306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927362 n_act=108 n_pre=92 n_req=429 n_rd=1248 n_write=117 bw_util=0.002939
n_activity=7722 dram_eff=0.3535
bk0: 76a 928616i bk1: 88a 928495i bk2: 80a 928601i bk3: 80a 928482i bk4: 116a 928350i bk5: 112a 928304i bk6: 96a 928313i bk7: 72a 928454i bk8: 48a 928610i bk9: 48a 928581i bk10: 68a 928508i bk11: 64a 928556i bk12: 64a 928601i bk13: 40a 928662i bk14: 96a 928530i bk15: 100a 928387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00549021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927274 n_act=115 n_pre=99 n_req=458 n_rd=1308 n_write=131 bw_util=0.003098
n_activity=8577 dram_eff=0.3355
bk0: 80a 928608i bk1: 68a 928592i bk2: 68a 928707i bk3: 84a 928497i bk4: 128a 928255i bk5: 124a 928306i bk6: 84a 928344i bk7: 100a 928296i bk8: 68a 928472i bk9: 60a 928598i bk10: 52a 928558i bk11: 68a 928510i bk12: 40a 928652i bk13: 60a 928588i bk14: 108a 928474i bk15: 116a 928325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0043308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927260 n_act=118 n_pre=102 n_req=454 n_rd=1324 n_write=123 bw_util=0.003115
n_activity=8345 dram_eff=0.3468
bk0: 72a 928634i bk1: 80a 928539i bk2: 72a 928608i bk3: 88a 928468i bk4: 124a 928347i bk5: 100a 928406i bk6: 92a 928298i bk7: 100a 928294i bk8: 60a 928556i bk9: 64a 928541i bk10: 68a 928489i bk11: 64a 928478i bk12: 56a 928565i bk13: 60a 928554i bk14: 116a 928442i bk15: 108a 928388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00432111
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927286 n_act=125 n_pre=109 n_req=441 n_rd=1288 n_write=119 bw_util=0.003029
n_activity=8583 dram_eff=0.3279
bk0: 76a 928573i bk1: 80a 928472i bk2: 76a 928596i bk3: 72a 928557i bk4: 116a 928274i bk5: 108a 928317i bk6: 76a 928478i bk7: 80a 928428i bk8: 52a 928573i bk9: 80a 928489i bk10: 60a 928499i bk11: 64a 928456i bk12: 64a 928532i bk13: 64a 928491i bk14: 100a 928495i bk15: 120a 928267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00618563
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927293 n_act=119 n_pre=103 n_req=443 n_rd=1292 n_write=120 bw_util=0.00304
n_activity=8387 dram_eff=0.3367
bk0: 76a 928622i bk1: 80a 928546i bk2: 68a 928676i bk3: 84a 928514i bk4: 108a 928357i bk5: 120a 928258i bk6: 84a 928405i bk7: 96a 928175i bk8: 48a 928626i bk9: 68a 928558i bk10: 64a 928487i bk11: 56a 928619i bk12: 76a 928459i bk13: 48a 928612i bk14: 104a 928495i bk15: 112a 928360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00551819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927223 n_act=124 n_pre=108 n_req=464 n_rd=1344 n_write=128 bw_util=0.003169
n_activity=8544 dram_eff=0.3446
bk0: 80a 928617i bk1: 84a 928497i bk2: 92a 928523i bk3: 80a 928497i bk4: 124a 928139i bk5: 108a 928346i bk6: 100a 928276i bk7: 92a 928350i bk8: 60a 928520i bk9: 76a 928476i bk10: 64a 928483i bk11: 44a 928641i bk12: 72a 928434i bk13: 56a 928598i bk14: 104a 928491i bk15: 108a 928385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00604999
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927248 n_act=115 n_pre=99 n_req=463 n_rd=1336 n_write=129 bw_util=0.003154
n_activity=8379 dram_eff=0.3497
bk0: 84a 928601i bk1: 76a 928535i bk2: 72a 928618i bk3: 88a 928498i bk4: 100a 928379i bk5: 120a 928259i bk6: 80a 928453i bk7: 76a 928404i bk8: 68a 928491i bk9: 68a 928555i bk10: 56a 928535i bk11: 68a 928535i bk12: 68a 928481i bk13: 60a 928533i bk14: 136a 928300i bk15: 116a 928307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00580885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=928927 n_nop=927372 n_act=107 n_pre=91 n_req=430 n_rd=1236 n_write=121 bw_util=0.002922
n_activity=7718 dram_eff=0.3516
bk0: 64a 928710i bk1: 68a 928615i bk2: 76a 928622i bk3: 84a 928465i bk4: 112a 928234i bk5: 108a 928365i bk6: 60a 928552i bk7: 96a 928152i bk8: 56a 928578i bk9: 68a 928525i bk10: 56a 928531i bk11: 72a 928465i bk12: 56a 928536i bk13: 48a 928574i bk14: 108a 928510i bk15: 104a 928433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00548052

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[3]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[4]: Access = 1741, Miss = 171, Miss_rate = 0.098, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[8]: Access = 1709, Miss = 157, Miss_rate = 0.092, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1737, Miss = 170, Miss_rate = 0.098, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1831, Miss = 166, Miss_rate = 0.091, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[14]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 3446, Miss = 174, Miss_rate = 0.050, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[19]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1531, Miss = 147, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 145, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3212
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.7989
	minimum = 6
	maximum = 578
Network latency average = 34.6138
	minimum = 6
	maximum = 338
Slowest packet = 68180
Flit latency average = 42.2327
	minimum = 6
	maximum = 337
Slowest flit = 107312
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0472249
	minimum = 0.0346021 (at node 7)
	maximum = 0.251557 (at node 44)
Accepted packet rate average = 0.0472249
	minimum = 0.0346021 (at node 7)
	maximum = 0.251557 (at node 44)
Injected flit rate average = 0.0708374
	minimum = 0.0560554 (at node 36)
	maximum = 0.268166 (at node 44)
Accepted flit rate average= 0.0708374
	minimum = 0.0456747 (at node 7)
	maximum = 0.486505 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.3856 (8 samples)
	minimum = 6 (8 samples)
	maximum = 149.875 (8 samples)
Network latency average = 14.7848 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.25 (8 samples)
Flit latency average = 15.384 (8 samples)
	minimum = 6 (8 samples)
	maximum = 101.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0189104 (8 samples)
	minimum = 0.0136188 (8 samples)
	maximum = 0.0607148 (8 samples)
Accepted packet rate average = 0.0189104 (8 samples)
	minimum = 0.0136188 (8 samples)
	maximum = 0.0607148 (8 samples)
Injected flit rate average = 0.0284803 (8 samples)
	minimum = 0.017394 (8 samples)
	maximum = 0.0787935 (8 samples)
Accepted flit rate average = 0.0284803 (8 samples)
	minimum = 0.0204071 (8 samples)
	maximum = 0.109238 (8 samples)
Injected packet size average = 1.50607 (8 samples)
Accepted packet size average = 1.50607 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 10 sec (490 sec)
gpgpu_simulation_rate = 19424 (inst/sec)
gpgpu_simulation_rate = 4684 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 339982
gpu_sim_insn = 1536501
gpu_ipc =       4.5194
gpu_tot_sim_cycle = 2862432
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.8619
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 3758
gpu_stall_icnt2sh    = 46506
partiton_reqs_in_parallel = 7476076
partiton_reqs_in_parallel_total    = 11005842
partiton_level_parallism =      21.9896
partiton_level_parallism_total  =       6.4567
partiton_reqs_in_parallel_util = 7476076
partiton_reqs_in_parallel_util_total    = 11005842
gpu_sim_cycle_parition_util = 339982
gpu_tot_sim_cycle_parition_util    = 500276
partiton_level_parallism_util =      21.9896
partiton_level_parallism_util_total  =      21.9955
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      21.8946 GB/Sec
L2_BW_total  =       3.9105 GB/Sec
gpu_total_sim_rate=8773

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342445
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
401, 241, 689, 397, 437, 241, 255, 241, 608, 531, 400, 505, 531, 464, 241, 503, 391, 386, 258, 476, 403, 482, 402, 464, 243, 258, 481, 478, 243, 453, 258, 243, 381, 214, 199, 214, 446, 720, 411, 399, 214, 484, 214, 310, 619, 214, 422, 399, 463, 536, 214, 214, 199, 400, 660, 214, 399, 422, 214, 411, 214, 344, 421, 382, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 78980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 72882
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1212
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:127826	W0_Idle:3712097	W0_Scoreboard:17121867	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 218 
maxdqlatency = 0 
maxmflatency = 224343 
averagemflatency = 1209 
max_icnt2mem_latency = 224090 
max_icnt2sh_latency = 2862394 
mrq_lat_table:7087 	174 	286 	904 	549 	474 	277 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107042 	7865 	34 	4 	516 	271 	1327 	48 	117 	302 	402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	80523 	7376 	8700 	3780 	13415 	1224 	87 	0 	4 	516 	272 	1326 	48 	117 	303 	401 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60269 	12150 	11770 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	27270 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	951 	17 	4 	8 	30 	53 	62 	37 	18 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20         8        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        16        10        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        12        16         8        12        15        16 
dram[7]:        16        16        17        16         9         8        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        10        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        12        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        10        14        16        15 
maximum service time to same row:
dram[0]:     38708     96389      4746    141494    175199    136018    190967    101095    212672    119537    172833    151098    140130    155535    186906      4584 
dram[1]:     11479     96321     64572     85558    116217    192674    189030    192581    122378    114620    156303    176658    153690    174533     16156    232651 
dram[2]:    164001    166392     88260     92456    205799     95563     93782     75545    117225     67730    174192    119828    173107    104200    163432    159953 
dram[3]:     11479     11486     88363     88506    174023    197986    120990     88572    112015    114619    112005    141683    195284    185199    230970    229925 
dram[4]:    159522    129926     96747    129968    172990    191211     94677     76565    127647    104202    112011     90380    127647     33004    184970     68228 
dram[5]:    147493     57311     85697     86063    246676    122498    141884     77633    113870    125418    176560    192337    161514    151094    174224    161512 
dram[6]:     96388     92911    100399    101954    187782    231947    127989    143278    186932    126225    149718    135445    145888     88570    167954     89515 
dram[7]:    134955    142945     79071     86651    119833    139083    206712    128216    205052    126127    130064    145075    153703    174542    168676      9148 
dram[8]:    142699    131686    102060    101414    166717    232726    152644     82787    180162    134677    172840    145133    158814    164118     44206    130250 
dram[9]:    120569     11486    106187     81525    119832    235755    156296    188017    169923    227717    196020    190409    145883    151101     95587      4581 
dram[10]:     96386     86223     23862    158457    234176    235821    134035    126702    278181    169322    178199    173018    155558    138061    139153    132853 
average row accesses per activate:
dram[0]:  3.166667  2.333333  3.888889  4.142857  3.777778  3.250000  3.666667  4.500000  4.214286  3.130435  4.692307  3.562500  3.444444  3.588235  4.187500  3.687500 
dram[1]:  3.300000  4.000000  2.923077  3.000000  2.782609  3.142857  3.250000  3.050000  3.227273  3.250000  4.333333  3.785714  3.437500  3.000000  3.421053  4.307693 
dram[2]:  2.727273  4.625000  3.700000  3.333333  3.318182  2.814815  3.421053  3.000000  3.388889  3.625000  3.250000  2.500000  4.200000  2.904762  4.461538  4.285714 
dram[3]:  3.400000  2.714286  3.000000  3.090909  3.250000  3.000000  2.909091  3.000000  3.705882  3.500000  4.062500  3.800000  4.142857  2.727273  4.142857  3.687500 
dram[4]:  2.833333  2.692308  3.000000  3.600000  3.285714  3.937500  3.000000  2.750000  3.200000  3.866667  3.875000  4.000000  3.176471  4.076923  3.823529  3.625000 
dram[5]:  4.200000  2.666667  2.909091  3.545455  3.823529  3.647059  2.750000  2.666667  4.071429  4.235294  3.210526  3.315789  3.210526  3.166667  4.071429  4.285714 
dram[6]:  3.090909  2.533333  2.307692  4.222222  2.956522  3.000000  3.041667  2.423077  4.250000  4.294117  2.950000  2.681818  2.608696  2.545455  3.750000  3.866667 
dram[7]:  4.000000  2.857143  2.916667  3.625000  2.800000  2.833333  2.560000  2.576923  3.933333  4.307693  3.368421  3.095238  3.562500  3.105263  4.066667  4.200000 
dram[8]:  4.222222  3.083333  2.692308  3.100000  2.666667  3.333333  3.450000  2.833333  3.444444  3.631579  3.526316  4.071429  3.050000  3.625000  3.812500  3.411765 
dram[9]:  2.818182  3.181818  3.272727  2.923077  3.684211  3.000000  3.105263  2.809524  4.000000  3.857143  3.250000  3.500000  3.823529  3.047619  3.812500  4.750000 
dram[10]:  3.857143  3.750000  3.875000  3.545455  3.043478  3.684211  3.388889  2.172414  4.666667  5.000000  3.105263  3.555556  2.500000  2.583333  4.727273  3.733333 
average row locality = 9779/2925 = 3.343248
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        15        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        12        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        16        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        15        13        13 
total reads: 2215
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:      12972     22734      8361      9585      6157      5381     17475      9541     52761     43248     17353     15612     22868     10933     12407      8974
dram[1]:      13345     24213     10897      9732      9590      5056      6768      9785     26047     29865     12786     20715     21733     18333      8787     13452
dram[2]:      22322     21225      6733     11275      6757     11047     11308     12038     22589     30319      8910     14923     25795     19741     12497     12980
dram[3]:      13145     11696     13416     10802      6662      9697     10875     10868     27248     15840     13921      8328     22478     30348     13630     13279
dram[4]:      17718     16430     14463     12818      5268      2117     16817     11001     33789     40127     16849     20212      9993     16805     11507      9977
dram[5]:      17925     22207     15570     10639      4473      5885      9755      4963     21478     26982     16704      7476     13202     12968     16951     12594
dram[6]:      18557     22642     19692     10278      6518      8578     10670     10244     36316     19955     13939     17078     14650     15692     16237     13294
dram[7]:      19002     25105      6899      8252     10886      4803      6187      8043     11264     18272     20583     15073     19151     15636     12141      9822
dram[8]:      11296     15174     15305     13521      6703      4215     10242     10967     18272     29616     13322      9843     12359     16664      9377     12444
dram[9]:      16914     14431      4342     11258      6662      7978      6236      7282     24468     16811     11347     12623     15105     13105     11620     10060
dram[10]:      20930     16409      5135      8323      5550      7741      7501      6635     21059     34729     11799     12504     20382     25027     17031     12870
maximum mf latency per bank:
dram[0]:      39234    148402    143206    143136     75345     64925    191852    111983    209130    219478    174483    176856    214346    198868    224269     10646
dram[1]:      10633    151006    161364     88430    171793     67516    189286    111977    216906    219532    172324    176899    214299    214386     23724    224301
dram[2]:     166599    166601     88450    106644     80834    117189    197050    194507    174076    219533    170834    170855    201580    214356    164000    224343
dram[3]:      10638     10653    130167    130203     80834     93728    194496    191900    209107    173331    176770    170791    186676    222044    224301    224307
dram[4]:     166595    135408    161407    130161     70135       499    197081    197083    204038    211802    176842    176843    186729    221991    169208     25891
dram[5]:     150961    135411    161395     88540     67551    100911    189294    127611    203985    216938    176882    174530    214271    214273    224295    169211
dram[6]:     135355    166602    143137    143150     83437     83377    122420    122424    204056    209117    174464    176909    221991    222068    224332    169181
dram[7]:     135371    148409     86019     88637    117224    158797    103962    189324    219529    173928    176886    176863    214367    214372    169177     15923
dram[8]:      10655    135333    143151    106682     83389     62332    101313    189324    219530    206631    174452    172353    186687    214328     10637    140618
dram[9]:     125014     96412       500    143205    117145     75339    122385    127555    209222    174050    174501    176885    222030    198977     62668     10664
dram[10]:     135334     96312     23308    161404     75339     72730     83158    124700    174184    211795    174459    174445    222057    221957    163998    140585
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556731 n_act=250 n_pre=234 n_req=904 n_rd=2804 n_write=203 bw_util=0.003855
n_activity=14519 dram_eff=0.4142
bk0: 152a 1559206i bk1: 168a 1559009i bk2: 140a 1559462i bk3: 116a 1559366i bk4: 212a 1558900i bk5: 188a 1558823i bk6: 200a 1559095i bk7: 180a 1559037i bk8: 172a 1559213i bk9: 204a 1558624i bk10: 172a 1559246i bk11: 160a 1559150i bk12: 180a 1559171i bk13: 168a 1559043i bk14: 212a 1558902i bk15: 180a 1558940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00595813
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556806 n_act=263 n_pre=247 n_req=875 n_rd=2708 n_write=198 bw_util=0.003725
n_activity=14811 dram_eff=0.3924
bk0: 132a 1559362i bk1: 112a 1559523i bk2: 148a 1559283i bk3: 132a 1559211i bk4: 192a 1558979i bk5: 200a 1558872i bk6: 188a 1558797i bk7: 172a 1558846i bk8: 208a 1558697i bk9: 196a 1558558i bk10: 180a 1558801i bk11: 148a 1558903i bk12: 156a 1559249i bk13: 168a 1559053i bk14: 204a 1558936i bk15: 172a 1559024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00783863
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556640 n_act=273 n_pre=257 n_req=913 n_rd=2852 n_write=200 bw_util=0.003912
n_activity=15535 dram_eff=0.3929
bk0: 120a 1559422i bk1: 148a 1559233i bk2: 148a 1559369i bk3: 160a 1559044i bk4: 220a 1558695i bk5: 240a 1558584i bk6: 188a 1558785i bk7: 204a 1558671i bk8: 168a 1558856i bk9: 156a 1558819i bk10: 192a 1558355i bk11: 176a 1558647i bk12: 184a 1558941i bk13: 180a 1558772i bk14: 180a 1558909i bk15: 188a 1558691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00711886
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556815 n_act=262 n_pre=246 n_req=877 n_rd=2696 n_write=203 bw_util=0.003716
n_activity=14448 dram_eff=0.4013
bk0: 136a 1559156i bk1: 152a 1558957i bk2: 132a 1559350i bk3: 132a 1559220i bk4: 192a 1559089i bk5: 200a 1558801i bk6: 192a 1558872i bk7: 168a 1558839i bk8: 160a 1558923i bk9: 176a 1558768i bk10: 196a 1558913i bk11: 160a 1559045i bk12: 160a 1559097i bk13: 176a 1558839i bk14: 180a 1558965i bk15: 184a 1558670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00957364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556758 n_act=262 n_pre=246 n_req=889 n_rd=2756 n_write=200 bw_util=0.003789
n_activity=15246 dram_eff=0.3878
bk0: 136a 1559270i bk1: 140a 1559087i bk2: 140a 1559102i bk3: 144a 1559118i bk4: 208a 1558742i bk5: 188a 1558980i bk6: 216a 1558686i bk7: 200a 1558829i bk8: 168a 1558878i bk9: 160a 1558919i bk10: 184a 1558567i bk11: 192a 1558589i bk12: 152a 1558904i bk13: 148a 1558946i bk14: 208a 1558763i bk15: 172a 1559015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00877888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556776 n_act=260 n_pre=244 n_req=890 n_rd=2736 n_write=206 bw_util=0.003771
n_activity=14741 dram_eff=0.3992
bk0: 168a 1558900i bk1: 124a 1559217i bk2: 124a 1559344i bk3: 152a 1559025i bk4: 196a 1558729i bk5: 180a 1558836i bk6: 196a 1558793i bk7: 192a 1558667i bk8: 152a 1558973i bk9: 188a 1558635i bk10: 172a 1558553i bk11: 184a 1558564i bk12: 180a 1558759i bk13: 164a 1558879i bk14: 176a 1558940i bk15: 188a 1558707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00903846
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556609 n_act=295 n_pre=279 n_req=906 n_rd=2844 n_write=195 bw_util=0.003896
n_activity=16511 dram_eff=0.3681
bk0: 132a 1559215i bk1: 152a 1559127i bk2: 120a 1559404i bk3: 152a 1559270i bk4: 208a 1558734i bk5: 208a 1558667i bk6: 228a 1558752i bk7: 184a 1558796i bk8: 204a 1558921i bk9: 216a 1558616i bk10: 172a 1558648i bk11: 172a 1558868i bk12: 168a 1558883i bk13: 156a 1559074i bk14: 192a 1558846i bk15: 180a 1558932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00775338
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556696 n_act=276 n_pre=260 n_req=893 n_rd=2796 n_write=194 bw_util=0.003833
n_activity=15219 dram_eff=0.3929
bk0: 144a 1559034i bk1: 160a 1558825i bk2: 136a 1559113i bk3: 116a 1559483i bk4: 212a 1558462i bk5: 208a 1558619i bk6: 188a 1558579i bk7: 196a 1558420i bk8: 172a 1558686i bk9: 156a 1558958i bk10: 188a 1558589i bk11: 196a 1558605i bk12: 164a 1558976i bk13: 172a 1559001i bk14: 188a 1558878i bk15: 200a 1558632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0120508
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556724 n_act=272 n_pre=256 n_req=903 n_rd=2756 n_write=214 bw_util=0.003807
n_activity=15427 dram_eff=0.385
bk0: 152a 1559500i bk1: 148a 1559314i bk2: 140a 1559448i bk3: 124a 1559443i bk4: 212a 1558886i bk5: 176a 1559075i bk6: 208a 1558945i bk7: 208a 1558816i bk8: 180a 1558866i bk9: 168a 1558683i bk10: 204a 1558589i bk11: 160a 1558700i bk12: 148a 1559049i bk13: 156a 1559037i bk14: 192a 1559144i bk15: 180a 1559046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00607093
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556840 n_act=257 n_pre=241 n_req=874 n_rd=2680 n_write=204 bw_util=0.003697
n_activity=15135 dram_eff=0.3811
bk0: 124a 1559474i bk1: 140a 1559254i bk2: 144a 1559395i bk3: 152a 1559277i bk4: 204a 1558862i bk5: 208a 1558773i bk6: 168a 1559139i bk7: 172a 1558991i bk8: 180a 1559016i bk9: 140a 1559208i bk10: 144a 1559239i bk11: 160a 1558951i bk12: 192a 1559050i bk13: 192a 1558867i bk14: 184a 1559194i bk15: 176a 1559099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00613759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1560222 n_nop=1556900 n_act=256 n_pre=240 n_req=855 n_rd=2628 n_write=198 bw_util=0.003623
n_activity=14468 dram_eff=0.3907
bk0: 108a 1559626i bk1: 120a 1559433i bk2: 124a 1559544i bk3: 156a 1559210i bk4: 212a 1558869i bk5: 200a 1559009i bk6: 176a 1558883i bk7: 188a 1558568i bk8: 140a 1559120i bk9: 176a 1559079i bk10: 168a 1558582i bk11: 188a 1558610i bk12: 156a 1558896i bk13: 188a 1558828i bk14: 156a 1559413i bk15: 172a 1559130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00594531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[2]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[3]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5314, Miss = 350, Miss_rate = 0.066, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[5]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 5293, Miss = 353, Miss_rate = 0.067, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 5289, Miss = 336, Miss_rate = 0.064, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5242, Miss = 343, Miss_rate = 0.065, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 7013, Miss = 359, Miss_rate = 0.051, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[20]: Access = 4792, Miss = 310, Miss_rate = 0.065, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3359
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9581
	minimum = 6
	maximum = 380
Network latency average = 12.851
	minimum = 6
	maximum = 375
Slowest packet = 101192
Flit latency average = 12.0185
	minimum = 6
	maximum = 375
Slowest flit = 154581
Fragmentation average = 0.00736624
	minimum = 0
	maximum = 254
Injected packet rate average = 0.00461991
	minimum = 0.00304429 (at node 2)
	maximum = 0.00552531 (at node 21)
Accepted packet rate average = 0.00461991
	minimum = 0.00304429 (at node 2)
	maximum = 0.00552531 (at node 21)
Injected flit rate average = 0.00726082
	minimum = 0.00388992 (at node 2)
	maximum = 0.0103653 (at node 43)
Accepted flit rate average= 0.00726082
	minimum = 0.00549884 (at node 2)
	maximum = 0.0103079 (at node 21)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8937 (9 samples)
	minimum = 6 (9 samples)
	maximum = 175.444 (9 samples)
Network latency average = 14.5699 (9 samples)
	minimum = 6 (9 samples)
	maximum = 132.556 (9 samples)
Flit latency average = 15.0101 (9 samples)
	minimum = 6 (9 samples)
	maximum = 132 (9 samples)
Fragmentation average = 0.000818471 (9 samples)
	minimum = 0 (9 samples)
	maximum = 28.2222 (9 samples)
Injected packet rate average = 0.0173225 (9 samples)
	minimum = 0.0124439 (9 samples)
	maximum = 0.0545826 (9 samples)
Accepted packet rate average = 0.0173225 (9 samples)
	minimum = 0.0124439 (9 samples)
	maximum = 0.0545826 (9 samples)
Injected flit rate average = 0.0261226 (9 samples)
	minimum = 0.0158936 (9 samples)
	maximum = 0.0711903 (9 samples)
Accepted flit rate average = 0.0261226 (9 samples)
	minimum = 0.0187506 (9 samples)
	maximum = 0.0982457 (9 samples)
Injected packet size average = 1.50801 (9 samples)
Accepted packet size average = 1.50801 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 0 sec (1260 sec)
gpgpu_simulation_rate = 8773 (inst/sec)
gpgpu_simulation_rate = 2271 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 37244
gpu_sim_insn = 1211812
gpu_ipc =      32.5371
gpu_tot_sim_cycle = 3121826
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.9292
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 3758
gpu_stall_icnt2sh    = 46525
partiton_reqs_in_parallel = 819368
partiton_reqs_in_parallel_total    = 18481918
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1827
partiton_reqs_in_parallel_util = 819368
partiton_reqs_in_parallel_util_total    = 18481918
gpu_sim_cycle_parition_util = 37244
gpu_tot_sim_cycle_parition_util    = 840258
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9957
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      25.8770 GB/Sec
L2_BW_total  =       3.8943 GB/Sec
gpu_total_sim_rate=8668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373075
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
509, 349, 797, 505, 545, 349, 363, 349, 716, 639, 508, 613, 639, 572, 349, 611, 427, 422, 294, 512, 439, 518, 438, 500, 279, 294, 517, 514, 279, 489, 294, 279, 417, 250, 235, 250, 482, 756, 447, 435, 250, 520, 250, 346, 655, 250, 458, 435, 499, 572, 250, 250, 235, 436, 696, 250, 435, 458, 250, 447, 250, 380, 457, 418, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 143546
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 137145
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1515
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:224729	W0_Idle:5410341	W0_Scoreboard:17138158	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 218 
maxdqlatency = 0 
maxmflatency = 224343 
averagemflatency = 1349 
max_icnt2mem_latency = 224090 
max_icnt2sh_latency = 3121825 
mrq_lat_table:7087 	174 	286 	904 	549 	474 	277 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	114181 	9117 	34 	48 	663 	462 	1720 	854 	313 	302 	402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	82683 	8087 	8873 	4374 	16683 	2705 	91 	1 	48 	662 	463 	1728 	847 	311 	303 	401 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	61875 	12567 	11795 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	35390 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	960 	19 	4 	8 	30 	55 	65 	45 	18 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20         8        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11         8        14        16        10        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        10        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        12        16         8        12        15        16 
dram[7]:        16        16        17        16         9         8        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        10        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         6        15        12        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        10        14        16        15 
maximum service time to same row:
dram[0]:     38708     96389      4746    141494    175199    136018    190967    101095    212672    119537    172833    151098    140130    155535    186906      4584 
dram[1]:     11479     96321     64572     85558    116217    192674    189030    192581    122378    114620    156303    176658    153690    174533     16156    232651 
dram[2]:    164001    166392     88260     92456    205799     95563     93782     75545    117225     67730    174192    119828    173107    104200    163432    159953 
dram[3]:     11479     11486     88363     88506    174023    197986    120990     88572    112015    114619    112005    141683    195284    185199    230970    229925 
dram[4]:    159522    129926     96747    129968    172990    191211     94677     76565    127647    104202    112011     90380    127647     33004    184970     68228 
dram[5]:    147493     57311     85697     86063    246676    122498    141884     77633    113870    125418    176560    192337    161514    151094    174224    161512 
dram[6]:     96388     92911    100399    101954    187782    231947    127989    143278    186932    126225    149718    135445    145888     88570    167954     89515 
dram[7]:    134955    142945     79071     86651    119833    139083    206712    128216    205052    126127    130064    145075    153703    174542    168676      9148 
dram[8]:    142699    131686    102060    101414    166717    232726    152644     82787    180162    134677    172840    145133    158814    164118     44206    130250 
dram[9]:    120569     11486    106187     81525    119832    235755    156296    188017    169923    227717    196020    190409    145883    151101     95587      4581 
dram[10]:     96386     86223     23862    158457    234176    235821    134035    126702    278181    169322    178199    173018    155558    138061    139153    132853 
average row accesses per activate:
dram[0]:  3.166667  2.333333  3.888889  4.142857  3.777778  3.250000  3.666667  4.500000  4.214286  3.130435  4.692307  3.562500  3.444444  3.588235  4.187500  3.687500 
dram[1]:  3.300000  4.000000  2.923077  3.000000  2.782609  3.142857  3.250000  3.050000  3.227273  3.250000  4.333333  3.785714  3.437500  3.000000  3.421053  4.307693 
dram[2]:  2.727273  4.625000  3.700000  3.333333  3.318182  2.814815  3.421053  3.000000  3.388889  3.625000  3.250000  2.500000  4.200000  2.904762  4.461538  4.285714 
dram[3]:  3.400000  2.714286  3.000000  3.090909  3.250000  3.000000  2.909091  3.000000  3.705882  3.500000  4.062500  3.800000  4.142857  2.727273  4.142857  3.687500 
dram[4]:  2.833333  2.692308  3.000000  3.600000  3.285714  3.937500  3.000000  2.750000  3.200000  3.866667  3.875000  4.000000  3.176471  4.076923  3.823529  3.625000 
dram[5]:  4.200000  2.666667  2.909091  3.545455  3.823529  3.647059  2.750000  2.666667  4.071429  4.235294  3.210526  3.315789  3.210526  3.166667  4.071429  4.285714 
dram[6]:  3.090909  2.533333  2.307692  4.222222  2.956522  3.000000  3.041667  2.423077  4.250000  4.294117  2.950000  2.681818  2.608696  2.545455  3.750000  3.866667 
dram[7]:  4.000000  2.857143  2.916667  3.625000  2.800000  2.833333  2.560000  2.576923  3.933333  4.307693  3.368421  3.095238  3.562500  3.105263  4.066667  4.200000 
dram[8]:  4.222222  3.083333  2.692308  3.100000  2.666667  3.333333  3.450000  2.833333  3.444444  3.631579  3.526316  4.071429  3.050000  3.625000  3.812500  3.411765 
dram[9]:  2.818182  3.181818  3.272727  2.923077  3.684211  3.000000  3.105263  2.809524  4.000000  3.857143  3.250000  3.500000  3.823529  3.047619  3.812500  4.750000 
dram[10]:  3.857143  3.750000  3.875000  3.545455  3.043478  3.684211  3.388889  2.172414  4.666667  5.000000  3.105263  3.555556  2.500000  2.583333  4.727273  3.733333 
average row locality = 9779/2925 = 3.343248
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        15        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        17        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        12        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        16        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        15        13        13 
total reads: 2215
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:      29965     38043      9009     10390      6381      5614     17566      9640     52761     43248     17353     15612     22868     10933     25585     23751
dram[1]:      32831     47183     11496     10419      9825      5268      6860      9878     26047     29865     12786     20715     21733     18333     21922     29141
dram[2]:      43736     38529      7328     11824      6946     11228     11392     12119     22589     30319      8910     14923     25795     19741     28019     27465
dram[3]:      31945     28408     14084     11471      6885      9915     10952     10956     27248     15840     13921      8328     22478     30348     29622     28826
dram[4]:      36801     34932     15074     13455      5463      2340     16886     11076     33789     40127     16849     20212      9993     16805     24716     24961
dram[5]:      32113     40484     16342     11236      4692      6110      9828      5039     21478     26982     16704      7476     13202     12968     33295     27081
dram[6]:      36673     38865     20413     10867      6727      8779     10736     10321     36316     19955     13939     17078     14650     15692     30626     27956
dram[7]:      36169     39874      7537      9041     11092      5021      6260      8117     11264     18272     20583     15073     19151     15636     27766     25026
dram[8]:      26906     31870     16023     14291      6946      4482     10326     11045     18272     29616     13322      9843     20121     16664     24483     28104
dram[9]:      33486     29032      4983     11852      6868      8181      6316      7366     24468     16811     11347     12623     15105     13105     26942     26576
dram[10]:      40357     33875      5850      8902      5752      7947      7580      6711     21059     34729     11799     12504     20382     25027     35157     29218
maximum mf latency per bank:
dram[0]:      39234    148402    143206    143136     75345     64925    191852    111983    209130    219478    174483    176856    214346    198868    224269     36210
dram[1]:      30704    151006    161364     88430    171793     67516    189286    111977    216906    219532    172324    176899    214299    214386     36222    224301
dram[2]:     166599    166601     88450    106644     80834    117189    197050    194507    174076    219533    170834    170855    201580    214356    164000    224343
dram[3]:      31035     30410    130167    130203     80834     93728    194496    191900    209107    173331    176770    170791    186676    222044    224301    224307
dram[4]:     166595    135408    161407    130161     70135       499    197081    197083    204038    211802    176842    176843    186729    221991    169208     35844
dram[5]:     150961    135411    161395     88540     67551    100911    189294    127611    203985    216938    176882    174530    214271    214273    224295    169211
dram[6]:     135355    166602    143137    143150     83437     83377    122420    122424    204056    209117    174464    176909    221991    222068    224332    169181
dram[7]:     135371    148409     86019     88637    117224    158797    103962    189324    219529    173928    176886    176863    214367    214372    169177     36021
dram[8]:      30362    135333    143151    106682     83389     62332    101313    189324    219530    206631    174452    172353    186687    214328     36224    140618
dram[9]:     125014     96412       500    143205    117145     75339    122385    127555    209222    174050    174501    176885    222030    198977     62668     35977
dram[10]:     135334     96312     23308    161404     75339     72730     83158    124700    174184    211795    174459    174445    222057    221957    163998    140585
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625886 n_act=250 n_pre=234 n_req=904 n_rd=2804 n_write=203 bw_util=0.003691
n_activity=14519 dram_eff=0.4142
bk0: 152a 1628361i bk1: 168a 1628164i bk2: 140a 1628617i bk3: 116a 1628521i bk4: 212a 1628055i bk5: 188a 1627978i bk6: 200a 1628250i bk7: 180a 1628192i bk8: 172a 1628368i bk9: 204a 1627779i bk10: 172a 1628401i bk11: 160a 1628305i bk12: 180a 1628326i bk13: 168a 1628198i bk14: 212a 1628057i bk15: 180a 1628095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00570525
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625961 n_act=263 n_pre=247 n_req=875 n_rd=2708 n_write=198 bw_util=0.003567
n_activity=14811 dram_eff=0.3924
bk0: 132a 1628517i bk1: 112a 1628678i bk2: 148a 1628438i bk3: 132a 1628366i bk4: 192a 1628134i bk5: 200a 1628027i bk6: 188a 1627952i bk7: 172a 1628001i bk8: 208a 1627852i bk9: 196a 1627713i bk10: 180a 1627956i bk11: 148a 1628058i bk12: 156a 1628404i bk13: 168a 1628208i bk14: 204a 1628091i bk15: 172a 1628179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00750594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625795 n_act=273 n_pre=257 n_req=913 n_rd=2852 n_write=200 bw_util=0.003746
n_activity=15535 dram_eff=0.3929
bk0: 120a 1628577i bk1: 148a 1628388i bk2: 148a 1628524i bk3: 160a 1628199i bk4: 220a 1627850i bk5: 240a 1627739i bk6: 188a 1627940i bk7: 204a 1627826i bk8: 168a 1628011i bk9: 156a 1627974i bk10: 192a 1627510i bk11: 176a 1627802i bk12: 184a 1628096i bk13: 180a 1627927i bk14: 180a 1628064i bk15: 188a 1627846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00681672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625970 n_act=262 n_pre=246 n_req=877 n_rd=2696 n_write=203 bw_util=0.003558
n_activity=14448 dram_eff=0.4013
bk0: 136a 1628311i bk1: 152a 1628112i bk2: 132a 1628505i bk3: 132a 1628375i bk4: 192a 1628244i bk5: 200a 1627956i bk6: 192a 1628027i bk7: 168a 1627994i bk8: 160a 1628078i bk9: 176a 1627923i bk10: 196a 1628068i bk11: 160a 1628200i bk12: 160a 1628252i bk13: 176a 1627994i bk14: 180a 1628120i bk15: 184a 1627825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00916731
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625913 n_act=262 n_pre=246 n_req=889 n_rd=2756 n_write=200 bw_util=0.003628
n_activity=15246 dram_eff=0.3878
bk0: 136a 1628425i bk1: 140a 1628242i bk2: 140a 1628257i bk3: 144a 1628273i bk4: 208a 1627897i bk5: 188a 1628135i bk6: 216a 1627841i bk7: 200a 1627984i bk8: 168a 1628033i bk9: 160a 1628074i bk10: 184a 1627722i bk11: 192a 1627744i bk12: 152a 1628059i bk13: 148a 1628101i bk14: 208a 1627918i bk15: 172a 1628170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00840628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625931 n_act=260 n_pre=244 n_req=890 n_rd=2736 n_write=206 bw_util=0.003611
n_activity=14741 dram_eff=0.3992
bk0: 168a 1628055i bk1: 124a 1628372i bk2: 124a 1628499i bk3: 152a 1628180i bk4: 196a 1627884i bk5: 180a 1627991i bk6: 196a 1627948i bk7: 192a 1627822i bk8: 152a 1628128i bk9: 188a 1627790i bk10: 172a 1627708i bk11: 184a 1627719i bk12: 180a 1627914i bk13: 164a 1628034i bk14: 176a 1628095i bk15: 188a 1627862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00865484
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625764 n_act=295 n_pre=279 n_req=906 n_rd=2844 n_write=195 bw_util=0.00373
n_activity=16511 dram_eff=0.3681
bk0: 132a 1628370i bk1: 152a 1628282i bk2: 120a 1628559i bk3: 152a 1628425i bk4: 208a 1627889i bk5: 208a 1627822i bk6: 228a 1627907i bk7: 184a 1627951i bk8: 204a 1628076i bk9: 216a 1627771i bk10: 172a 1627803i bk11: 172a 1628023i bk12: 168a 1628038i bk13: 156a 1628229i bk14: 192a 1628001i bk15: 180a 1628087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00742431
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625851 n_act=276 n_pre=260 n_req=893 n_rd=2796 n_write=194 bw_util=0.00367
n_activity=15219 dram_eff=0.3929
bk0: 144a 1628189i bk1: 160a 1627980i bk2: 136a 1628268i bk3: 116a 1628638i bk4: 212a 1627617i bk5: 208a 1627774i bk6: 188a 1627734i bk7: 196a 1627575i bk8: 172a 1627841i bk9: 156a 1628113i bk10: 188a 1627744i bk11: 196a 1627760i bk12: 164a 1628131i bk13: 172a 1628156i bk14: 188a 1628033i bk15: 200a 1627787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0115394
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625879 n_act=272 n_pre=256 n_req=903 n_rd=2756 n_write=214 bw_util=0.003646
n_activity=15427 dram_eff=0.385
bk0: 152a 1628655i bk1: 148a 1628469i bk2: 140a 1628603i bk3: 124a 1628598i bk4: 212a 1628041i bk5: 176a 1628230i bk6: 208a 1628100i bk7: 208a 1627971i bk8: 180a 1628021i bk9: 168a 1627838i bk10: 204a 1627744i bk11: 160a 1627855i bk12: 148a 1628204i bk13: 156a 1628192i bk14: 192a 1628299i bk15: 180a 1628201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00581326
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1625995 n_act=257 n_pre=241 n_req=874 n_rd=2680 n_write=204 bw_util=0.00354
n_activity=15135 dram_eff=0.3811
bk0: 124a 1628629i bk1: 140a 1628409i bk2: 144a 1628550i bk3: 152a 1628432i bk4: 204a 1628017i bk5: 208a 1627928i bk6: 168a 1628294i bk7: 172a 1628146i bk8: 180a 1628171i bk9: 140a 1628363i bk10: 144a 1628394i bk11: 160a 1628106i bk12: 192a 1628205i bk13: 192a 1628022i bk14: 184a 1628349i bk15: 176a 1628254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00587709
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1629377 n_nop=1626055 n_act=256 n_pre=240 n_req=855 n_rd=2628 n_write=198 bw_util=0.003469
n_activity=14468 dram_eff=0.3907
bk0: 108a 1628781i bk1: 120a 1628588i bk2: 124a 1628699i bk3: 156a 1628365i bk4: 212a 1628024i bk5: 200a 1628164i bk6: 176a 1628038i bk7: 188a 1627723i bk8: 140a 1628275i bk9: 176a 1628234i bk10: 168a 1627737i bk11: 188a 1627765i bk12: 156a 1628051i bk13: 188a 1627983i bk14: 156a 1628568i bk15: 172a 1628285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00569297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[3]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5684, Miss = 350, Miss_rate = 0.062, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[5]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[7]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 5656, Miss = 353, Miss_rate = 0.062, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 5657, Miss = 336, Miss_rate = 0.059, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[10]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5607, Miss = 343, Miss_rate = 0.061, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[12]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[16]: Access = 9417, Miss = 359, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[17]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[18]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[20]: Access = 5165, Miss = 310, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[21]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3359
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.0615
	minimum = 6
	maximum = 589
Network latency average = 35.9337
	minimum = 6
	maximum = 338
Slowest packet = 238826
Flit latency average = 44.6481
	minimum = 6
	maximum = 337
Slowest flit = 370410
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00546035
	minimum = 0.00413501 (at node 19)
	maximum = 0.0322745 (at node 44)
Accepted packet rate average = 0.00546035
	minimum = 0.00413501 (at node 19)
	maximum = 0.0322745 (at node 44)
Injected flit rate average = 0.00819053
	minimum = 0.00610853 (at node 36)
	maximum = 0.0335634 (at node 44)
Accepted flit rate average= 0.00819053
	minimum = 0.00499423 (at node 19)
	maximum = 0.0632602 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3105 (10 samples)
	minimum = 6 (10 samples)
	maximum = 216.8 (10 samples)
Network latency average = 16.7063 (10 samples)
	minimum = 6 (10 samples)
	maximum = 153.1 (10 samples)
Flit latency average = 17.9739 (10 samples)
	minimum = 6 (10 samples)
	maximum = 152.5 (10 samples)
Fragmentation average = 0.000736624 (10 samples)
	minimum = 0 (10 samples)
	maximum = 25.4 (10 samples)
Injected packet rate average = 0.0161363 (10 samples)
	minimum = 0.011613 (10 samples)
	maximum = 0.0523518 (10 samples)
Accepted packet rate average = 0.0161363 (10 samples)
	minimum = 0.011613 (10 samples)
	maximum = 0.0523518 (10 samples)
Injected flit rate average = 0.0243294 (10 samples)
	minimum = 0.0149151 (10 samples)
	maximum = 0.0674276 (10 samples)
Accepted flit rate average = 0.0243294 (10 samples)
	minimum = 0.017375 (10 samples)
	maximum = 0.0947472 (10 samples)
Injected packet size average = 1.50774 (10 samples)
Accepted packet size average = 1.50774 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 35 sec (1415 sec)
gpgpu_simulation_rate = 8668 (inst/sec)
gpgpu_simulation_rate = 2206 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 648639
gpu_sim_insn = 2703696
gpu_ipc =       4.1683
gpu_tot_sim_cycle = 3997687
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.7447
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 95984
gpu_stall_icnt2sh    = 376621
partiton_reqs_in_parallel = 14177832
partiton_reqs_in_parallel_total    = 19301286
partiton_level_parallism =      21.8578
partiton_level_parallism_total  =       8.3746
partiton_reqs_in_parallel_util = 14177832
partiton_reqs_in_parallel_util_total    = 19301286
gpu_sim_cycle_parition_util = 648602
gpu_tot_sim_cycle_parition_util    = 877502
partiton_level_parallism_util =      21.8591
partiton_level_parallism_util_total  =      21.9376
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      43.9600 GB/Sec
L2_BW_total  =      10.1738 GB/Sec
gpu_total_sim_rate=3604

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
987, 708, 1102, 812, 852, 605, 572, 631, 973, 832, 806, 840, 909, 955, 568, 916, 698, 730, 628, 866, 770, 900, 717, 797, 561, 628, 878, 876, 617, 845, 695, 674, 661, 506, 517, 510, 861, 1220, 781, 706, 506, 776, 532, 751, 900, 535, 677, 691, 872, 865, 599, 559, 647, 744, 952, 546, 784, 676, 584, 756, 547, 666, 650, 724, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 622777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 614667
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3224
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:748962	W0_Idle:6504071	W0_Scoreboard:44126566	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2927 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 3997649 
mrq_lat_table:12386 	283 	429 	1258 	861 	883 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381118 	35150 	3248 	433 	663 	485 	1871 	971 	602 	1337 	1234 	1778 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	239242 	31383 	67754 	29947 	29483 	19187 	2473 	596 	49 	662 	486 	1879 	964 	600 	1338 	1250 	1761 	39 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166966 	55390 	63232 	4315 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1913 	30 	6 	22 	50 	84 	142 	108 	77 	31 	13 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        10        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10         8        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        10        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        12        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    104194    156304    296969    278735    190967    114621    212672    205804    216215    216242    140130    186795    186906    161503 
dram[1]:    239647    197988     78150    158429    364711    239658    189030    217321    200585    309992    157361    176658    153690    278755    101590    232651 
dram[2]:    197990    276130    132839    299579    346465    406804    151095    127725    200572    164120    218813    213617    173107    156299    179731    159953 
dram[3]:    234450    244872    200575    156305    302172    406841    120990    208414    265719    164126    203203    141683    195284    185199    230970    229925 
dram[4]:    169324    236588    148466    129968    336518    406857    309651    216221    145875    122451    125020    130260    127647     78146    184970    141764 
dram[5]:    244864    197973    128540     86063    336472    408589    141884    109417    145881    218825    203186    192337    161514    151094    174224    161512 
dram[6]:    169325    234453    100399    101954    367359    535932    129481    143278    270926    270918    203183    135445    145888    123550    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    206712    177144    205052    265704    130064    145075    153703    174542    168676    117639 
dram[8]:    237067    239668    102060    101414    362568    302604    177143    173203    268320    265733    213620    145133    158814    164118    170138    130250 
dram[9]:    197990    234453    106187    148473    403435    406821    177144    226628    169923    227717    196020    190409    145883    151101    125047     83353 
dram[10]:    234445    239662    201418    195848    406821    245305    182345    177141    278181    265744    216223    173018    155558    138061    187560    132853 
average row accesses per activate:
dram[0]:  2.793103  2.689655  2.750000  3.000000  3.058824  3.531250  3.051282  3.052632  3.416667  3.000000  4.241379  3.405406  2.744186  2.921053  3.343750  2.885714 
dram[1]:  2.962963  2.888889  3.000000  2.205882  3.382353  3.030303  2.853658  2.674419  3.282051  3.025000  3.473684  2.800000  2.846154  2.756098  2.970588  3.187500 
dram[2]:  2.633333  3.217391  2.533333  2.343750  3.181818  3.294118  2.925000  2.750000  3.305556  3.588235  3.025000  2.533333  2.775000  2.500000  3.225806  3.400000 
dram[3]:  2.960000  2.785714  2.566667  2.857143  3.500000  3.406250  2.697675  2.682927  3.838710  3.051282  4.000000  3.297297  2.902439  2.625000  3.064516  2.914286 
dram[4]:  2.689655  2.827586  2.625000  2.500000  3.800000  3.724138  3.105263  3.076923  3.250000  2.951220  3.297297  3.050000  3.085714  2.846154  2.945946  3.060606 
dram[5]:  2.793103  2.620690  2.612903  2.424242  3.700000  3.687500  2.207547  2.840909  3.400000  3.333333  3.048780  3.051282  2.825000  2.666667  3.058824  3.029412 
dram[6]:  3.434783  2.655172  2.406250  2.566667  3.114286  3.451613  2.863636  2.574468  3.361111  3.500000  2.875000  2.813953  2.681818  2.558140  3.121212  3.413793 
dram[7]:  3.619048  2.548387  2.689655  2.678571  3.081081  3.257143  2.531915  2.404255  3.297297  3.606061  3.150000  3.250000  2.750000  2.690476  3.724138  3.205882 
dram[8]:  3.041667  2.620690  2.257143  2.548387  3.162162  3.580645  2.750000  2.825000  2.975610  3.045455  3.361111  3.371428  2.490196  3.078947  2.971429  2.736842 
dram[9]:  2.531250  2.600000  2.323529  2.580645  3.531250  3.058824  2.794872  2.772727  3.342105  3.179487  3.200000  3.128205  3.026316  2.704545  3.176471  3.600000 
dram[10]:  3.000000  2.807692  3.043478  2.323529  3.323529  3.406250  2.947368  2.250000  4.148148  3.687500  3.305556  3.205128  2.555556  2.489362  3.961539  2.888889 
average row locality = 18622/6240 = 2.984295
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:      94672     84330     62840     56288     42334     41953     66965     59493     74741     73773     94672     92011    122276    100009     56973     49730
dram[1]:      81325     79640     44437     32505     51378     35248     60591     45768     52767     58509     78658     76554    119461    100342     48503     67239
dram[2]:      61950     62138     47194     41716     37134     47823     45343     68253     54510     63474    100154     80140    122096    117490     54410     57328
dram[3]:      82485     70718     38518     54085     25972     26078     62803     54479     62587     43633     96977     81583    128535    108500     50636     54877
dram[4]:      58980     59444     57895     57552     40321     32297     53987     61957     65463     75908     95431     94105    114048    115919     56651     49967
dram[5]:      66686     78474     33039     56474     34325     32000     64222     63399     56893     61879     76370     80528    109069    114229     69047     61385
dram[6]:      83092     53413     50100     56297     32235     43931     78349     67056     63975     47686     80804     81310    130195    108764     54447     58391
dram[7]:      82583     69760     41671     32380     47362     44432     47580     39459     63318     53067     89788     86362    117656    115205     50787     42166
dram[8]:      74888     92992     53939     56932     32028     34177     62040     48048     51511     56139     77033     93554    111321    120388     49210     58928
dram[9]:      87883     75983     41372     60988     31532     29230     50692     48575     54394     58207     93594     80497     97002    100725     51582     56809
dram[10]:      77390     72142     51239     58877     29476     33455     56050     55553     48637     66759     84022     95925    106548    113888     52663     51214
maximum mf latency per bank:
dram[0]:     449834    449803    421243    421243    486124    486132    436838    475729    488700    462713    521348    516213    529056    526500    460196    460196
dram[1]:     449775    449776    421227    252021    485998    486127    475556    369176    462713    444472    521364    516236    529084    523899    382069    382196
dram[2]:     449778    447247    478295    407998    473087    472990    475568    475574    462527    462716    521365    516237    529066    529067    460057    460170
dram[3]:     449727    447165    418254    483395    473106    319237    475571    475595    462529    462577    516238    521390    529078    529095    381978    460071
dram[4]:     449728    445404    483509    483521    473106    473119    475723    436669    488696    488695    521392    516204    526488    529034    460073    460088
dram[5]:     449621    449782    483509    483522    473106    473120    475724    475749    488696    462713    516317    521392    526498    529034    460216    460089
dram[6]:     449782    431603    483511    483513    387398    473092    475724    475743    462596    462597    516318    513627    529035    529035    460218    460158
dram[7]:     449658    438354    418637    418629    472972    473093    475543    400425    488694    462596    521359    521344    529066    523898    460220    460145
dram[8]:     449783    449750    418516    420895    467895    473090    475544    400292    462769    444513    521345    521359    529062    529063    460146    460158
dram[9]:     449833    445406    408102    421016    473091    473159    400421    361367    462769    444515    521396    521404    523850    526478    371428    397818
dram[10]:     449833    449860    478205    478206    473091    473161    399825    475716    423836    462770    521391    521396    523851    529066    397688    460195
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826486 n_act=551 n_pre=535 n_req=1710 n_rd=6028 n_write=203 bw_util=0.004398
n_activity=27909 dram_eff=0.4465
bk0: 324a 2830628i bk1: 312a 2830737i bk2: 308a 2830971i bk3: 312a 2830527i bk4: 356a 2830464i bk5: 380a 2830105i bk6: 412a 2830309i bk7: 392a 2830190i bk8: 428a 2830117i bk9: 456a 2829279i bk10: 420a 2830423i bk11: 436a 2830086i bk12: 404a 2830562i bk13: 368a 2830516i bk14: 372a 2830389i bk15: 348a 2829827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0262114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826554 n_act=569 n_pre=553 n_req=1681 n_rd=5928 n_write=199 bw_util=0.004324
n_activity=28361 dram_eff=0.4321
bk0: 320a 2830404i bk1: 312a 2830126i bk2: 320a 2830269i bk3: 300a 2830145i bk4: 396a 2830329i bk5: 336a 2830251i bk6: 396a 2830272i bk7: 388a 2829927i bk8: 436a 2830098i bk9: 420a 2829460i bk10: 448a 2829532i bk11: 384a 2829373i bk12: 380a 2830375i bk13: 388a 2830096i bk14: 348a 2830272i bk15: 356a 2830058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0324056
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826607 n_act=570 n_pre=554 n_req=1668 n_rd=5872 n_write=200 bw_util=0.004285
n_activity=28622 dram_eff=0.4243
bk0: 316a 2830429i bk1: 296a 2830609i bk2: 304a 2830505i bk3: 300a 2830217i bk4: 348a 2830745i bk5: 384a 2830319i bk6: 396a 2829894i bk7: 412a 2830063i bk8: 400a 2830532i bk9: 412a 2829937i bk10: 416a 2829706i bk11: 392a 2829671i bk12: 376a 2830586i bk13: 416a 2830229i bk14: 348a 2830202i bk15: 356a 2830044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.026697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826728 n_act=542 n_pre=526 n_req=1654 n_rd=5804 n_write=203 bw_util=0.00424
n_activity=27602 dram_eff=0.4353
bk0: 296a 2830529i bk1: 312a 2830059i bk2: 308a 2830284i bk3: 316a 2830411i bk4: 352a 2830530i bk5: 372a 2829919i bk6: 400a 2830520i bk7: 368a 2830392i bk8: 384a 2830214i bk9: 400a 2829827i bk10: 432a 2830165i bk11: 420a 2829818i bk12: 404a 2830092i bk13: 356a 2830392i bk14: 328a 2830289i bk15: 356a 2829581i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0348863
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826467 n_act=560 n_pre=544 n_req=1708 n_rd=6032 n_write=200 bw_util=0.004398
n_activity=29105 dram_eff=0.4282
bk0: 312a 2829888i bk1: 328a 2829678i bk2: 332a 2829664i bk3: 320a 2829908i bk4: 388a 2829756i bk5: 368a 2829836i bk6: 400a 2829767i bk7: 416a 2829967i bk8: 432a 2829544i bk9: 412a 2829264i bk10: 424a 2829252i bk11: 424a 2829227i bk12: 368a 2830537i bk13: 380a 2829831i bk14: 384a 2829882i bk15: 344a 2829867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0430199
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826414 n_act=585 n_pre=569 n_req=1714 n_rd=6028 n_write=207 bw_util=0.0044
n_activity=28941 dram_eff=0.4309
bk0: 324a 2830088i bk1: 300a 2830326i bk2: 320a 2830536i bk3: 316a 2829963i bk4: 380a 2830259i bk5: 400a 2829940i bk6: 400a 2829825i bk7: 436a 2830080i bk8: 400a 2829989i bk9: 420a 2829723i bk10: 428a 2829609i bk11: 408a 2829412i bk12: 388a 2830245i bk13: 384a 2830111i bk14: 364a 2830463i bk15: 360a 2830125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0274927
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826513 n_act=575 n_pre=559 n_req=1686 n_rd=5960 n_write=196 bw_util=0.004345
n_activity=29246 dram_eff=0.421
bk0: 312a 2830141i bk1: 308a 2830009i bk2: 308a 2830233i bk3: 308a 2829955i bk4: 372a 2830011i bk5: 360a 2830121i bk6: 440a 2830029i bk7: 416a 2829786i bk8: 416a 2830030i bk9: 428a 2829714i bk10: 396a 2829624i bk11: 420a 2829726i bk12: 400a 2830018i bk13: 372a 2830109i bk14: 360a 2829940i bk15: 344a 2829913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0383333
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826389 n_act=574 n_pre=558 n_req=1716 n_rd=6088 n_write=194 bw_util=0.004434
n_activity=29100 dram_eff=0.4318
bk0: 304a 2829926i bk1: 316a 2829392i bk2: 308a 2829973i bk3: 300a 2829986i bk4: 388a 2829797i bk5: 392a 2830030i bk6: 408a 2829537i bk7: 380a 2829728i bk8: 424a 2829469i bk9: 408a 2829758i bk10: 436a 2829218i bk11: 456a 2829342i bk12: 420a 2829569i bk13: 388a 2830007i bk14: 376a 2829693i bk15: 384a 2829086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0397791
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826419 n_act=589 n_pre=573 n_req=1716 n_rd=6008 n_write=214 bw_util=0.004391
n_activity=29566 dram_eff=0.4209
bk0: 292a 2831060i bk1: 304a 2830906i bk2: 316a 2830685i bk3: 316a 2830342i bk4: 392a 2830458i bk5: 380a 2830053i bk6: 416a 2830080i bk7: 388a 2830503i bk8: 420a 2829984i bk9: 428a 2829255i bk10: 420a 2829998i bk11: 404a 2829849i bk12: 412a 2829944i bk13: 392a 2829907i bk14: 364a 2830162i bk15: 364a 2830071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0282786
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826416 n_act=578 n_pre=562 n_req=1717 n_rd=6040 n_write=207 bw_util=0.004409
n_activity=29494 dram_eff=0.4236
bk0: 324a 2830261i bk1: 312a 2829900i bk2: 316a 2830461i bk3: 320a 2830291i bk4: 376a 2830459i bk5: 348a 2830393i bk6: 368a 2830719i bk7: 424a 2830058i bk8: 416a 2830377i bk9: 420a 2830223i bk10: 448a 2829846i bk11: 412a 2829823i bk12: 392a 2830478i bk13: 412a 2829944i bk14: 372a 2830438i bk15: 380a 2829822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0294258
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2833803 n_nop=2826712 n_act=548 n_pre=532 n_req=1652 n_rd=5812 n_write=199 bw_util=0.004242
n_activity=27766 dram_eff=0.433
bk0: 300a 2830920i bk1: 292a 2830120i bk2: 280a 2831045i bk3: 316a 2830144i bk4: 384a 2830133i bk5: 356a 2830318i bk6: 380a 2829913i bk7: 368a 2830137i bk8: 364a 2830419i bk9: 408a 2830075i bk10: 408a 2829583i bk11: 432a 2829537i bk12: 396a 2829893i bk13: 404a 2829910i bk14: 360a 2830305i bk15: 364a 2829756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0308328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[2]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 19271, Miss = 726, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[5]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[8]: Access = 19301, Miss = 760, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 19247, Miss = 748, Miss_rate = 0.039, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 19463, Miss = 756, Miss_rate = 0.039, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[14]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[15]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 23190, Miss = 758, Miss_rate = 0.033, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[17]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[18]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[19]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 18764, Miss = 718, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[21]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3495
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.489
	minimum = 6
	maximum = 866
Network latency average = 20.3967
	minimum = 6
	maximum = 809
Slowest packet = 270158
Flit latency average = 17.8011
	minimum = 6
	maximum = 809
Slowest flit = 421563
Fragmentation average = 0.0288
	minimum = 0
	maximum = 460
Injected packet rate average = 0.00927584
	minimum = 0.00667013 (at node 11)
	maximum = 0.0107895 (at node 33)
Accepted packet rate average = 0.00927584
	minimum = 0.00667013 (at node 11)
	maximum = 0.0107895 (at node 33)
Injected flit rate average = 0.0158665
	minimum = 0.00882079 (at node 11)
	maximum = 0.0230444 (at node 33)
Accepted flit rate average= 0.0158665
	minimum = 0.0137203 (at node 34)
	maximum = 0.0218666 (at node 14)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.9631 (11 samples)
	minimum = 6 (11 samples)
	maximum = 275.818 (11 samples)
Network latency average = 17.0418 (11 samples)
	minimum = 6 (11 samples)
	maximum = 212.727 (11 samples)
Flit latency average = 17.9582 (11 samples)
	minimum = 6 (11 samples)
	maximum = 212.182 (11 samples)
Fragmentation average = 0.00328784 (11 samples)
	minimum = 0 (11 samples)
	maximum = 64.9091 (11 samples)
Injected packet rate average = 0.0155126 (11 samples)
	minimum = 0.0111636 (11 samples)
	maximum = 0.0485734 (11 samples)
Accepted packet rate average = 0.0155126 (11 samples)
	minimum = 0.0111636 (11 samples)
	maximum = 0.0485734 (11 samples)
Injected flit rate average = 0.02356 (11 samples)
	minimum = 0.014361 (11 samples)
	maximum = 0.0633928 (11 samples)
Accepted flit rate average = 0.02356 (11 samples)
	minimum = 0.0170427 (11 samples)
	maximum = 0.0881217 (11 samples)
Injected packet size average = 1.51876 (11 samples)
Accepted packet size average = 1.51876 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 13 sec (4153 sec)
gpgpu_simulation_rate = 3604 (inst/sec)
gpgpu_simulation_rate = 962 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 37237
gpu_sim_insn = 1431682
gpu_ipc =      38.4478
gpu_tot_sim_cycle = 4257074
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.8528
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 95984
gpu_stall_icnt2sh    = 376647
partiton_reqs_in_parallel = 819214
partiton_reqs_in_parallel_total    = 33479118
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0568
partiton_reqs_in_parallel_util = 819214
partiton_reqs_in_parallel_util_total    = 33479118
gpu_sim_cycle_parition_util = 37237
gpu_tot_sim_cycle_parition_util    = 1526104
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9391
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      26.0652 GB/Sec
L2_BW_total  =       9.7819 GB/Sec
gpu_total_sim_rate=3837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672723
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1023, 744, 1138, 848, 888, 641, 608, 667, 1009, 868, 842, 876, 945, 991, 604, 952, 734, 766, 664, 902, 806, 936, 753, 833, 597, 664, 914, 912, 653, 881, 731, 710, 697, 542, 553, 546, 897, 1256, 817, 742, 542, 812, 568, 787, 936, 571, 713, 727, 908, 901, 635, 595, 683, 780, 988, 582, 820, 712, 620, 792, 583, 702, 686, 760, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 688135
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 679666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3583
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:846822	W0_Idle:8221692	W0_Scoreboard:44142849	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2929 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 4257073 
mrq_lat_table:12386 	283 	429 	1258 	861 	883 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	388334 	36382 	3272 	475 	760 	706 	2266 	1821 	765 	1337 	1234 	1778 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	241507 	31971 	67952 	30551 	32808 	20650 	2480 	629 	80 	764 	702 	2284 	1823 	744 	1338 	1250 	1761 	39 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168646 	55726 	63264 	4315 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	8192 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1922 	32 	6 	22 	50 	86 	146 	115 	77 	31 	13 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        10        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10         8        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        10        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        12        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    104194    156304    296969    278735    190967    114621    212672    205804    216215    216242    140130    186795    186906    161503 
dram[1]:    239647    197988     78150    158429    364711    239658    189030    217321    200585    309992    157361    176658    153690    278755    101590    232651 
dram[2]:    197990    276130    132839    299579    346465    406804    151095    127725    200572    164120    218813    213617    173107    156299    179731    159953 
dram[3]:    234450    244872    200575    156305    302172    406841    120990    208414    265719    164126    203203    141683    195284    185199    230970    229925 
dram[4]:    169324    236588    148466    129968    336518    406857    309651    216221    145875    122451    125020    130260    127647     78146    184970    141764 
dram[5]:    244864    197973    128540     86063    336472    408589    141884    109417    145881    218825    203186    192337    161514    151094    174224    161512 
dram[6]:    169325    234453    100399    101954    367359    535932    129481    143278    270926    270918    203183    135445    145888    123550    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    206712    177144    205052    265704    130064    145075    153703    174542    168676    117639 
dram[8]:    237067    239668    102060    101414    362568    302604    177143    173203    268320    265733    213620    145133    158814    164118    170138    130250 
dram[9]:    197990    234453    106187    148473    403435    406821    177144    226628    169923    227717    196020    190409    145883    151101    125047     83353 
dram[10]:    234445    239662    201418    195848    406821    245305    182345    177141    278181    265744    216223    173018    155558    138061    187560    132853 
average row accesses per activate:
dram[0]:  2.793103  2.689655  2.750000  3.000000  3.058824  3.531250  3.051282  3.052632  3.416667  3.000000  4.241379  3.405406  2.744186  2.921053  3.343750  2.885714 
dram[1]:  2.962963  2.888889  3.000000  2.205882  3.382353  3.030303  2.853658  2.674419  3.282051  3.025000  3.473684  2.800000  2.846154  2.756098  2.970588  3.187500 
dram[2]:  2.633333  3.217391  2.533333  2.343750  3.181818  3.294118  2.925000  2.750000  3.305556  3.588235  3.025000  2.533333  2.775000  2.500000  3.225806  3.400000 
dram[3]:  2.960000  2.785714  2.566667  2.857143  3.500000  3.406250  2.697675  2.682927  3.838710  3.051282  4.000000  3.297297  2.902439  2.625000  3.064516  2.914286 
dram[4]:  2.689655  2.827586  2.625000  2.500000  3.800000  3.724138  3.105263  3.076923  3.250000  2.951220  3.297297  3.050000  3.085714  2.846154  2.945946  3.060606 
dram[5]:  2.793103  2.620690  2.612903  2.424242  3.700000  3.687500  2.207547  2.840909  3.400000  3.333333  3.048780  3.051282  2.825000  2.666667  3.058824  3.029412 
dram[6]:  3.434783  2.655172  2.406250  2.566667  3.114286  3.451613  2.863636  2.574468  3.361111  3.500000  2.875000  2.813953  2.681818  2.558140  3.121212  3.413793 
dram[7]:  3.619048  2.548387  2.689655  2.678571  3.081081  3.257143  2.531915  2.404255  3.297297  3.606061  3.150000  3.250000  2.750000  2.690476  3.724138  3.205882 
dram[8]:  3.041667  2.620690  2.257143  2.548387  3.162162  3.580645  2.750000  2.825000  2.975610  3.045455  3.361111  3.371428  2.490196  3.078947  2.971429  2.736842 
dram[9]:  2.531250  2.600000  2.323529  2.580645  3.531250  3.058824  2.794872  2.772727  3.342105  3.179487  3.200000  3.128205  3.026316  2.704545  3.176471  3.600000 
dram[10]:  3.000000  2.807692  3.043478  2.323529  3.323529  3.406250  2.947368  2.250000  4.148148  3.687500  3.305556  3.205128  2.555556  2.489362  3.961539  2.888889 
average row locality = 18622/6240 = 2.984295
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     103766     93760     63135     56584     42475     42097     67015     59548     74741     73773     94672     92011    122276    100009     63777     56806
dram[1]:      90543     89053     44712     32810     51506     35388     60643     45817     52767     58509     78658     76554    119461    100342     55760     74377
dram[2]:      71259     72053     47486     42019     37268     47950     45392     68302     54510     63474    100154     80140    122096    117490     62354     65020
dram[3]:      92433     80077     38807     54365     26106     26209     62849     54525     62587     43633     96977     81583    128535    108500     58644     62213
dram[4]:      68086     68091     58158     57837     40448     32426     54029     61998     65463     75908     95431     94105    114048    115919     63925     57685
dram[5]:      75854     88187     33345     56767     34453     32118     64265     63437     56893     61879     76370     80528    109069    114229     77058     69393
dram[6]:      92466     63036     50385     56592     32365     44064     78388     67095     63975     47686     80804     81310    130195    108764     62718     66871
dram[7]:      92361     79112     41954     32679     47490     44555     47619     39503     63318     53067     89788     86362    117656    115205     58803     49988
dram[8]:      85082    102766     54260     57242     32176     34329     62085     48096     51511     56139     77033     93554    115083    120388     57347     66953
dram[9]:      95617     84004     41662     61269     31667     29367     50738     48616     54394     58207     93594     80497     97002    100725     59544     64661
dram[10]:      85906     80886     51568     59163     29602     33583     56093     55598     48637     66759     84022     95925    106548    113888     60795     59147
maximum mf latency per bank:
dram[0]:     449834    449803    421243    421243    486124    486132    436838    475729    488700    462713    521348    516213    529056    526500    460196    460196
dram[1]:     449775    449776    421227    252021    485998    486127    475556    369176    462713    444472    521364    516236    529084    523899    382069    382196
dram[2]:     449778    447247    478295    407998    473087    472990    475568    475574    462527    462716    521365    516237    529066    529067    460057    460170
dram[3]:     449727    447165    418254    483395    473106    319237    475571    475595    462529    462577    516238    521390    529078    529095    381978    460071
dram[4]:     449728    445404    483509    483521    473106    473119    475723    436669    488696    488695    521392    516204    526488    529034    460073    460088
dram[5]:     449621    449782    483509    483522    473106    473120    475724    475749    488696    462713    516317    521392    526498    529034    460216    460089
dram[6]:     449782    431603    483511    483513    387398    473092    475724    475743    462596    462597    516318    513627    529035    529035    460218    460158
dram[7]:     449658    438354    418637    418629    472972    473093    475543    400425    488694    462596    521359    521344    529066    523898    460220    460145
dram[8]:     449783    449750    418516    420895    467895    473090    475544    400292    462769    444513    521345    521359    529062    529063    460146    460158
dram[9]:     449833    445406    408102    421016    473091    473159    400421    361367    462769    444515    521396    521404    523850    526478    371428    397818
dram[10]:     449833    449860    478205    478206    473091    473161    399825    475716    423836    462770    521391    521396    523851    529066    397688    460195
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895628 n_act=551 n_pre=535 n_req=1710 n_rd=6028 n_write=203 bw_util=0.004293
n_activity=27909 dram_eff=0.4465
bk0: 324a 2899770i bk1: 312a 2899879i bk2: 308a 2900113i bk3: 312a 2899669i bk4: 356a 2899606i bk5: 380a 2899247i bk6: 412a 2899451i bk7: 392a 2899332i bk8: 428a 2899259i bk9: 456a 2898421i bk10: 420a 2899565i bk11: 436a 2899228i bk12: 404a 2899704i bk13: 368a 2899658i bk14: 372a 2899531i bk15: 348a 2898969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0255871
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895696 n_act=569 n_pre=553 n_req=1681 n_rd=5928 n_write=199 bw_util=0.004221
n_activity=28361 dram_eff=0.4321
bk0: 320a 2899546i bk1: 312a 2899268i bk2: 320a 2899411i bk3: 300a 2899287i bk4: 396a 2899471i bk5: 336a 2899393i bk6: 396a 2899414i bk7: 388a 2899069i bk8: 436a 2899240i bk9: 420a 2898602i bk10: 448a 2898674i bk11: 384a 2898515i bk12: 380a 2899517i bk13: 388a 2899238i bk14: 348a 2899414i bk15: 356a 2899200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0316337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895749 n_act=570 n_pre=554 n_req=1668 n_rd=5872 n_write=200 bw_util=0.004183
n_activity=28622 dram_eff=0.4243
bk0: 316a 2899571i bk1: 296a 2899751i bk2: 304a 2899647i bk3: 300a 2899359i bk4: 348a 2899887i bk5: 384a 2899461i bk6: 396a 2899036i bk7: 412a 2899205i bk8: 400a 2899674i bk9: 412a 2899079i bk10: 416a 2898848i bk11: 392a 2898813i bk12: 376a 2899728i bk13: 416a 2899371i bk14: 348a 2899344i bk15: 356a 2899186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0260611
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895870 n_act=542 n_pre=526 n_req=1654 n_rd=5804 n_write=203 bw_util=0.004139
n_activity=27602 dram_eff=0.4353
bk0: 296a 2899671i bk1: 312a 2899201i bk2: 308a 2899426i bk3: 316a 2899553i bk4: 352a 2899672i bk5: 372a 2899061i bk6: 400a 2899662i bk7: 368a 2899534i bk8: 384a 2899356i bk9: 400a 2898969i bk10: 432a 2899307i bk11: 420a 2898960i bk12: 404a 2899234i bk13: 356a 2899534i bk14: 328a 2899431i bk15: 356a 2898723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0340554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895609 n_act=560 n_pre=544 n_req=1708 n_rd=6032 n_write=200 bw_util=0.004294
n_activity=29105 dram_eff=0.4282
bk0: 312a 2899030i bk1: 328a 2898820i bk2: 332a 2898806i bk3: 320a 2899050i bk4: 388a 2898898i bk5: 368a 2898978i bk6: 400a 2898909i bk7: 416a 2899109i bk8: 432a 2898686i bk9: 412a 2898406i bk10: 424a 2898394i bk11: 424a 2898369i bk12: 368a 2899679i bk13: 380a 2898973i bk14: 384a 2899024i bk15: 344a 2899009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0419953
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895556 n_act=585 n_pre=569 n_req=1714 n_rd=6028 n_write=207 bw_util=0.004296
n_activity=28941 dram_eff=0.4309
bk0: 324a 2899230i bk1: 300a 2899468i bk2: 320a 2899678i bk3: 316a 2899105i bk4: 380a 2899401i bk5: 400a 2899082i bk6: 400a 2898967i bk7: 436a 2899222i bk8: 400a 2899131i bk9: 420a 2898865i bk10: 428a 2898751i bk11: 408a 2898554i bk12: 388a 2899387i bk13: 384a 2899253i bk14: 364a 2899605i bk15: 360a 2899267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0268379
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895655 n_act=575 n_pre=559 n_req=1686 n_rd=5960 n_write=196 bw_util=0.004241
n_activity=29246 dram_eff=0.421
bk0: 312a 2899283i bk1: 308a 2899151i bk2: 308a 2899375i bk3: 308a 2899097i bk4: 372a 2899153i bk5: 360a 2899263i bk6: 440a 2899171i bk7: 416a 2898928i bk8: 416a 2899172i bk9: 428a 2898856i bk10: 396a 2898766i bk11: 420a 2898868i bk12: 400a 2899160i bk13: 372a 2899251i bk14: 360a 2899082i bk15: 344a 2899055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0374203
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895531 n_act=574 n_pre=558 n_req=1716 n_rd=6088 n_write=194 bw_util=0.004328
n_activity=29100 dram_eff=0.4318
bk0: 304a 2899068i bk1: 316a 2898534i bk2: 308a 2899115i bk3: 300a 2899128i bk4: 388a 2898939i bk5: 392a 2899172i bk6: 408a 2898679i bk7: 380a 2898870i bk8: 424a 2898611i bk9: 408a 2898900i bk10: 436a 2898360i bk11: 456a 2898484i bk12: 420a 2898711i bk13: 388a 2899149i bk14: 376a 2898835i bk15: 384a 2898228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0388316
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895561 n_act=589 n_pre=573 n_req=1716 n_rd=6008 n_write=214 bw_util=0.004287
n_activity=29566 dram_eff=0.4209
bk0: 292a 2900202i bk1: 304a 2900048i bk2: 316a 2899827i bk3: 316a 2899484i bk4: 392a 2899600i bk5: 380a 2899195i bk6: 416a 2899222i bk7: 388a 2899645i bk8: 420a 2899126i bk9: 428a 2898397i bk10: 420a 2899140i bk11: 404a 2898991i bk12: 412a 2899086i bk13: 392a 2899049i bk14: 364a 2899304i bk15: 364a 2899213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0276051
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895558 n_act=578 n_pre=562 n_req=1717 n_rd=6040 n_write=207 bw_util=0.004304
n_activity=29494 dram_eff=0.4236
bk0: 324a 2899403i bk1: 312a 2899042i bk2: 316a 2899603i bk3: 320a 2899433i bk4: 376a 2899601i bk5: 348a 2899535i bk6: 368a 2899861i bk7: 424a 2899200i bk8: 416a 2899519i bk9: 420a 2899365i bk10: 448a 2898988i bk11: 412a 2898965i bk12: 392a 2899620i bk13: 412a 2899086i bk14: 372a 2899580i bk15: 380a 2898964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.028725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902945 n_nop=2895854 n_act=548 n_pre=532 n_req=1652 n_rd=5812 n_write=199 bw_util=0.004141
n_activity=27766 dram_eff=0.433
bk0: 300a 2900062i bk1: 292a 2899262i bk2: 280a 2900187i bk3: 316a 2899286i bk4: 384a 2899275i bk5: 356a 2899460i bk6: 380a 2899055i bk7: 368a 2899279i bk8: 364a 2899561i bk9: 408a 2899217i bk10: 408a 2898725i bk11: 432a 2898679i bk12: 396a 2899035i bk13: 404a 2899052i bk14: 360a 2899447i bk15: 364a 2898898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0300984

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[2]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 19643, Miss = 726, Miss_rate = 0.037, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[5]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[6]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[7]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[8]: Access = 19669, Miss = 760, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[9]: Access = 19615, Miss = 748, Miss_rate = 0.038, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[11]: Access = 19835, Miss = 756, Miss_rate = 0.038, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[12]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[14]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[15]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[16]: Access = 25614, Miss = 758, Miss_rate = 0.030, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[17]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[18]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[19]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[20]: Access = 19140, Miss = 718, Miss_rate = 0.038, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[21]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 149, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3495
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 144959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.1267
	minimum = 6
	maximum = 589
Network latency average = 35.891
	minimum = 6
	maximum = 338
Slowest packet = 860761
Flit latency average = 44.6402
	minimum = 6
	maximum = 337
Slowest flit = 1431137
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00550005
	minimum = 0.00429692 (at node 0)
	maximum = 0.0325491 (at node 44)
Accepted packet rate average = 0.00550005
	minimum = 0.00429692 (at node 0)
	maximum = 0.0325491 (at node 44)
Injected flit rate average = 0.00825008
	minimum = 0.00617682 (at node 34)
	maximum = 0.0338382 (at node 44)
Accepted flit rate average= 0.00825008
	minimum = 0.0051563 (at node 0)
	maximum = 0.0638092 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.2267 (12 samples)
	minimum = 6 (12 samples)
	maximum = 301.917 (12 samples)
Network latency average = 18.6126 (12 samples)
	minimum = 6 (12 samples)
	maximum = 223.167 (12 samples)
Flit latency average = 20.1817 (12 samples)
	minimum = 6 (12 samples)
	maximum = 222.583 (12 samples)
Fragmentation average = 0.00301386 (12 samples)
	minimum = 0 (12 samples)
	maximum = 59.5 (12 samples)
Injected packet rate average = 0.0146783 (12 samples)
	minimum = 0.0105914 (12 samples)
	maximum = 0.0472381 (12 samples)
Accepted packet rate average = 0.0146783 (12 samples)
	minimum = 0.0105914 (12 samples)
	maximum = 0.0472381 (12 samples)
Injected flit rate average = 0.0222842 (12 samples)
	minimum = 0.013679 (12 samples)
	maximum = 0.0609299 (12 samples)
Accepted flit rate average = 0.0222842 (12 samples)
	minimum = 0.0160522 (12 samples)
	maximum = 0.0860956 (12 samples)
Injected packet size average = 1.51818 (12 samples)
Accepted packet size average = 1.51818 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 14 sec (4274 sec)
gpgpu_simulation_rate = 3837 (inst/sec)
gpgpu_simulation_rate = 996 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 598221
gpu_sim_insn = 4962251
gpu_ipc =       8.2950
gpu_tot_sim_cycle = 5082517
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       4.2034
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 402908
gpu_stall_icnt2sh    = 1666642
partiton_reqs_in_parallel = 12853938
partiton_reqs_in_parallel_total    = 34298332
partiton_level_parallism =      21.4869
partiton_level_parallism_total  =       9.2773
partiton_reqs_in_parallel_util = 12853938
partiton_reqs_in_parallel_util_total    = 34298332
gpu_sim_cycle_parition_util = 597892
gpu_tot_sim_cycle_parition_util    = 1563341
partiton_level_parallism_util =      21.4988
partiton_level_parallism_util_total  =      21.8173
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =      82.9732 GB/Sec
L2_BW_total  =      17.9593 GB/Sec
gpu_total_sim_rate=3176

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1372, 1040, 1455, 1163, 1262, 958, 968, 989, 1317, 1174, 1142, 1123, 1230, 1324, 945, 1263, 1075, 1230, 938, 1224, 1107, 1311, 1131, 1119, 909, 935, 1197, 1171, 965, 1215, 1044, 1072, 999, 806, 809, 776, 1205, 1541, 1102, 1050, 864, 1112, 848, 1104, 1232, 853, 1085, 1052, 1192, 1223, 930, 947, 912, 1019, 1307, 807, 1156, 1061, 925, 1105, 914, 1063, 1055, 1167, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 1743108
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1729836
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8386
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1874211	W0_Idle:11786077	W0_Scoreboard:67192818	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2991 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 5082148 
mrq_lat_table:15838 	298 	460 	1315 	875 	884 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	811897 	125617 	4529 	1600 	1139 	967 	2745 	3834 	1344 	2127 	2572 	4422 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	473354 	69602 	184751 	85434 	61874 	60496 	6129 	1220 	1012 	1089 	956 	2794 	3803 	1321 	2128 	2588 	4405 	54 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	277151 	165077 	193035 	40600 	9054 	759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	138182 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2761 	84 	41 	35 	69 	115 	195 	178 	143 	62 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        13        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10        10        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        11        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        14        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    250086    156304    296969    278735    190967    231839    276127    260517    216215    263129    419391    332073    186906    161503 
dram[1]:    239647    197988    143170    247487    364711    239658    205788    217321    263101    325643    312594    176658    252661    291746    211010    232651 
dram[2]:    216213    276130    179769    299579    346465    406804    151095    229235    242284    276125    218813    213617    297126    250080    179731    159953 
dram[3]:    270923    424629    309989    310003    302172    406841    120990    208414    265719    237032    203203    164107    214504    185199    230970    229925 
dram[4]:    296970    236588    312615    252704    336518    406857    309651    258279    237039    323022    312573    302260    250062    252724    184970    141764 
dram[5]:    244864    213624    190158    200576    336472    408589    141884    145868    184973    224053    258449    192337    247461    244873    174224    161513 
dram[6]:    184949    234453    177162    114637    367359    535932    129481    257860    270926    276110    203183    164094    323000    205814    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    242594    177144    278732    265704    151081    270942    179742    218825    168676    117639 
dram[8]:    237067    239668    250088    213341    362568    302604    177143    173203    268320    265733    213620    187589    208956    375111    197986    187539 
dram[9]:    237062    252699    244882    148473    403435    406821    218819    453571    226620    237033    291741    216214    403775    281362    125047    119819 
dram[10]:    234445    239662    201418    195848    406821    245305    395957    177141    278181    283963    312598    173018    337520    403769    187560    177661 
average row accesses per activate:
dram[0]:  2.487180  2.594594  2.400000  2.400000  2.953488  2.888889  2.833333  2.875000  3.130435  2.709091  3.560976  2.900000  2.500000  2.403509  2.818182  2.583333 
dram[1]:  2.526316  2.400000  2.487180  2.000000  2.909091  2.782609  2.537037  2.653846  3.000000  2.716981  3.217391  2.482759  2.392857  2.680000  2.562500  2.837209 
dram[2]:  2.341463  2.461539  2.232558  1.959184  2.888889  2.976744  2.603774  2.464286  2.882353  3.195652  2.589286  2.322581  2.547170  2.310345  2.975610  2.837209 
dram[3]:  2.823529  2.666667  2.232558  2.425000  2.804348  2.909091  2.634615  2.355932  2.903846  2.672727  3.512195  2.735849  2.615385  2.196721  2.711111  2.711111 
dram[4]:  2.666667  2.526316  2.309524  2.232558  3.307692  3.121951  2.725490  2.686275  2.777778  2.607143  3.000000  2.769231  2.528302  2.462963  2.733333  2.450980 
dram[5]:  2.526316  2.425000  2.255814  2.155555  3.368421  3.421053  2.190476  2.584906  2.882353  3.000000  2.754717  2.735849  2.436364  2.418182  2.562500  2.562500 
dram[6]:  2.939394  2.461539  2.000000  2.181818  2.909091  2.866667  2.740000  2.464286  2.843137  2.940000  2.440678  2.440678  2.344828  2.250000  2.595745  2.795455 
dram[7]:  2.909091  2.133333  2.309524  2.232558  3.071429  3.121951  2.156250  2.138462  2.823529  3.020833  2.843137  2.938776  2.481482  2.481482  3.324324  2.772727 
dram[8]:  2.526316  2.181818  2.086957  2.285714  2.977273  3.200000  2.379310  2.446429  2.843137  2.818182  3.130435  2.788461  2.269841  2.740000  2.541667  2.440000 
dram[9]:  2.341463  2.341463  2.086957  2.285714  3.195122  2.744681  2.338983  2.584906  2.849057  2.826923  2.823529  2.862745  2.734694  2.509434  2.883721  3.128205 
dram[10]:  2.594594  2.526316  2.341463  2.000000  3.071429  3.219512  2.603774  2.044776  3.311111  3.108696  2.788461  2.900000  2.254237  2.333333  2.975610  2.652174 
average row locality = 22192/8419 = 2.635942
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     171101    166876    138273    139766     95091     97108    109161    108863    117457    122091    160400    162305    189281    169982    114031    103792
dram[1]:     164008    162186    130891    121239    109726     83846     93118     82759    107773    116000    143330    141166    188888    176681    106729    121726
dram[2]:     150429    154232    134005    132002     93711    107173     88133    104539    108115    115617    166222    144794    190913    198187    114435    113829
dram[3]:     159343    164829    121465    136163     79715     82699     97193     90507    120802     94582    167670    150330    197850    167965    118419    131777
dram[4]:     141461    153118    140747    139630    103955     94021     91392    104437    122486    117671    169297    165788    179197    173213    132567    124469
dram[5]:     139310    146431    122156    138289     90644     81874    116872    116625    100976    102406    140093    149304    184258    191184    143719    147675
dram[6]:     163277    130637    125148    122324     99030    104759    124534    107003    109759    107611    140537    140883    213914    180295    124330    119370
dram[7]:     159349    144802    118037    115660    103182    102994     94892     82271    117834    104691    142226    147715    186788    177412    122918    106539
dram[8]:     145259    159751    136709    144847     89358     97616    101913     89718    109950    117921    145414    147948    177238    169035    112093    121868
dram[9]:     162136    148462    148458    138819     88927     83313    100341     99963    111973    112043    167451    146265    138527    153646    119954    125514
dram[10]:     162672    159723    137457    141737     86142     85572     94567    103871     92199    114437    148086    170691    156256    165699    121643    115622
maximum mf latency per bank:
dram[0]:     495711    508237    518388    518389    486124    486132    526032    526149    519323    519204    521628    521628    529056    526500    517825    517827
dram[1]:     508359    522007    518391    518503    485998    486127    514083    514085    519325    519205    521662    521629    529084    523899    517948    517829
dram[2]:     522009    526081    518503    518122    473087    472990    514087    479425    519327    519329    521365    521047    529066    529067    517830    517942
dram[3]:     526083    526085    518123    518125    473106    396506    521035    521035    520029    519934    521081    521390    529078    529095    517954    517829
dram[4]:     526087    525967    518245    518250    473106    473119    521037    522902    519934    519935    521392    521110    526488    529034    517501    517501
dram[5]:     523408    508155    518510    518513    473106    473120    527396    527398    519937    519939    521235    521392    526498    529034    517502    517628
dram[6]:     510460    510462    518386    518388    460974    473092    527398    527399    519941    520057    521239    521241    529035    529035    519643    519644
dram[7]:     522009    522121    518389    518499    472972    473093    522906    515636    520139    520159    521359    521344    529066    523898    519644    515344
dram[8]:     522123    510468    518459    518461    467895    473090    477322    519602    520161    520282    521345    521359    529062    529063    519645    515343
dram[9]:     522008    522133    518573    518462    473091    473159    526028    526030    520284    520164    521396    521404    523850    526478    515355    515357
dram[10]:     522123    522007    518380    518387    473091    473161    526030    526031    520166    520283    521391    521396    523851    529066    517054    517054
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004825 n_act=736 n_pre=720 n_req=2020 n_rd=7268 n_write=203 bw_util=0.003723
n_activity=37641 dram_eff=0.397
bk0: 388a 4010204i bk1: 384a 4010349i bk2: 384a 4010485i bk3: 384a 4009975i bk4: 448a 4010005i bk5: 448a 4009589i bk6: 480a 4009898i bk7: 480a 4009711i bk8: 512a 4009671i bk9: 512a 4008867i bk10: 512a 4009913i bk11: 512a 4009548i bk12: 472a 4010118i bk13: 472a 4009786i bk14: 440a 4009898i bk15: 440a 4009253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.018542
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004789 n_act=764 n_pre=748 n_req=2012 n_rd=7252 n_write=199 bw_util=0.003713
n_activity=38824 dram_eff=0.3838
bk0: 384a 4009958i bk1: 384a 4009619i bk2: 384a 4009800i bk3: 384a 4009563i bk4: 448a 4009920i bk5: 448a 4009650i bk6: 476a 4009733i bk7: 480a 4009469i bk8: 512a 4009647i bk9: 512a 4008892i bk10: 512a 4009176i bk11: 512a 4008631i bk12: 472a 4009737i bk13: 472a 4009640i bk14: 436a 4009709i bk15: 436a 4009566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0229172
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004754 n_act=779 n_pre=763 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003715
n_activity=39396 dram_eff=0.3785
bk0: 384a 4009982i bk1: 384a 4009980i bk2: 384a 4009977i bk3: 384a 4009562i bk4: 448a 4010210i bk5: 448a 4009916i bk6: 480a 4009373i bk7: 480a 4009582i bk8: 512a 4009907i bk9: 512a 4009371i bk10: 512a 4009079i bk11: 512a 4008947i bk12: 472a 4010010i bk13: 472a 4009791i bk14: 436a 4009740i bk15: 436a 4009511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0188975
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004785 n_act=758 n_pre=742 n_req=2019 n_rd=7264 n_write=203 bw_util=0.003721
n_activity=38308 dram_eff=0.3898
bk0: 384a 4010072i bk1: 384a 4009652i bk2: 384a 4009788i bk3: 384a 4009937i bk4: 448a 4009911i bk5: 448a 4009442i bk6: 484a 4010081i bk7: 484a 4009686i bk8: 512a 4009393i bk9: 512a 4009127i bk10: 512a 4009703i bk11: 512a 4009190i bk12: 472a 4009637i bk13: 472a 4009565i bk14: 436a 4009678i bk15: 436a 4009120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0247013
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004792 n_act=754 n_pre=738 n_req=2017 n_rd=7268 n_write=200 bw_util=0.003721
n_activity=39019 dram_eff=0.3828
bk0: 384a 4009520i bk1: 384a 4009288i bk2: 384a 4009273i bk3: 384a 4009465i bk4: 448a 4009381i bk5: 448a 4009340i bk6: 484a 4009240i bk7: 484a 4009482i bk8: 512a 4008981i bk9: 512a 4008618i bk10: 512a 4008746i bk11: 512a 4008692i bk12: 472a 4009854i bk13: 468a 4009229i bk14: 440a 4009513i bk15: 440a 4009184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0304119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004749 n_act=772 n_pre=756 n_req=2024 n_rd=7268 n_write=207 bw_util=0.003725
n_activity=38700 dram_eff=0.3863
bk0: 384a 4009698i bk1: 384a 4009832i bk2: 384a 4010045i bk3: 384a 4009440i bk4: 448a 4009863i bk5: 448a 4009642i bk6: 484a 4009374i bk7: 484a 4009711i bk8: 512a 4009340i bk9: 512a 4009175i bk10: 512a 4009115i bk11: 512a 4008810i bk12: 472a 4009674i bk13: 468a 4009585i bk14: 440a 4009931i bk15: 440a 4009561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0194671
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004730 n_act=787 n_pre=771 n_req=2013 n_rd=7268 n_write=196 bw_util=0.003719
n_activity=39970 dram_eff=0.3735
bk0: 384a 4009683i bk1: 384a 4009556i bk2: 384a 4009647i bk3: 384a 4009411i bk4: 448a 4009599i bk5: 448a 4009562i bk6: 484a 4009735i bk7: 484a 4009395i bk8: 512a 4009439i bk9: 512a 4009161i bk10: 512a 4008881i bk11: 512a 4009069i bk12: 472a 4009458i bk13: 472a 4009448i bk14: 436a 4009388i bk15: 440a 4009273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0270948
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004784 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003716
n_activity=38639 dram_eff=0.386
bk0: 384a 4009436i bk1: 384a 4008844i bk2: 384a 4009445i bk3: 384a 4009386i bk4: 448a 4009494i bk5: 448a 4009727i bk6: 484a 4008933i bk7: 484a 4009019i bk8: 512a 4008901i bk9: 512a 4009115i bk10: 512a 4008733i bk11: 512a 4008944i bk12: 472a 4009161i bk13: 472a 4009501i bk14: 436a 4009314i bk15: 436a 4008701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0281293
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004720 n_act=783 n_pre=767 n_req=2031 n_rd=7268 n_write=214 bw_util=0.003728
n_activity=39865 dram_eff=0.3754
bk0: 384a 4010484i bk1: 384a 4010315i bk2: 384a 4010217i bk3: 384a 4009891i bk4: 448a 4010133i bk5: 448a 4009665i bk6: 484a 4009564i bk7: 484a 4009862i bk8: 512a 4009513i bk9: 512a 4008783i bk10: 512a 4009543i bk11: 512a 4009160i bk12: 476a 4009464i bk13: 472a 4009406i bk14: 436a 4009640i bk15: 436a 4009561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0200197
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004787 n_act=761 n_pre=745 n_req=2020 n_rd=7252 n_write=207 bw_util=0.003717
n_activity=39481 dram_eff=0.3779
bk0: 384a 4009883i bk1: 384a 4009455i bk2: 384a 4010002i bk3: 384a 4009859i bk4: 448a 4010061i bk5: 448a 4009849i bk6: 484a 4009965i bk7: 484a 4009669i bk8: 512a 4009775i bk9: 512a 4009660i bk10: 512a 4009394i bk11: 508a 4009285i bk12: 468a 4009982i bk13: 468a 4009553i bk14: 436a 4010042i bk15: 436a 4009449i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0208212
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4013752 n_nop=4004791 n_act=763 n_pre=747 n_req=2012 n_rd=7252 n_write=199 bw_util=0.003713
n_activity=38802 dram_eff=0.3841
bk0: 384a 4010410i bk1: 384a 4009582i bk2: 384a 4010330i bk3: 384a 4009597i bk4: 448a 4009754i bk5: 448a 4009869i bk6: 484a 4009325i bk7: 484a 4009388i bk8: 512a 4009634i bk9: 508a 4009463i bk10: 512a 4008941i bk11: 512a 4009056i bk12: 468a 4009355i bk13: 468a 4009469i bk14: 436a 4009742i bk15: 436a 4009319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0218329

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[1]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[2]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[4]: Access = 43700, Miss = 907, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 43450, Miss = 909, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 43476, Miss = 908, Miss_rate = 0.021, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[11]: Access = 43388, Miss = 908, Miss_rate = 0.021, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[12]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[15]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 49328, Miss = 909, Miss_rate = 0.018, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[18]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[19]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 42730, Miss = 907, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3646
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 274949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.9633
	minimum = 6
	maximum = 750
Network latency average = 27.5391
	minimum = 6
	maximum = 655
Slowest packet = 883786
Flit latency average = 24.2313
	minimum = 6
	maximum = 655
Slowest flit = 1474227
Fragmentation average = 0.039109
	minimum = 0
	maximum = 485
Injected packet rate average = 0.0175079
	minimum = 0.0129777 (at node 21)
	maximum = 0.0214913 (at node 20)
Accepted packet rate average = 0.0175079
	minimum = 0.0129777 (at node 21)
	maximum = 0.0214913 (at node 20)
Injected flit rate average = 0.0311698
	minimum = 0.0161404 (at node 2)
	maximum = 0.0471098 (at node 28)
Accepted flit rate average= 0.0311698
	minimum = 0.024155 (at node 34)
	maximum = 0.0495294 (at node 20)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.4372 (13 samples)
	minimum = 6 (13 samples)
	maximum = 336.385 (13 samples)
Network latency average = 19.2992 (13 samples)
	minimum = 6 (13 samples)
	maximum = 256.385 (13 samples)
Flit latency average = 20.4932 (13 samples)
	minimum = 6 (13 samples)
	maximum = 255.846 (13 samples)
Fragmentation average = 0.0057904 (13 samples)
	minimum = 0 (13 samples)
	maximum = 92.2308 (13 samples)
Injected packet rate average = 0.0148959 (13 samples)
	minimum = 0.010775 (13 samples)
	maximum = 0.0452575 (13 samples)
Accepted packet rate average = 0.0148959 (13 samples)
	minimum = 0.010775 (13 samples)
	maximum = 0.0452575 (13 samples)
Injected flit rate average = 0.0229677 (13 samples)
	minimum = 0.0138684 (13 samples)
	maximum = 0.0598668 (13 samples)
Accepted flit rate average = 0.0229677 (13 samples)
	minimum = 0.0166755 (13 samples)
	maximum = 0.0832828 (13 samples)
Injected packet size average = 1.54188 (13 samples)
Accepted packet size average = 1.54188 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 52 min, 6 sec (6726 sec)
gpgpu_simulation_rate = 3176 (inst/sec)
gpgpu_simulation_rate = 755 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 19023
gpu_sim_insn = 1323702
gpu_ipc =      69.5843
gpu_tot_sim_cycle = 5323690
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.2616
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 402908
gpu_stall_icnt2sh    = 1666644
partiton_reqs_in_parallel = 418506
partiton_reqs_in_parallel_total    = 47152270
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.9357
partiton_reqs_in_parallel_util = 418506
partiton_reqs_in_parallel_util_total    = 47152270
gpu_sim_cycle_parition_util = 19023
gpu_tot_sim_cycle_parition_util    = 2161233
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8189
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      51.0218 GB/Sec
L2_BW_total  =      17.3280 GB/Sec
gpu_total_sim_rate=3339

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997447
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1408, 1076, 1491, 1199, 1298, 994, 1004, 1025, 1353, 1210, 1178, 1159, 1266, 1360, 981, 1299, 1111, 1266, 974, 1260, 1143, 1347, 1167, 1155, 945, 971, 1233, 1207, 1001, 1251, 1080, 1108, 1071, 878, 881, 848, 1277, 1613, 1174, 1122, 936, 1184, 920, 1176, 1304, 925, 1157, 1124, 1228, 1259, 966, 983, 948, 1055, 1343, 843, 1192, 1097, 961, 1141, 950, 1099, 1091, 1203, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 1815105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1800976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9243
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1981501	W0_Idle:12391491	W0_Scoreboard:67208428	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2969 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 5323689 
mrq_lat_table:15838 	298 	460 	1315 	875 	884 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	819982 	126781 	4551 	1728 	1276 	1159 	3172 	3919 	1344 	2127 	2572 	4422 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	475128 	70001 	185124 	86966 	65646 	61885 	6145 	1251 	1125 	1226 	1148 	3230 	3879 	1321 	2128 	2588 	4405 	54 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	278901 	165374 	193036 	40600 	9054 	759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	146374 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2768 	87 	41 	35 	69 	117 	198 	179 	143 	62 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        13        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10        10        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        11        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        14        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    250086    156304    296969    278735    190967    231839    276127    260517    216215    263129    419391    332073    186906    161503 
dram[1]:    239647    197988    143170    247487    364711    239658    205788    217321    263101    325643    312594    176658    252661    291746    211010    232651 
dram[2]:    216213    276130    179769    299579    346465    406804    151095    229235    242284    276125    218813    213617    297126    250080    179731    159953 
dram[3]:    270923    424629    309989    310003    302172    406841    120990    208414    265719    237032    203203    164107    214504    185199    230970    229925 
dram[4]:    296970    236588    312615    252704    336518    406857    309651    258279    237039    323022    312573    302260    250062    252724    184970    141764 
dram[5]:    244864    213624    190158    200576    336472    408589    141884    145868    184973    224053    258449    192337    247461    244873    174224    161513 
dram[6]:    184949    234453    177162    114637    367359    535932    129481    257860    270926    276110    203183    164094    323000    205814    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    242594    177144    278732    265704    151081    270942    179742    218825    168676    117639 
dram[8]:    237067    239668    250088    213341    362568    302604    177143    173203    268320    265733    213620    187589    208956    375111    197986    187539 
dram[9]:    237062    252699    244882    148473    403435    406821    218819    453571    226620    237033    291741    216214    403775    281362    125047    119819 
dram[10]:    234445    239662    201418    195848    406821    245305    395957    177141    278181    283963    312598    173018    337520    403769    187560    177661 
average row accesses per activate:
dram[0]:  2.487180  2.594594  2.400000  2.400000  2.953488  2.888889  2.833333  2.875000  3.130435  2.709091  3.560976  2.900000  2.500000  2.403509  2.818182  2.583333 
dram[1]:  2.526316  2.400000  2.487180  2.000000  2.909091  2.782609  2.537037  2.653846  3.000000  2.716981  3.217391  2.482759  2.392857  2.680000  2.562500  2.837209 
dram[2]:  2.341463  2.461539  2.232558  1.959184  2.888889  2.976744  2.603774  2.464286  2.882353  3.195652  2.589286  2.322581  2.547170  2.310345  2.975610  2.837209 
dram[3]:  2.823529  2.666667  2.232558  2.425000  2.804348  2.909091  2.634615  2.355932  2.903846  2.672727  3.512195  2.735849  2.615385  2.196721  2.711111  2.711111 
dram[4]:  2.666667  2.526316  2.309524  2.232558  3.307692  3.121951  2.725490  2.686275  2.777778  2.607143  3.000000  2.769231  2.528302  2.462963  2.733333  2.450980 
dram[5]:  2.526316  2.425000  2.255814  2.155555  3.368421  3.421053  2.190476  2.584906  2.882353  3.000000  2.754717  2.735849  2.436364  2.418182  2.562500  2.562500 
dram[6]:  2.939394  2.461539  2.000000  2.181818  2.909091  2.866667  2.740000  2.464286  2.843137  2.940000  2.440678  2.440678  2.344828  2.250000  2.595745  2.795455 
dram[7]:  2.909091  2.133333  2.309524  2.232558  3.071429  3.121951  2.156250  2.138462  2.823529  3.020833  2.843137  2.938776  2.481482  2.481482  3.324324  2.772727 
dram[8]:  2.526316  2.181818  2.086957  2.285714  2.977273  3.200000  2.379310  2.446429  2.843137  2.818182  3.130435  2.788461  2.269841  2.740000  2.541667  2.440000 
dram[9]:  2.341463  2.341463  2.086957  2.285714  3.195122  2.744681  2.338983  2.584906  2.849057  2.826923  2.823529  2.862745  2.734694  2.509434  2.883721  3.128205 
dram[10]:  2.594594  2.526316  2.341463  2.000000  3.071429  3.219512  2.603774  2.044776  3.311111  3.108696  2.788461  2.900000  2.254237  2.333333  2.975610  2.652174 
average row locality = 22192/8419 = 2.635942
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     171331    167099    138512    140004     95207     97229    109205    108909    117457    122091    160400    162305    189281    169982    116740    106427
dram[1]:     164208    162380    131118    121472    109843     83952     93161     82801    107773    116000    143330    141166    188888    176681    109434    124434
dram[2]:     150647    154441    134240    132238     93818    107279     88174    104582    108115    115617    166222    144794    190913    198187    117297    116595
dram[3]:     159581    165023    121701    136397     79829     82809     97235     90545    120802     94582    167670    150330    197850    167965    121642    134939
dram[4]:     141666    153322    140982    139872    104058     94126     91428    104474    122486    117671    169297    165788    179197    173213    135867    127665
dram[5]:     139503    146614    122417    138533     90756     81979    116906    116663    100976    102406    140093    149304    184258    191184    147287    151176
dram[6]:     163464    130828    125377    122563     99136    104863    124572    107039    109759    107611    140537    140883    213914    180295    128476    123383
dram[7]:     159521    144972    118266    115893    103291    103100     94928     82307    117834    104691    142226    147715    186788    177412    126900    110466
dram[8]:     145482    159979    136982    145105     89492     97737    101954     89758    109950    117921    145414    147948    180558    169035    115657    125396
dram[9]:     162325    148644    148703    139055     89033     83417    100377     99999    111973    112043    167451    146265    138527    153646    123143    128710
dram[10]:     162879    159926    137693    141981     86249     85673     94603    103907     92199    114437    148086    170691    156256    165699    124931    118860
maximum mf latency per bank:
dram[0]:     495711    508237    518388    518389    486124    486132    526032    526149    519323    519204    521628    521628    529056    526500    517825    517827
dram[1]:     508359    522007    518391    518503    485998    486127    514083    514085    519325    519205    521662    521629    529084    523899    517948    517829
dram[2]:     522009    526081    518503    518122    473087    472990    514087    479425    519327    519329    521365    521047    529066    529067    517830    517942
dram[3]:     526083    526085    518123    518125    473106    396506    521035    521035    520029    519934    521081    521390    529078    529095    517954    517829
dram[4]:     526087    525967    518245    518250    473106    473119    521037    522902    519934    519935    521392    521110    526488    529034    517501    517501
dram[5]:     523408    508155    518510    518513    473106    473120    527396    527398    519937    519939    521235    521392    526498    529034    517502    517628
dram[6]:     510460    510462    518386    518388    460974    473092    527398    527399    519941    520057    521239    521241    529035    529035    519643    519644
dram[7]:     522009    522121    518389    518499    472972    473093    522906    515636    520139    520159    521359    521344    529066    523898    519644    515344
dram[8]:     522123    510468    518459    518461    467895    473090    477322    519602    520161    520282    521345    521359    529062    529063    519645    515343
dram[9]:     522008    522133    518573    518462    473091    473159    526028    526030    520284    520164    521396    521404    523850    526478    515355    515357
dram[10]:     522123    522007    518380    518387    473091    473161    526030    526031    520166    520283    521391    521396    523851    529066    517054    517054
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040147 n_act=736 n_pre=720 n_req=2020 n_rd=7268 n_write=203 bw_util=0.00369
n_activity=37641 dram_eff=0.397
bk0: 388a 4045526i bk1: 384a 4045671i bk2: 384a 4045807i bk3: 384a 4045297i bk4: 448a 4045327i bk5: 448a 4044911i bk6: 480a 4045220i bk7: 480a 4045033i bk8: 512a 4044993i bk9: 512a 4044189i bk10: 512a 4045235i bk11: 512a 4044870i bk12: 472a 4045440i bk13: 472a 4045108i bk14: 440a 4045220i bk15: 440a 4044575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0183803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040111 n_act=764 n_pre=748 n_req=2012 n_rd=7252 n_write=199 bw_util=0.00368
n_activity=38824 dram_eff=0.3838
bk0: 384a 4045280i bk1: 384a 4044941i bk2: 384a 4045122i bk3: 384a 4044885i bk4: 448a 4045242i bk5: 448a 4044972i bk6: 476a 4045055i bk7: 480a 4044791i bk8: 512a 4044969i bk9: 512a 4044214i bk10: 512a 4044498i bk11: 512a 4043953i bk12: 472a 4045059i bk13: 472a 4044962i bk14: 436a 4045031i bk15: 436a 4044888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0227173
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040076 n_act=779 n_pre=763 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003683
n_activity=39396 dram_eff=0.3785
bk0: 384a 4045304i bk1: 384a 4045302i bk2: 384a 4045299i bk3: 384a 4044884i bk4: 448a 4045532i bk5: 448a 4045238i bk6: 480a 4044695i bk7: 480a 4044904i bk8: 512a 4045229i bk9: 512a 4044693i bk10: 512a 4044401i bk11: 512a 4044269i bk12: 472a 4045332i bk13: 472a 4045113i bk14: 436a 4045062i bk15: 436a 4044833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0187327
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040107 n_act=758 n_pre=742 n_req=2019 n_rd=7264 n_write=203 bw_util=0.003688
n_activity=38308 dram_eff=0.3898
bk0: 384a 4045394i bk1: 384a 4044974i bk2: 384a 4045110i bk3: 384a 4045259i bk4: 448a 4045233i bk5: 448a 4044764i bk6: 484a 4045403i bk7: 484a 4045008i bk8: 512a 4044715i bk9: 512a 4044449i bk10: 512a 4045025i bk11: 512a 4044512i bk12: 472a 4044959i bk13: 472a 4044887i bk14: 436a 4045000i bk15: 436a 4044442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0244858
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040114 n_act=754 n_pre=738 n_req=2017 n_rd=7268 n_write=200 bw_util=0.003689
n_activity=39019 dram_eff=0.3828
bk0: 384a 4044842i bk1: 384a 4044610i bk2: 384a 4044595i bk3: 384a 4044787i bk4: 448a 4044703i bk5: 448a 4044662i bk6: 484a 4044562i bk7: 484a 4044804i bk8: 512a 4044303i bk9: 512a 4043940i bk10: 512a 4044068i bk11: 512a 4044014i bk12: 472a 4045176i bk13: 468a 4044551i bk14: 440a 4044835i bk15: 440a 4044506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0301466
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040071 n_act=772 n_pre=756 n_req=2024 n_rd=7268 n_write=207 bw_util=0.003692
n_activity=38700 dram_eff=0.3863
bk0: 384a 4045020i bk1: 384a 4045154i bk2: 384a 4045367i bk3: 384a 4044762i bk4: 448a 4045185i bk5: 448a 4044964i bk6: 484a 4044696i bk7: 484a 4045033i bk8: 512a 4044662i bk9: 512a 4044497i bk10: 512a 4044437i bk11: 512a 4044132i bk12: 472a 4044996i bk13: 468a 4044907i bk14: 440a 4045253i bk15: 440a 4044883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0192973
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040052 n_act=787 n_pre=771 n_req=2013 n_rd=7268 n_write=196 bw_util=0.003687
n_activity=39970 dram_eff=0.3735
bk0: 384a 4045005i bk1: 384a 4044878i bk2: 384a 4044969i bk3: 384a 4044733i bk4: 448a 4044921i bk5: 448a 4044884i bk6: 484a 4045057i bk7: 484a 4044717i bk8: 512a 4044761i bk9: 512a 4044483i bk10: 512a 4044203i bk11: 512a 4044391i bk12: 472a 4044780i bk13: 472a 4044770i bk14: 436a 4044710i bk15: 440a 4044595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0268585
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040106 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003684
n_activity=38639 dram_eff=0.386
bk0: 384a 4044758i bk1: 384a 4044166i bk2: 384a 4044767i bk3: 384a 4044708i bk4: 448a 4044816i bk5: 448a 4045049i bk6: 484a 4044255i bk7: 484a 4044341i bk8: 512a 4044223i bk9: 512a 4044437i bk10: 512a 4044055i bk11: 512a 4044266i bk12: 472a 4044483i bk13: 472a 4044823i bk14: 436a 4044636i bk15: 436a 4044023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0278839
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040042 n_act=783 n_pre=767 n_req=2031 n_rd=7268 n_write=214 bw_util=0.003696
n_activity=39865 dram_eff=0.3754
bk0: 384a 4045806i bk1: 384a 4045637i bk2: 384a 4045539i bk3: 384a 4045213i bk4: 448a 4045455i bk5: 448a 4044987i bk6: 484a 4044886i bk7: 484a 4045184i bk8: 512a 4044835i bk9: 512a 4044105i bk10: 512a 4044865i bk11: 512a 4044482i bk12: 476a 4044786i bk13: 472a 4044728i bk14: 436a 4044962i bk15: 436a 4044883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.019845
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040109 n_act=761 n_pre=745 n_req=2020 n_rd=7252 n_write=207 bw_util=0.003684
n_activity=39481 dram_eff=0.3779
bk0: 384a 4045205i bk1: 384a 4044777i bk2: 384a 4045324i bk3: 384a 4045181i bk4: 448a 4045383i bk5: 448a 4045171i bk6: 484a 4045287i bk7: 484a 4044991i bk8: 512a 4045097i bk9: 512a 4044982i bk10: 512a 4044716i bk11: 508a 4044607i bk12: 468a 4045304i bk13: 468a 4044875i bk14: 436a 4045364i bk15: 436a 4044771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0206395
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4049074 n_nop=4040113 n_act=763 n_pre=747 n_req=2012 n_rd=7252 n_write=199 bw_util=0.00368
n_activity=38802 dram_eff=0.3841
bk0: 384a 4045732i bk1: 384a 4044904i bk2: 384a 4045652i bk3: 384a 4044919i bk4: 448a 4045076i bk5: 448a 4045191i bk6: 484a 4044647i bk7: 484a 4044710i bk8: 512a 4044956i bk9: 508a 4044785i bk10: 512a 4044263i bk11: 512a 4044378i bk12: 468a 4044677i bk13: 468a 4044791i bk14: 436a 4045064i bk15: 436a 4044641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0216425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[1]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[2]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[4]: Access = 44072, Miss = 907, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 43818, Miss = 909, Miss_rate = 0.021, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 43844, Miss = 908, Miss_rate = 0.021, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[11]: Access = 43760, Miss = 908, Miss_rate = 0.021, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[12]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[15]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 51752, Miss = 909, Miss_rate = 0.018, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[18]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[19]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 43106, Miss = 907, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3646
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283141
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.5563
	minimum = 6
	maximum = 588
Network latency average = 38.4808
	minimum = 6
	maximum = 338
Slowest packet = 1928644
Flit latency average = 47.7823
	minimum = 6
	maximum = 337
Slowest flit = 3326635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0107665
	minimum = 0.00841131 (at node 1)
	maximum = 0.0637157 (at node 44)
Accepted packet rate average = 0.0107665
	minimum = 0.00841131 (at node 1)
	maximum = 0.0637157 (at node 44)
Injected flit rate average = 0.0161497
	minimum = 0.0120913 (at node 34)
	maximum = 0.0662391 (at node 44)
Accepted flit rate average= 0.0161497
	minimum = 0.0100936 (at node 1)
	maximum = 0.124908 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.3029 (14 samples)
	minimum = 6 (14 samples)
	maximum = 354.357 (14 samples)
Network latency average = 20.6693 (14 samples)
	minimum = 6 (14 samples)
	maximum = 262.214 (14 samples)
Flit latency average = 22.4424 (14 samples)
	minimum = 6 (14 samples)
	maximum = 261.643 (14 samples)
Fragmentation average = 0.0053768 (14 samples)
	minimum = 0 (14 samples)
	maximum = 85.6429 (14 samples)
Injected packet rate average = 0.014601 (14 samples)
	minimum = 0.0106061 (14 samples)
	maximum = 0.046576 (14 samples)
Accepted packet rate average = 0.014601 (14 samples)
	minimum = 0.0106061 (14 samples)
	maximum = 0.046576 (14 samples)
Injected flit rate average = 0.0224807 (14 samples)
	minimum = 0.0137414 (14 samples)
	maximum = 0.060322 (14 samples)
Accepted flit rate average = 0.0224807 (14 samples)
	minimum = 0.0162053 (14 samples)
	maximum = 0.0862561 (14 samples)
Injected packet size average = 1.53967 (14 samples)
Accepted packet size average = 1.53967 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 13 sec (6793 sec)
gpgpu_simulation_rate = 3339 (inst/sec)
gpgpu_simulation_rate = 783 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 239828
gpu_sim_insn = 2978170
gpu_ipc =      12.4179
gpu_tot_sim_cycle = 5790740
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       4.4322
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 596231
gpu_stall_icnt2sh    = 2193274
partiton_reqs_in_parallel = 5082893
partiton_reqs_in_parallel_total    = 47570776
partiton_level_parallism =      21.1939
partiton_level_parallism_total  =       9.0927
partiton_reqs_in_parallel_util = 5082893
partiton_reqs_in_parallel_util_total    = 47570776
gpu_sim_cycle_parition_util = 239216
gpu_tot_sim_cycle_parition_util    = 2180256
partiton_level_parallism_util =      21.2481
partiton_level_parallism_util_total  =      21.7625
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      76.7392 GB/Sec
L2_BW_total  =      19.1086 GB/Sec
gpu_total_sim_rate=3380

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184187
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1581, 1314, 1709, 1406, 1472, 1161, 1141, 1212, 1565, 1422, 1341, 1310, 1463, 1549, 1174, 1432, 1279, 1448, 1142, 1438, 1332, 1525, 1366, 1352, 1122, 1149, 1482, 1389, 1150, 1433, 1247, 1314, 1294, 1100, 1089, 1029, 1471, 1764, 1383, 1268, 1100, 1367, 1118, 1450, 1477, 1125, 1350, 1291, 1380, 1437, 1143, 1181, 1101, 1233, 1578, 1051, 1397, 1301, 1191, 1345, 1158, 1282, 1254, 1407, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 2360445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2334162
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21397
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2327775	W0_Idle:12726970	W0_Scoreboard:74659157	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2761 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 5787513 
mrq_lat_table:15844 	298 	460 	1315 	875 	884 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	940560 	188873 	5795 	4111 	2116 	2536 	6385 	4237 	1956 	2807 	3405 	4422 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	524350 	72250 	230361 	122895 	85194 	87976 	11111 	2573 	3004 	1927 	2607 	6363 	4186 	1933 	2808 	3421 	4405 	54 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	316989 	217490 	281438 	49515 	9345 	759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	152732 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3107 	108 	60 	41 	70 	122 	223 	208 	166 	69 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        13        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10        10        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        11        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        14        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    250086    156304    296969    278735    190967    231839    276127    260517    216215    263129    419391    332073    186906    161503 
dram[1]:    239647    197988    143170    247487    364711    239658    205788    217321    263101    325643    312594    176658    252661    291746    211010    232651 
dram[2]:    216213    276130    179769    299579    346465    406804    151095    229235    242284    276125    218813    213617    297126    250080    179731    159953 
dram[3]:    270923    424629    309989    310003    302172    406841    120990    208414    265719    237032    203203    164107    214504    185199    230970    229925 
dram[4]:    296970    236588    312615    252704    336518    406857    309651    258279    237039    323022    312573    302260    250062    252724    184970    141764 
dram[5]:    244864    213624    190158    200576    336472    408589    141884    145868    184973    224053    258449    192337    247461    244873    174224    161513 
dram[6]:    184949    234453    177162    114637    367359    535932    129481    257860    270926    276110    203183    164094    323000    205814    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    242594    177144    278732    265704    151081    270942    179742    218825    168676    117639 
dram[8]:    237067    239668    250088    213341    362568    302604    177143    173203    268320    265733    213620    187589    208956    375111    197986    187539 
dram[9]:    237062    252699    244882    148473    403435    406821    218819    453571    226620    237033    291741    216214    403775    281362    125047    119819 
dram[10]:    234445    239662    201418    195848    406821    245305    395957    177141    278181    283963    312598    173018    337520    403769    187560    177661 
average row accesses per activate:
dram[0]:  2.487180  2.594594  2.400000  2.400000  2.953488  2.888889  2.833333  2.875000  3.130435  2.709091  3.560976  2.900000  2.500000  2.403509  2.818182  2.583333 
dram[1]:  2.526316  2.400000  2.487180  2.000000  2.909091  2.782609  2.509091  2.653846  3.000000  2.716981  3.217391  2.482759  2.392857  2.680000  2.562500  2.837209 
dram[2]:  2.341463  2.461539  2.232558  1.959184  2.888889  2.976744  2.603774  2.464286  2.882353  3.195652  2.589286  2.322581  2.547170  2.310345  2.975610  2.837209 
dram[3]:  2.823529  2.666667  2.232558  2.425000  2.804348  2.909091  2.634615  2.355932  2.903846  2.672727  3.512195  2.735849  2.615385  2.196721  2.711111  2.711111 
dram[4]:  2.666667  2.526316  2.309524  2.232558  3.307692  3.121951  2.725490  2.686275  2.777778  2.607143  3.000000  2.769231  2.528302  2.436364  2.733333  2.450980 
dram[5]:  2.526316  2.425000  2.255814  2.155555  3.368421  3.421053  2.190476  2.584906  2.882353  3.000000  2.754717  2.735849  2.436364  2.392857  2.562500  2.562500 
dram[6]:  2.939394  2.461539  2.000000  2.181818  2.909091  2.866667  2.740000  2.464286  2.843137  2.940000  2.440678  2.440678  2.344828  2.250000  2.617021  2.795455 
dram[7]:  2.909091  2.133333  2.309524  2.232558  3.071429  3.121951  2.156250  2.138462  2.823529  3.020833  2.843137  2.938776  2.481482  2.481482  3.324324  2.772727 
dram[8]:  2.526316  2.181818  2.086957  2.285714  2.977273  3.200000  2.379310  2.446429  2.843137  2.818182  3.130435  2.788461  2.269841  2.740000  2.541667  2.440000 
dram[9]:  2.341463  2.341463  2.086957  2.285714  3.195122  2.744681  2.338983  2.584906  2.849057  2.826923  2.823529  2.826923  2.734694  2.509434  2.883721  3.128205 
dram[10]:  2.594594  2.526316  2.341463  2.000000  3.071429  3.219512  2.603774  2.044776  3.311111  3.130435  2.788461  2.900000  2.254237  2.333333  2.975610  2.652174 
average row locality = 22198/8423 = 2.635403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     188153    183971    155182    156211    113645    116302    125404    124817    132754    139118    176868    177305    200553    181393    123664    115910
dram[1]:     177825    178816    148180    134605    127661    102194    107725     95783    127949    135790    160840    159871    200211    188156    116730    130361
dram[2]:     163384    169301    145912    147838    109865    124941    101455    116899    129109    134883    187766    163776    203466    211072    124071    125017
dram[3]:     174316    181199    140783    152679     98062     99356    110325    105095    138345    115905    187295    168885    210540    178951    128448    141357
dram[4]:     158787    167785    154152    155051    119072    113261    105185    117578    142287    136390    185012    185057    188220    182225    143899    135005
dram[5]:     153797    163889    137189    156315    112759    102537    130432    130574    121215    120788    156246    165193    195407    198956    153949    160258
dram[6]:     184579    147100    139430    139781    118449    126184    137330    119527    129689    124332    157664    159816    220875    190411    134082    131290
dram[7]:     178685    161970    131860    135304    121747    123081    109585     95953    137090    125972    159176    164251    195763    186936    136337    119771
dram[8]:     163163    175409    152293    158064    109026    115479    116524    102750    128174    135712    162765    164268    189967    176640    123904    133694
dram[9]:     177531    164543    164570    153398    108706    101988    113715    112903    133898    130032    187176    163332    148480    163962    131272    134457
dram[10]:     177806    173200    153994    159602    106424    107875    108893    117763    107969    132131    167008    187961    167411    177512    132913    126946
maximum mf latency per bank:
dram[0]:     495711    508237    518388    518389    486124    486132    526032    526149    519323    519204    521628    521628    529056    526500    517825    517827
dram[1]:     508359    522007    518391    518503    485998    486127    514083    514085    519325    519205    521662    521629    529084    523899    517948    517829
dram[2]:     522009    526081    518503    518122    473087    472990    514087    479425    519327    519329    521365    521047    529066    529067    517830    517942
dram[3]:     526083    526085    518123    518125    473106    396506    521035    521035    520029    519934    521081    521390    529078    529095    517954    517829
dram[4]:     526087    525967    518245    518250    473106    473119    521037    522902    519934    519935    521392    521110    526488    529034    517501    517501
dram[5]:     523408    508155    518510    518513    473106    473120    527396    527398    519937    519939    521235    521392    526498    529034    517502    517628
dram[6]:     510460    510462    518386    518388    460974    473092    527398    527399    519941    520057    521239    521241    529035    529035    519643    519644
dram[7]:     522009    522121    518389    518499    472972    473093    522906    515636    520139    520159    521359    521344    529066    523898    519644    515344
dram[8]:     522123    510468    518459    518461    467895    473090    477322    519602    520161    520282    521345    521359    529062    529063    519645    515343
dram[9]:     522008    522133    518573    518462    473091    473159    526028    526030    520284    520164    521396    521404    523850    526478    515355    515357
dram[10]:     522123    522007    518380    518387    473091    473161    526030    526031    520166    520283    521391    521396    523851    529066    517054    517054
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485471 n_act=736 n_pre=720 n_req=2020 n_rd=7268 n_write=203 bw_util=0.003325
n_activity=37641 dram_eff=0.397
bk0: 388a 4490850i bk1: 384a 4490995i bk2: 384a 4491131i bk3: 384a 4490621i bk4: 448a 4490651i bk5: 448a 4490235i bk6: 480a 4490544i bk7: 480a 4490357i bk8: 512a 4490317i bk9: 512a 4489513i bk10: 512a 4490559i bk11: 512a 4490194i bk12: 472a 4490764i bk13: 472a 4490432i bk14: 440a 4490544i bk15: 440a 4489899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0165591
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485429 n_act=765 n_pre=749 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003317
n_activity=38876 dram_eff=0.3835
bk0: 384a 4490605i bk1: 384a 4490266i bk2: 384a 4490447i bk3: 384a 4490210i bk4: 448a 4490567i bk5: 448a 4490297i bk6: 480a 4490348i bk7: 480a 4490114i bk8: 512a 4490292i bk9: 512a 4489537i bk10: 512a 4489821i bk11: 512a 4489276i bk12: 472a 4490382i bk13: 472a 4490285i bk14: 436a 4490355i bk15: 436a 4490212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0204664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485400 n_act=779 n_pre=763 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003318
n_activity=39396 dram_eff=0.3785
bk0: 384a 4490628i bk1: 384a 4490626i bk2: 384a 4490623i bk3: 384a 4490208i bk4: 448a 4490856i bk5: 448a 4490562i bk6: 480a 4490019i bk7: 480a 4490228i bk8: 512a 4490553i bk9: 512a 4490017i bk10: 512a 4489725i bk11: 512a 4489593i bk12: 472a 4490656i bk13: 472a 4490437i bk14: 436a 4490386i bk15: 436a 4490157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0168766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485431 n_act=758 n_pre=742 n_req=2019 n_rd=7264 n_write=203 bw_util=0.003323
n_activity=38308 dram_eff=0.3898
bk0: 384a 4490718i bk1: 384a 4490298i bk2: 384a 4490434i bk3: 384a 4490583i bk4: 448a 4490557i bk5: 448a 4490088i bk6: 484a 4490727i bk7: 484a 4490332i bk8: 512a 4490039i bk9: 512a 4489773i bk10: 512a 4490349i bk11: 512a 4489836i bk12: 472a 4490283i bk13: 472a 4490211i bk14: 436a 4490324i bk15: 436a 4489766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0220597
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485432 n_act=755 n_pre=739 n_req=2018 n_rd=7272 n_write=200 bw_util=0.003325
n_activity=39071 dram_eff=0.3825
bk0: 384a 4490165i bk1: 384a 4489934i bk2: 384a 4489919i bk3: 384a 4490111i bk4: 448a 4490027i bk5: 448a 4489986i bk6: 484a 4489886i bk7: 484a 4490128i bk8: 512a 4489627i bk9: 512a 4489264i bk10: 512a 4489392i bk11: 512a 4489339i bk12: 472a 4490501i bk13: 472a 4489844i bk14: 440a 4490158i bk15: 440a 4489829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0271596
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485389 n_act=773 n_pre=757 n_req=2025 n_rd=7272 n_write=207 bw_util=0.003328
n_activity=38752 dram_eff=0.386
bk0: 384a 4490343i bk1: 384a 4490477i bk2: 384a 4490690i bk3: 384a 4490086i bk4: 448a 4490509i bk5: 448a 4490288i bk6: 484a 4490020i bk7: 484a 4490357i bk8: 512a 4489986i bk9: 512a 4489822i bk10: 512a 4489762i bk11: 512a 4489457i bk12: 472a 4490321i bk13: 472a 4490200i bk14: 440a 4490576i bk15: 440a 4490206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0173852
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485372 n_act=787 n_pre=771 n_req=2014 n_rd=7272 n_write=196 bw_util=0.003323
n_activity=39988 dram_eff=0.3735
bk0: 384a 4490329i bk1: 384a 4490202i bk2: 384a 4490293i bk3: 384a 4490057i bk4: 448a 4490245i bk5: 448a 4490208i bk6: 484a 4490381i bk7: 484a 4490041i bk8: 512a 4490085i bk9: 512a 4489807i bk10: 512a 4489527i bk11: 512a 4489715i bk12: 472a 4490104i bk13: 472a 4490094i bk14: 440a 4490027i bk15: 440a 4489919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0241972
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485430 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003319
n_activity=38639 dram_eff=0.386
bk0: 384a 4490082i bk1: 384a 4489490i bk2: 384a 4490091i bk3: 384a 4490032i bk4: 448a 4490140i bk5: 448a 4490373i bk6: 484a 4489579i bk7: 484a 4489665i bk8: 512a 4489547i bk9: 512a 4489761i bk10: 512a 4489379i bk11: 512a 4489590i bk12: 472a 4489807i bk13: 472a 4490147i bk14: 436a 4489960i bk15: 436a 4489347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.025121
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485366 n_act=783 n_pre=767 n_req=2031 n_rd=7268 n_write=214 bw_util=0.003329
n_activity=39865 dram_eff=0.3754
bk0: 384a 4491130i bk1: 384a 4490961i bk2: 384a 4490863i bk3: 384a 4490537i bk4: 448a 4490779i bk5: 448a 4490311i bk6: 484a 4490210i bk7: 484a 4490508i bk8: 512a 4490159i bk9: 512a 4489429i bk10: 512a 4490189i bk11: 512a 4489806i bk12: 476a 4490110i bk13: 472a 4490052i bk14: 436a 4490286i bk15: 436a 4490207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0178787
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485427 n_act=762 n_pre=746 n_req=2021 n_rd=7256 n_write=207 bw_util=0.003321
n_activity=39533 dram_eff=0.3776
bk0: 384a 4490528i bk1: 384a 4490100i bk2: 384a 4490648i bk3: 384a 4490505i bk4: 448a 4490707i bk5: 448a 4490495i bk6: 484a 4490612i bk7: 484a 4490316i bk8: 512a 4490422i bk9: 512a 4490307i bk10: 512a 4490041i bk11: 512a 4489900i bk12: 468a 4490627i bk13: 468a 4490198i bk14: 436a 4490687i bk15: 436a 4490094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0185945
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4494398 n_nop=4485433 n_act=763 n_pre=747 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003317
n_activity=38820 dram_eff=0.3841
bk0: 384a 4491056i bk1: 384a 4490228i bk2: 384a 4490976i bk3: 384a 4490243i bk4: 448a 4490400i bk5: 448a 4490515i bk6: 484a 4489971i bk7: 484a 4490034i bk8: 512a 4490280i bk9: 512a 4490102i bk10: 512a 4489587i bk11: 512a 4489702i bk12: 468a 4490001i bk13: 468a 4490115i bk14: 436a 4490388i bk15: 436a 4489965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0194981

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[1]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[2]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[4]: Access = 53043, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 52459, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 52678, Miss = 909, Miss_rate = 0.017, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[11]: Access = 52385, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[12]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[15]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 60482, Miss = 909, Miss_rate = 0.015, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[18]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[19]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 51986, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3646
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289499
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.9378
	minimum = 6
	maximum = 810
Network latency average = 36.5541
	minimum = 6
	maximum = 692
Slowest packet = 1952401
Flit latency average = 28.3352
	minimum = 6
	maximum = 692
Slowest flit = 3369034
Fragmentation average = 0.0158032
	minimum = 0
	maximum = 488
Injected packet rate average = 0.0161925
	minimum = 0.0118085 (at node 15)
	maximum = 0.0187239 (at node 30)
Accepted packet rate average = 0.0161925
	minimum = 0.0118085 (at node 15)
	maximum = 0.0187239 (at node 30)
Injected flit rate average = 0.0278615
	minimum = 0.0122213 (at node 15)
	maximum = 0.0452639 (at node 48)
Accepted flit rate average= 0.0278615
	minimum = 0.0184925 (at node 45)
	maximum = 0.0448365 (at node 19)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4785 (15 samples)
	minimum = 6 (15 samples)
	maximum = 384.733 (15 samples)
Network latency average = 21.7283 (15 samples)
	minimum = 6 (15 samples)
	maximum = 290.867 (15 samples)
Flit latency average = 22.8352 (15 samples)
	minimum = 6 (15 samples)
	maximum = 290.333 (15 samples)
Fragmentation average = 0.00607189 (15 samples)
	minimum = 0 (15 samples)
	maximum = 112.467 (15 samples)
Injected packet rate average = 0.0147071 (15 samples)
	minimum = 0.0106863 (15 samples)
	maximum = 0.0447192 (15 samples)
Accepted packet rate average = 0.0147071 (15 samples)
	minimum = 0.0106863 (15 samples)
	maximum = 0.0447192 (15 samples)
Injected flit rate average = 0.0228394 (15 samples)
	minimum = 0.0136401 (15 samples)
	maximum = 0.0593181 (15 samples)
Accepted flit rate average = 0.0228394 (15 samples)
	minimum = 0.0163578 (15 samples)
	maximum = 0.0834948 (15 samples)
Injected packet size average = 1.55296 (15 samples)
Accepted packet size average = 1.55296 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 33 sec (7593 sec)
gpgpu_simulation_rate = 3380 (inst/sec)
gpgpu_simulation_rate = 762 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 29426
gpu_sim_insn = 1122762
gpu_ipc =      38.1554
gpu_tot_sim_cycle = 6042316
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.4335
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 596231
gpu_stall_icnt2sh    = 2193274
partiton_reqs_in_parallel = 647372
partiton_reqs_in_parallel_total    = 52653669
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8213
partiton_reqs_in_parallel_util = 647372
partiton_reqs_in_parallel_util_total    = 52653669
gpu_sim_cycle_parition_util = 29426
gpu_tot_sim_cycle_parition_util    = 2419472
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7653
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      15.7318 GB/Sec
L2_BW_total  =      18.3897 GB/Sec
gpu_total_sim_rate=3485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1602, 1350, 1730, 1427, 1508, 1182, 1162, 1233, 1601, 1458, 1362, 1346, 1484, 1570, 1195, 1453, 1315, 1469, 1163, 1474, 1368, 1546, 1402, 1373, 1158, 1170, 1503, 1410, 1186, 1469, 1268, 1335, 1315, 1121, 1110, 1050, 1492, 1785, 1419, 1289, 1121, 1388, 1139, 1471, 1498, 1146, 1386, 1327, 1422, 1494, 1200, 1223, 1173, 1290, 1635, 1093, 1439, 1358, 1248, 1402, 1200, 1354, 1296, 1464, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 2380012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2353729
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21397
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2355194	W0_Idle:14002693	W0_Scoreboard:74676084	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2756 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 6042315 
mrq_lat_table:15844 	298 	460 	1315 	875 	884 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	944550 	189278 	5795 	4111 	2158 	2620 	6513 	4472 	1956 	2807 	3405 	4422 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	526582 	72407 	230457 	123171 	86376 	88428 	11111 	2573 	3004 	1969 	2691 	6491 	4421 	1933 	2808 	3421 	4405 	54 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	318753 	217769 	281443 	49515 	9345 	759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	155568 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3113 	108 	60 	41 	71 	124 	226 	213 	166 	69 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        13        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10        10        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        11        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        14        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    250086    156304    296969    278735    190967    231839    276127    260517    216215    263129    419391    332073    186906    161503 
dram[1]:    239647    197988    143170    247487    364711    239658    205788    217321    263101    325643    312594    176658    252661    291746    211010    232651 
dram[2]:    216213    276130    179769    299579    346465    406804    151095    229235    242284    276125    218813    213617    297126    250080    179731    159953 
dram[3]:    270923    424629    309989    310003    302172    406841    120990    208414    265719    237032    203203    164107    214504    185199    230970    229925 
dram[4]:    296970    236588    312615    252704    336518    406857    309651    258279    237039    323022    312573    302260    250062    252724    184970    141764 
dram[5]:    244864    213624    190158    200576    336472    408589    141884    145868    184973    224053    258449    192337    247461    244873    174224    161513 
dram[6]:    184949    234453    177162    114637    367359    535932    129481    257860    270926    276110    203183    164094    323000    205814    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    242594    177144    278732    265704    151081    270942    179742    218825    168676    117639 
dram[8]:    237067    239668    250088    213341    362568    302604    177143    173203    268320    265733    213620    187589    208956    375111    197986    187539 
dram[9]:    237062    252699    244882    148473    403435    406821    218819    453571    226620    237033    291741    216214    403775    281362    125047    119819 
dram[10]:    234445    239662    201418    195848    406821    245305    395957    177141    278181    283963    312598    173018    337520    403769    187560    177661 
average row accesses per activate:
dram[0]:  2.487180  2.594594  2.400000  2.400000  2.953488  2.888889  2.833333  2.875000  3.130435  2.709091  3.560976  2.900000  2.500000  2.403509  2.818182  2.583333 
dram[1]:  2.526316  2.400000  2.487180  2.000000  2.909091  2.782609  2.509091  2.653846  3.000000  2.716981  3.217391  2.482759  2.392857  2.680000  2.562500  2.837209 
dram[2]:  2.341463  2.461539  2.232558  1.959184  2.888889  2.976744  2.603774  2.464286  2.882353  3.195652  2.589286  2.322581  2.547170  2.310345  2.975610  2.837209 
dram[3]:  2.823529  2.666667  2.232558  2.425000  2.804348  2.909091  2.634615  2.355932  2.903846  2.672727  3.512195  2.735849  2.615385  2.196721  2.711111  2.711111 
dram[4]:  2.666667  2.526316  2.309524  2.232558  3.307692  3.121951  2.725490  2.686275  2.777778  2.607143  3.000000  2.769231  2.528302  2.436364  2.733333  2.450980 
dram[5]:  2.526316  2.425000  2.255814  2.155555  3.368421  3.421053  2.190476  2.584906  2.882353  3.000000  2.754717  2.735849  2.436364  2.392857  2.562500  2.562500 
dram[6]:  2.939394  2.461539  2.000000  2.181818  2.909091  2.866667  2.740000  2.464286  2.843137  2.940000  2.440678  2.440678  2.344828  2.250000  2.617021  2.795455 
dram[7]:  2.909091  2.133333  2.309524  2.232558  3.071429  3.121951  2.156250  2.138462  2.823529  3.020833  2.843137  2.938776  2.481482  2.481482  3.324324  2.772727 
dram[8]:  2.526316  2.181818  2.086957  2.285714  2.977273  3.200000  2.379310  2.446429  2.843137  2.818182  3.130435  2.788461  2.269841  2.740000  2.541667  2.440000 
dram[9]:  2.341463  2.341463  2.086957  2.285714  3.195122  2.744681  2.338983  2.584906  2.849057  2.826923  2.823529  2.826923  2.734694  2.509434  2.883721  3.128205 
dram[10]:  2.594594  2.526316  2.341463  2.000000  3.071429  3.219512  2.603774  2.044776  3.311111  3.130435  2.788461  2.900000  2.254237  2.333333  2.975610  2.652174 
average row locality = 22198/8423 = 2.635403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     188814    185231    155336    156369    113686    116331    125421    124823    132754    139118    176868    177305    200553    181393    126054    118160
dram[1]:     178193    179774    148334    134745    127693    102233    107744     95801    127949    135790    160840    159871    200211    188156    118561    132522
dram[2]:     163761    170261    146057    147965    109893    124985    101471    116916    129109    134883    187766    163776    203466    211072    126052    127603
dram[3]:     176163    181850    140932    152821     98104     99390    110338    105110    138345    115905    187295    168885    210540    178951    130730    143620
dram[4]:     159748    168451    154292    155190    119111    113299    105200    117587    142287    136390    185012    185057    188220    182225    145407    137647
dram[5]:     154477    164261    137321    156462    112797    102559    130446    130581    121215    120788    156246    165193    195407    198956    156916    162037
dram[6]:     184957    147771    139586    139928    118487    126216    137340    119539    129689    124332    157664    159816    220875    190411    136768    133929
dram[7]:     179657    162638    131994    135447    121782    123115    109594     95966    137090    125972    159176    164251    195763    186936    138129    122782
dram[8]:     163538    176082    152467    158196    109063    115525    116530    102760    128174    135712    162765    164268    191034    176640    126819    136046
dram[9]:     178794    165802    164726    153543    108741    102024    113731    112914    133898    130032    187176    163332    148480    163962    134193    137169
dram[10]:     178475    173575    154139    159756    106453    107913    108906    117770    107969    132131    167008    187961    167411    177512    135620    128486
maximum mf latency per bank:
dram[0]:     495711    508237    518388    518389    486124    486132    526032    526149    519323    519204    521628    521628    529056    526500    517825    517827
dram[1]:     508359    522007    518391    518503    485998    486127    514083    514085    519325    519205    521662    521629    529084    523899    517948    517829
dram[2]:     522009    526081    518503    518122    473087    472990    514087    479425    519327    519329    521365    521047    529066    529067    517830    517942
dram[3]:     526083    526085    518123    518125    473106    396506    521035    521035    520029    519934    521081    521390    529078    529095    517954    517829
dram[4]:     526087    525967    518245    518250    473106    473119    521037    522902    519934    519935    521392    521110    526488    529034    517501    517501
dram[5]:     523408    508155    518510    518513    473106    473120    527396    527398    519937    519939    521235    521392    526498    529034    517502    517628
dram[6]:     510460    510462    518386    518388    460974    473092    527398    527399    519941    520057    521239    521241    529035    529035    519643    519644
dram[7]:     522009    522121    518389    518499    472972    473093    522906    515636    520139    520159    521359    521344    529066    523898    519644    515344
dram[8]:     522123    510468    518459    518461    467895    473090    477322    519602    520161    520282    521345    521359    529062    529063    519645    515343
dram[9]:     522008    522133    518573    518462    473091    473159    526028    526030    520284    520164    521396    521404    523850    526478    515355    515357
dram[10]:     522123    522007    518380    518387    473091    473161    526030    526031    520166    520283    521391    521396    523851    529066    517054    517054
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540109 n_act=736 n_pre=720 n_req=2020 n_rd=7268 n_write=203 bw_util=0.003285
n_activity=37641 dram_eff=0.397
bk0: 388a 4545488i bk1: 384a 4545633i bk2: 384a 4545769i bk3: 384a 4545259i bk4: 448a 4545289i bk5: 448a 4544873i bk6: 480a 4545182i bk7: 480a 4544995i bk8: 512a 4544955i bk9: 512a 4544151i bk10: 512a 4545197i bk11: 512a 4544832i bk12: 472a 4545402i bk13: 472a 4545070i bk14: 440a 4545182i bk15: 440a 4544537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0163602
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540067 n_act=765 n_pre=749 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003278
n_activity=38876 dram_eff=0.3835
bk0: 384a 4545243i bk1: 384a 4544904i bk2: 384a 4545085i bk3: 384a 4544848i bk4: 448a 4545205i bk5: 448a 4544935i bk6: 480a 4544986i bk7: 480a 4544752i bk8: 512a 4544930i bk9: 512a 4544175i bk10: 512a 4544459i bk11: 512a 4543914i bk12: 472a 4545020i bk13: 472a 4544923i bk14: 436a 4544993i bk15: 436a 4544850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0202205
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540038 n_act=779 n_pre=763 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003278
n_activity=39396 dram_eff=0.3785
bk0: 384a 4545266i bk1: 384a 4545264i bk2: 384a 4545261i bk3: 384a 4544846i bk4: 448a 4545494i bk5: 448a 4545200i bk6: 480a 4544657i bk7: 480a 4544866i bk8: 512a 4545191i bk9: 512a 4544655i bk10: 512a 4544363i bk11: 512a 4544231i bk12: 472a 4545294i bk13: 472a 4545075i bk14: 436a 4545024i bk15: 436a 4544795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0166739
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540069 n_act=758 n_pre=742 n_req=2019 n_rd=7264 n_write=203 bw_util=0.003283
n_activity=38308 dram_eff=0.3898
bk0: 384a 4545356i bk1: 384a 4544936i bk2: 384a 4545072i bk3: 384a 4545221i bk4: 448a 4545195i bk5: 448a 4544726i bk6: 484a 4545365i bk7: 484a 4544970i bk8: 512a 4544677i bk9: 512a 4544411i bk10: 512a 4544987i bk11: 512a 4544474i bk12: 472a 4544921i bk13: 472a 4544849i bk14: 436a 4544962i bk15: 436a 4544404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0217947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540070 n_act=755 n_pre=739 n_req=2018 n_rd=7272 n_write=200 bw_util=0.003285
n_activity=39071 dram_eff=0.3825
bk0: 384a 4544803i bk1: 384a 4544572i bk2: 384a 4544557i bk3: 384a 4544749i bk4: 448a 4544665i bk5: 448a 4544624i bk6: 484a 4544524i bk7: 484a 4544766i bk8: 512a 4544265i bk9: 512a 4543902i bk10: 512a 4544030i bk11: 512a 4543977i bk12: 472a 4545139i bk13: 472a 4544482i bk14: 440a 4544796i bk15: 440a 4544467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0268334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540027 n_act=773 n_pre=757 n_req=2025 n_rd=7272 n_write=207 bw_util=0.003288
n_activity=38752 dram_eff=0.386
bk0: 384a 4544981i bk1: 384a 4545115i bk2: 384a 4545328i bk3: 384a 4544724i bk4: 448a 4545147i bk5: 448a 4544926i bk6: 484a 4544658i bk7: 484a 4544995i bk8: 512a 4544624i bk9: 512a 4544460i bk10: 512a 4544400i bk11: 512a 4544095i bk12: 472a 4544959i bk13: 472a 4544838i bk14: 440a 4545214i bk15: 440a 4544844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0171764
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540010 n_act=787 n_pre=771 n_req=2014 n_rd=7272 n_write=196 bw_util=0.003283
n_activity=39988 dram_eff=0.3735
bk0: 384a 4544967i bk1: 384a 4544840i bk2: 384a 4544931i bk3: 384a 4544695i bk4: 448a 4544883i bk5: 448a 4544846i bk6: 484a 4545019i bk7: 484a 4544679i bk8: 512a 4544723i bk9: 512a 4544445i bk10: 512a 4544165i bk11: 512a 4544353i bk12: 472a 4544742i bk13: 472a 4544732i bk14: 440a 4544665i bk15: 440a 4544557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0239066
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540068 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003279
n_activity=38639 dram_eff=0.386
bk0: 384a 4544720i bk1: 384a 4544128i bk2: 384a 4544729i bk3: 384a 4544670i bk4: 448a 4544778i bk5: 448a 4545011i bk6: 484a 4544217i bk7: 484a 4544303i bk8: 512a 4544185i bk9: 512a 4544399i bk10: 512a 4544017i bk11: 512a 4544228i bk12: 472a 4544445i bk13: 472a 4544785i bk14: 436a 4544598i bk15: 436a 4543985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0248193
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540004 n_act=783 n_pre=767 n_req=2031 n_rd=7268 n_write=214 bw_util=0.003289
n_activity=39865 dram_eff=0.3754
bk0: 384a 4545768i bk1: 384a 4545599i bk2: 384a 4545501i bk3: 384a 4545175i bk4: 448a 4545417i bk5: 448a 4544949i bk6: 484a 4544848i bk7: 484a 4545146i bk8: 512a 4544797i bk9: 512a 4544067i bk10: 512a 4544827i bk11: 512a 4544444i bk12: 476a 4544748i bk13: 472a 4544690i bk14: 436a 4544924i bk15: 436a 4544845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.017664
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540065 n_act=762 n_pre=746 n_req=2021 n_rd=7256 n_write=207 bw_util=0.003281
n_activity=39533 dram_eff=0.3776
bk0: 384a 4545166i bk1: 384a 4544738i bk2: 384a 4545286i bk3: 384a 4545143i bk4: 448a 4545345i bk5: 448a 4545133i bk6: 484a 4545250i bk7: 484a 4544954i bk8: 512a 4545060i bk9: 512a 4544945i bk10: 512a 4544679i bk11: 512a 4544538i bk12: 468a 4545265i bk13: 468a 4544836i bk14: 436a 4545325i bk15: 436a 4544732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0183711
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4549036 n_nop=4540071 n_act=763 n_pre=747 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003278
n_activity=38820 dram_eff=0.3841
bk0: 384a 4545694i bk1: 384a 4544866i bk2: 384a 4545614i bk3: 384a 4544881i bk4: 448a 4545038i bk5: 448a 4545153i bk6: 484a 4544609i bk7: 484a 4544672i bk8: 512a 4544918i bk9: 512a 4544740i bk10: 512a 4544225i bk11: 512a 4544340i bk12: 468a 4544639i bk13: 468a 4544753i bk14: 436a 4545026i bk15: 436a 4544603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0192639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[1]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[2]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[4]: Access = 53226, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 52644, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 52863, Miss = 909, Miss_rate = 0.017, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[11]: Access = 52556, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[12]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[15]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 61384, Miss = 909, Miss_rate = 0.015, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[18]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[19]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 52177, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3646
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.4123
	minimum = 6
	maximum = 501
Network latency average = 27.1706
	minimum = 6
	maximum = 335
Slowest packet = 2337477
Flit latency average = 31.8081
	minimum = 6
	maximum = 334
Slowest flit = 4024465
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00331963
	minimum = 0.00237893 (at node 4)
	maximum = 0.0153271 (at node 44)
Accepted packet rate average = 0.00331963
	minimum = 0.00237893 (at node 4)
	maximum = 0.0153271 (at node 44)
Injected flit rate average = 0.00497944
	minimum = 0.00367035 (at node 4)
	maximum = 0.0169584 (at node 44)
Accepted flit rate average= 0.00497944
	minimum = 0.00346644 (at node 4)
	maximum = 0.0290229 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.2244 (16 samples)
	minimum = 6 (16 samples)
	maximum = 392 (16 samples)
Network latency average = 22.0685 (16 samples)
	minimum = 6 (16 samples)
	maximum = 293.625 (16 samples)
Flit latency average = 23.3961 (16 samples)
	minimum = 6 (16 samples)
	maximum = 293.062 (16 samples)
Fragmentation average = 0.0056924 (16 samples)
	minimum = 0 (16 samples)
	maximum = 105.438 (16 samples)
Injected packet rate average = 0.0139953 (16 samples)
	minimum = 0.0101671 (16 samples)
	maximum = 0.0428822 (16 samples)
Accepted packet rate average = 0.0139953 (16 samples)
	minimum = 0.0101671 (16 samples)
	maximum = 0.0428822 (16 samples)
Injected flit rate average = 0.0217232 (16 samples)
	minimum = 0.013017 (16 samples)
	maximum = 0.0566706 (16 samples)
Accepted flit rate average = 0.0217232 (16 samples)
	minimum = 0.0155521 (16 samples)
	maximum = 0.0800903 (16 samples)
Injected packet size average = 1.55217 (16 samples)
Accepted packet size average = 1.55217 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 5 sec (7685 sec)
gpgpu_simulation_rate = 3485 (inst/sec)
gpgpu_simulation_rate = 786 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 69263
gpu_sim_insn = 1288129
gpu_ipc =      18.5976
gpu_tot_sim_cycle = 6338801
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.4293
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 596231
gpu_stall_icnt2sh    = 2193274
partiton_reqs_in_parallel = 1523786
partiton_reqs_in_parallel_total    = 53301041
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6491
partiton_reqs_in_parallel_util = 1523786
partiton_reqs_in_parallel_util_total    = 53301041
gpu_sim_cycle_parition_util = 69263
gpu_tot_sim_cycle_parition_util    = 2448898
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7718
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =      12.0028 GB/Sec
L2_BW_total  =      17.6607 GB/Sec
gpu_total_sim_rate=3600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1625, 1373, 1823, 1450, 1531, 1260, 1185, 1256, 1694, 1481, 1385, 1369, 1507, 1593, 1288, 1531, 1338, 1492, 1241, 1497, 1446, 1569, 1425, 1396, 1181, 1193, 1596, 1433, 1209, 1492, 1376, 1428, 1338, 1229, 1133, 1128, 1515, 1808, 1442, 1412, 1144, 1411, 1162, 1494, 1521, 1254, 1409, 1350, 1500, 1587, 1223, 1246, 1196, 1313, 1658, 1116, 1462, 1381, 1271, 1425, 1278, 1447, 1389, 1487, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 2380701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2354418
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21397
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2361636	W0_Idle:14251302	W0_Scoreboard:75819394	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2739 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 6273886 
mrq_lat_table:15844 	298 	460 	1315 	875 	884 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	953245 	189278 	5795 	4111 	2165 	2633 	6521 	4486 	1990 	2807 	3405 	4422 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	533670 	72437 	230457 	123171 	87953 	88428 	11111 	2573 	3004 	1976 	2704 	6499 	4435 	1967 	2808 	3421 	4405 	54 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	326572 	217998 	281443 	49515 	9345 	759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	156291 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3170 	108 	60 	41 	71 	131 	230 	224 	170 	69 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        13        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10        10        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        11        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        14        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    250086    156304    296969    278735    190967    231839    276127    260517    216215    263129    419391    332073    186906    161503 
dram[1]:    239647    197988    143170    247487    364711    239658    205788    217321    263101    325643    312594    176658    252661    291746    211010    232651 
dram[2]:    216213    276130    179769    299579    346465    406804    151095    229235    242284    276125    218813    213617    297126    250080    179731    159953 
dram[3]:    270923    424629    309989    310003    302172    406841    120990    208414    265719    237032    203203    164107    214504    185199    230970    229925 
dram[4]:    296970    236588    312615    252704    336518    406857    309651    258279    237039    323022    312573    302260    250062    252724    184970    141764 
dram[5]:    244864    213624    190158    200576    336472    408589    141884    145868    184973    224053    258449    192337    247461    244873    174224    161513 
dram[6]:    184949    234453    177162    114637    367359    535932    129481    257860    270926    276110    203183    164094    323000    205814    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    242594    177144    278732    265704    151081    270942    179742    218825    168676    117639 
dram[8]:    237067    239668    250088    213341    362568    302604    177143    173203    268320    265733    213620    187589    208956    375111    197986    187539 
dram[9]:    237062    252699    244882    148473    403435    406821    218819    453571    226620    237033    291741    216214    403775    281362    125047    119819 
dram[10]:    234445    239662    201418    195848    406821    245305    395957    177141    278181    283963    312598    173018    337520    403769    187560    177661 
average row accesses per activate:
dram[0]:  2.487180  2.594594  2.400000  2.400000  2.953488  2.888889  2.833333  2.875000  3.130435  2.709091  3.560976  2.900000  2.500000  2.403509  2.818182  2.583333 
dram[1]:  2.526316  2.400000  2.487180  2.000000  2.909091  2.782609  2.509091  2.653846  3.000000  2.716981  3.217391  2.482759  2.392857  2.680000  2.562500  2.837209 
dram[2]:  2.341463  2.461539  2.232558  1.959184  2.888889  2.976744  2.603774  2.464286  2.882353  3.195652  2.589286  2.322581  2.547170  2.310345  2.975610  2.837209 
dram[3]:  2.823529  2.666667  2.232558  2.425000  2.804348  2.909091  2.634615  2.355932  2.903846  2.672727  3.512195  2.735849  2.615385  2.196721  2.711111  2.711111 
dram[4]:  2.666667  2.526316  2.309524  2.232558  3.307692  3.121951  2.725490  2.686275  2.777778  2.607143  3.000000  2.769231  2.528302  2.436364  2.733333  2.450980 
dram[5]:  2.526316  2.425000  2.255814  2.155555  3.368421  3.421053  2.190476  2.584906  2.882353  3.000000  2.754717  2.735849  2.436364  2.392857  2.562500  2.562500 
dram[6]:  2.939394  2.461539  2.000000  2.181818  2.909091  2.866667  2.740000  2.464286  2.843137  2.940000  2.440678  2.440678  2.344828  2.250000  2.617021  2.795455 
dram[7]:  2.909091  2.133333  2.309524  2.232558  3.071429  3.121951  2.156250  2.138462  2.823529  3.020833  2.843137  2.938776  2.481482  2.481482  3.324324  2.772727 
dram[8]:  2.526316  2.181818  2.086957  2.285714  2.977273  3.200000  2.379310  2.446429  2.843137  2.818182  3.130435  2.788461  2.269841  2.740000  2.541667  2.440000 
dram[9]:  2.341463  2.341463  2.086957  2.285714  3.195122  2.744681  2.338983  2.584906  2.849057  2.826923  2.823529  2.826923  2.734694  2.509434  2.883721  3.128205 
dram[10]:  2.594594  2.526316  2.341463  2.000000  3.071429  3.219512  2.603774  2.044776  3.311111  3.130435  2.788461  2.900000  2.254237  2.333333  2.975610  2.652174 
average row locality = 22198/8423 = 2.635403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     188921    185923    156526    156388    113773    116782    125473    124871    132802    139160    176964    177408    200780    181520    126169    118286
dram[1]:     178278    179857    148924    134767    128034    102325    107797     95869    128222    135810    160903    159970    200236    188194    118671    132644
dram[2]:     163868    170357    146092    148002    109971    125708    101519    117184    129192    134915    188135    163811    203509    211319    126161    127731
dram[3]:     176260    181956    140964    152849     98513     99781    110396    105176    138380    115942    187311    169137    210574    178978    131270    144167
dram[4]:     159857    168527    154322    155747    119200    113403    105257    117637    142313    136426    185031    185127    188251    182571    145533    137766
dram[5]:     154565    164345    137353    156481    112877    103585    130804    130640    121271    120820    156436    165295    195441    198982    157466    162161
dram[6]:     185072    147875    140743    139947    118564    126613    137400    119606    130045    124409    157839    159888    220911    190444    136882    134053
dram[7]:     179747    162746    132585    135670    121869    123200    109954     96008    137133    126369    159192    164270    195793    186965    138669    123327
dram[8]:     163622    176169    152497    158757    109152    115627    116578    103043    128273    135919    162845    164297    191052    176669    126944    136164
dram[9]:     178874    165887    164752    153579    109079    102100    113777    112964    134311    130111    187388    163359    148508    164016    134328    137302
dram[10]:     178582    173658    154564    159967    106557    108014    109329    117819    108059    132142    167074    188455    167460    177679    135755    128603
maximum mf latency per bank:
dram[0]:     495711    508237    518388    518389    486124    486132    526032    526149    519323    519204    521628    521628    529056    526500    517825    517827
dram[1]:     508359    522007    518391    518503    485998    486127    514083    514085    519325    519205    521662    521629    529084    523899    517948    517829
dram[2]:     522009    526081    518503    518122    473087    472990    514087    479425    519327    519329    521365    521047    529066    529067    517830    517942
dram[3]:     526083    526085    518123    518125    473106    396506    521035    521035    520029    519934    521081    521390    529078    529095    517954    517829
dram[4]:     526087    525967    518245    518250    473106    473119    521037    522902    519934    519935    521392    521110    526488    529034    517501    517501
dram[5]:     523408    508155    518510    518513    473106    473120    527396    527398    519937    519939    521235    521392    526498    529034    517502    517628
dram[6]:     510460    510462    518386    518388    460974    473092    527398    527399    519941    520057    521239    521241    529035    529035    519643    519644
dram[7]:     522009    522121    518389    518499    472972    473093    522906    515636    520139    520159    521359    521344    529066    523898    519644    515344
dram[8]:     522123    510468    518459    518461    467895    473090    477322    519602    520161    520282    521345    521359    529062    529063    519645    515343
dram[9]:     522008    522133    518573    518462    473091    473159    526028    526030    520284    520164    521396    521404    523850    526478    515355    515357
dram[10]:     522123    522007    518380    518387    473091    473161    526030    526031    520166    520283    521391    521396    523851    529066    517054    517054
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668719 n_act=736 n_pre=720 n_req=2020 n_rd=7268 n_write=203 bw_util=0.003194
n_activity=37641 dram_eff=0.397
bk0: 388a 4674098i bk1: 384a 4674243i bk2: 384a 4674379i bk3: 384a 4673869i bk4: 448a 4673899i bk5: 448a 4673483i bk6: 480a 4673792i bk7: 480a 4673605i bk8: 512a 4673565i bk9: 512a 4672761i bk10: 512a 4673807i bk11: 512a 4673442i bk12: 472a 4674012i bk13: 472a 4673680i bk14: 440a 4673792i bk15: 440a 4673147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0159104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668677 n_act=765 n_pre=749 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003188
n_activity=38876 dram_eff=0.3835
bk0: 384a 4673853i bk1: 384a 4673514i bk2: 384a 4673695i bk3: 384a 4673458i bk4: 448a 4673815i bk5: 448a 4673545i bk6: 480a 4673596i bk7: 480a 4673362i bk8: 512a 4673540i bk9: 512a 4672785i bk10: 512a 4673069i bk11: 512a 4672524i bk12: 472a 4673630i bk13: 472a 4673533i bk14: 436a 4673603i bk15: 436a 4673460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0196646
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668648 n_act=779 n_pre=763 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003188
n_activity=39396 dram_eff=0.3785
bk0: 384a 4673876i bk1: 384a 4673874i bk2: 384a 4673871i bk3: 384a 4673456i bk4: 448a 4674104i bk5: 448a 4673810i bk6: 480a 4673267i bk7: 480a 4673476i bk8: 512a 4673801i bk9: 512a 4673265i bk10: 512a 4672973i bk11: 512a 4672841i bk12: 472a 4673904i bk13: 472a 4673685i bk14: 436a 4673634i bk15: 436a 4673405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0162154
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668679 n_act=758 n_pre=742 n_req=2019 n_rd=7264 n_write=203 bw_util=0.003193
n_activity=38308 dram_eff=0.3898
bk0: 384a 4673966i bk1: 384a 4673546i bk2: 384a 4673682i bk3: 384a 4673831i bk4: 448a 4673805i bk5: 448a 4673336i bk6: 484a 4673975i bk7: 484a 4673580i bk8: 512a 4673287i bk9: 512a 4673021i bk10: 512a 4673597i bk11: 512a 4673084i bk12: 472a 4673531i bk13: 472a 4673459i bk14: 436a 4673572i bk15: 436a 4673014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0211955
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668680 n_act=755 n_pre=739 n_req=2018 n_rd=7272 n_write=200 bw_util=0.003195
n_activity=39071 dram_eff=0.3825
bk0: 384a 4673413i bk1: 384a 4673182i bk2: 384a 4673167i bk3: 384a 4673359i bk4: 448a 4673275i bk5: 448a 4673234i bk6: 484a 4673134i bk7: 484a 4673376i bk8: 512a 4672875i bk9: 512a 4672512i bk10: 512a 4672640i bk11: 512a 4672587i bk12: 472a 4673749i bk13: 472a 4673092i bk14: 440a 4673406i bk15: 440a 4673077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0260956
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668637 n_act=773 n_pre=757 n_req=2025 n_rd=7272 n_write=207 bw_util=0.003198
n_activity=38752 dram_eff=0.386
bk0: 384a 4673591i bk1: 384a 4673725i bk2: 384a 4673938i bk3: 384a 4673334i bk4: 448a 4673757i bk5: 448a 4673536i bk6: 484a 4673268i bk7: 484a 4673605i bk8: 512a 4673234i bk9: 512a 4673070i bk10: 512a 4673010i bk11: 512a 4672705i bk12: 472a 4673569i bk13: 472a 4673448i bk14: 440a 4673824i bk15: 440a 4673454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0167041
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668620 n_act=787 n_pre=771 n_req=2014 n_rd=7272 n_write=196 bw_util=0.003193
n_activity=39988 dram_eff=0.3735
bk0: 384a 4673577i bk1: 384a 4673450i bk2: 384a 4673541i bk3: 384a 4673305i bk4: 448a 4673493i bk5: 448a 4673456i bk6: 484a 4673629i bk7: 484a 4673289i bk8: 512a 4673333i bk9: 512a 4673055i bk10: 512a 4672775i bk11: 512a 4672963i bk12: 472a 4673352i bk13: 472a 4673342i bk14: 440a 4673275i bk15: 440a 4673167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0232493
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668678 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003189
n_activity=38639 dram_eff=0.386
bk0: 384a 4673330i bk1: 384a 4672738i bk2: 384a 4673339i bk3: 384a 4673280i bk4: 448a 4673388i bk5: 448a 4673621i bk6: 484a 4672827i bk7: 484a 4672913i bk8: 512a 4672795i bk9: 512a 4673009i bk10: 512a 4672627i bk11: 512a 4672838i bk12: 472a 4673055i bk13: 472a 4673395i bk14: 436a 4673208i bk15: 436a 4672595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0241369
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668614 n_act=783 n_pre=767 n_req=2031 n_rd=7268 n_write=214 bw_util=0.003199
n_activity=39865 dram_eff=0.3754
bk0: 384a 4674378i bk1: 384a 4674209i bk2: 384a 4674111i bk3: 384a 4673785i bk4: 448a 4674027i bk5: 448a 4673559i bk6: 484a 4673458i bk7: 484a 4673756i bk8: 512a 4673407i bk9: 512a 4672677i bk10: 512a 4673437i bk11: 512a 4673054i bk12: 476a 4673358i bk13: 472a 4673300i bk14: 436a 4673534i bk15: 436a 4673455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0171783
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668675 n_act=762 n_pre=746 n_req=2021 n_rd=7256 n_write=207 bw_util=0.003191
n_activity=39533 dram_eff=0.3776
bk0: 384a 4673776i bk1: 384a 4673348i bk2: 384a 4673896i bk3: 384a 4673753i bk4: 448a 4673955i bk5: 448a 4673743i bk6: 484a 4673860i bk7: 484a 4673564i bk8: 512a 4673670i bk9: 512a 4673555i bk10: 512a 4673289i bk11: 512a 4673148i bk12: 468a 4673875i bk13: 468a 4673446i bk14: 436a 4673935i bk15: 436a 4673342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.017866
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4677646 n_nop=4668681 n_act=763 n_pre=747 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003188
n_activity=38820 dram_eff=0.3841
bk0: 384a 4674304i bk1: 384a 4673476i bk2: 384a 4674224i bk3: 384a 4673491i bk4: 448a 4673648i bk5: 448a 4673763i bk6: 484a 4673219i bk7: 484a 4673282i bk8: 512a 4673528i bk9: 512a 4673350i bk10: 512a 4672835i bk11: 512a 4672950i bk12: 468a 4673249i bk13: 468a 4673363i bk14: 436a 4673636i bk15: 436a 4673213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0187342

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[1]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[2]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[4]: Access = 53611, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53039, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 53245, Miss = 909, Miss_rate = 0.017, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[11]: Access = 52966, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[12]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[15]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 61788, Miss = 909, Miss_rate = 0.015, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[18]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[19]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 52629, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3646
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293058
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.24444
	minimum = 6
	maximum = 26
Network latency average = 7.24062
	minimum = 6
	maximum = 26
Slowest packet = 2350236
Flit latency average = 6.80937
	minimum = 6
	maximum = 25
Slowest flit = 4039068
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00253268
	minimum = 0.00178307 (at node 12)
	maximum = 0.00326295 (at node 48)
Accepted packet rate average = 0.00253268
	minimum = 0.00178307 (at node 12)
	maximum = 0.00326295 (at node 48)
Injected flit rate average = 0.00386183
	minimum = 0.00192023 (at node 12)
	maximum = 0.0063743 (at node 48)
Accepted flit rate average= 0.00386183
	minimum = 0.00282981 (at node 30)
	maximum = 0.00586898 (at node 26)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.5197 (17 samples)
	minimum = 6 (17 samples)
	maximum = 370.471 (17 samples)
Network latency average = 21.1962 (17 samples)
	minimum = 6 (17 samples)
	maximum = 277.882 (17 samples)
Flit latency average = 22.4204 (17 samples)
	minimum = 6 (17 samples)
	maximum = 277.294 (17 samples)
Fragmentation average = 0.00535755 (17 samples)
	minimum = 0 (17 samples)
	maximum = 99.2353 (17 samples)
Injected packet rate average = 0.0133211 (17 samples)
	minimum = 0.0096739 (17 samples)
	maximum = 0.0405516 (17 samples)
Accepted packet rate average = 0.0133211 (17 samples)
	minimum = 0.0096739 (17 samples)
	maximum = 0.0405516 (17 samples)
Injected flit rate average = 0.0206725 (17 samples)
	minimum = 0.0123642 (17 samples)
	maximum = 0.053712 (17 samples)
Accepted flit rate average = 0.0206725 (17 samples)
	minimum = 0.0148037 (17 samples)
	maximum = 0.0757243 (17 samples)
Injected packet size average = 1.55187 (17 samples)
Accepted packet size average = 1.55187 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 59 sec (7799 sec)
gpgpu_simulation_rate = 3600 (inst/sec)
gpgpu_simulation_rate = 812 (cycle/sec)
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1102
gpu_sim_insn = 1114172
gpu_ipc =    1011.0453
gpu_tot_sim_cycle = 6562053
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.4484
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 596231
gpu_stall_icnt2sh    = 2193275
partiton_reqs_in_parallel = 24244
partiton_reqs_in_parallel_total    = 54824827
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3585
partiton_reqs_in_parallel_util = 24244
partiton_reqs_in_parallel_util_total    = 54824827
gpu_sim_cycle_parition_util = 1102
gpu_tot_sim_cycle_parition_util    = 2518161
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7719
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     178.2146 GB/Sec
L2_BW_total  =      17.0898 GB/Sec
gpu_total_sim_rate=3736

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272438
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1667, 1415, 1865, 1492, 1573, 1302, 1227, 1298, 1736, 1523, 1427, 1411, 1549, 1635, 1330, 1573, 1359, 1513, 1262, 1518, 1467, 1590, 1446, 1417, 1202, 1214, 1617, 1454, 1230, 1513, 1397, 1449, 1359, 1250, 1154, 1149, 1536, 1829, 1463, 1433, 1165, 1432, 1183, 1515, 1542, 1275, 1430, 1371, 1521, 1608, 1244, 1267, 1217, 1334, 1679, 1137, 1483, 1402, 1292, 1446, 1299, 1468, 1410, 1508, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 2380701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2354418
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21397
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2365947	W0_Idle:14254988	W0_Scoreboard:75830921	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2735 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 6562052 
mrq_lat_table:15844 	298 	460 	1315 	875 	884 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	955317 	189278 	5795 	4111 	2165 	2633 	6521 	4486 	1990 	2807 	3405 	4422 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	535679 	72497 	230457 	123171 	87956 	88428 	11111 	2573 	3004 	1976 	2704 	6499 	4435 	1967 	2808 	3421 	4405 	54 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	328375 	218236 	281450 	49515 	9345 	759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	156315 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3173 	108 	60 	41 	71 	131 	230 	224 	170 	69 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        13        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10        10        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        11        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        14        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    250086    156304    296969    278735    190967    231839    276127    260517    216215    263129    419391    332073    186906    161503 
dram[1]:    239647    197988    143170    247487    364711    239658    205788    217321    263101    325643    312594    176658    252661    291746    211010    232651 
dram[2]:    216213    276130    179769    299579    346465    406804    151095    229235    242284    276125    218813    213617    297126    250080    179731    159953 
dram[3]:    270923    424629    309989    310003    302172    406841    120990    208414    265719    237032    203203    164107    214504    185199    230970    229925 
dram[4]:    296970    236588    312615    252704    336518    406857    309651    258279    237039    323022    312573    302260    250062    252724    184970    141764 
dram[5]:    244864    213624    190158    200576    336472    408589    141884    145868    184973    224053    258449    192337    247461    244873    174224    161513 
dram[6]:    184949    234453    177162    114637    367359    535932    129481    257860    270926    276110    203183    164094    323000    205814    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    242594    177144    278732    265704    151081    270942    179742    218825    168676    117639 
dram[8]:    237067    239668    250088    213341    362568    302604    177143    173203    268320    265733    213620    187589    208956    375111    197986    187539 
dram[9]:    237062    252699    244882    148473    403435    406821    218819    453571    226620    237033    291741    216214    403775    281362    125047    119819 
dram[10]:    234445    239662    201418    195848    406821    245305    395957    177141    278181    283963    312598    173018    337520    403769    187560    177661 
average row accesses per activate:
dram[0]:  2.487180  2.594594  2.400000  2.400000  2.953488  2.888889  2.833333  2.875000  3.130435  2.709091  3.560976  2.900000  2.500000  2.403509  2.818182  2.583333 
dram[1]:  2.526316  2.400000  2.487180  2.000000  2.909091  2.782609  2.509091  2.653846  3.000000  2.716981  3.217391  2.482759  2.392857  2.680000  2.562500  2.837209 
dram[2]:  2.341463  2.461539  2.232558  1.959184  2.888889  2.976744  2.603774  2.464286  2.882353  3.195652  2.589286  2.322581  2.547170  2.310345  2.975610  2.837209 
dram[3]:  2.823529  2.666667  2.232558  2.425000  2.804348  2.909091  2.634615  2.355932  2.903846  2.672727  3.512195  2.735849  2.615385  2.196721  2.711111  2.711111 
dram[4]:  2.666667  2.526316  2.309524  2.232558  3.307692  3.121951  2.725490  2.686275  2.777778  2.607143  3.000000  2.769231  2.528302  2.436364  2.733333  2.450980 
dram[5]:  2.526316  2.425000  2.255814  2.155555  3.368421  3.421053  2.190476  2.584906  2.882353  3.000000  2.754717  2.735849  2.436364  2.392857  2.562500  2.562500 
dram[6]:  2.939394  2.461539  2.000000  2.181818  2.909091  2.866667  2.740000  2.464286  2.843137  2.940000  2.440678  2.440678  2.344828  2.250000  2.617021  2.795455 
dram[7]:  2.909091  2.133333  2.309524  2.232558  3.071429  3.121951  2.156250  2.138462  2.823529  3.020833  2.843137  2.938776  2.481482  2.481482  3.324324  2.772727 
dram[8]:  2.526316  2.181818  2.086957  2.285714  2.977273  3.200000  2.379310  2.446429  2.843137  2.818182  3.130435  2.788461  2.269841  2.740000  2.541667  2.440000 
dram[9]:  2.341463  2.341463  2.086957  2.285714  3.195122  2.744681  2.338983  2.584906  2.849057  2.826923  2.823529  2.826923  2.734694  2.509434  2.883721  3.128205 
dram[10]:  2.594594  2.526316  2.341463  2.000000  3.071429  3.219512  2.603774  2.044776  3.311111  3.130435  2.788461  2.900000  2.254237  2.333333  2.975610  2.652174 
average row locality = 22198/8423 = 2.635403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     188960    185961    156613    156476    113774    116783    125473    124871    132802    139160    176964    177408    200780    181520    126169    118286
dram[1]:     178318    179897    149011    134855    128034    102325    107797     95869    128222    135810    160903    159970    200236    188194    118671    132644
dram[2]:     163906    170397    146180    148089    109971    125708    101519    117184    129192    134915    188135    163811    203509    211319    126161    127731
dram[3]:     176299    181995    141053    152936     98513     99781    110396    105176    138380    115942    187311    169137    210574    178978    131270    144167
dram[4]:     159896    168566    154410    155836    119200    113403    105257    117637    142313    136426    185031    185127    188251    182571    145533    137766
dram[5]:     154604    164383    137440    156569    112877    103586    130804    130640    121271    120820    156436    165295    195441    198982    157468    162163
dram[6]:     185110    147914    140830    140035    118564    126613    137401    119606    130045    124409    157839    159888    220911    190444    136882    134053
dram[7]:     179786    162784    132671    135757    121869    123200    109955     96009    137133    126369    159192    164270    195793    186965    138669    123327
dram[8]:     163669    176215    152585    158845    109152    115627    116578    103043    128273    135919    162845    164297    191057    176669    126944    136164
dram[9]:     178919    165932    164840    153667    109079    102100    113777    112964    134311    130111    187388    163359    148508    164016    134328    137302
dram[10]:     178626    173701    154652    160055    106557    108014    109329    117819    108059    132142    167074    188455    167460    177679    135755    128605
maximum mf latency per bank:
dram[0]:     495711    508237    518388    518389    486124    486132    526032    526149    519323    519204    521628    521628    529056    526500    517825    517827
dram[1]:     508359    522007    518391    518503    485998    486127    514083    514085    519325    519205    521662    521629    529084    523899    517948    517829
dram[2]:     522009    526081    518503    518122    473087    472990    514087    479425    519327    519329    521365    521047    529066    529067    517830    517942
dram[3]:     526083    526085    518123    518125    473106    396506    521035    521035    520029    519934    521081    521390    529078    529095    517954    517829
dram[4]:     526087    525967    518245    518250    473106    473119    521037    522902    519934    519935    521392    521110    526488    529034    517501    517501
dram[5]:     523408    508155    518510    518513    473106    473120    527396    527398    519937    519939    521235    521392    526498    529034    517502    517628
dram[6]:     510460    510462    518386    518388    460974    473092    527398    527399    519941    520057    521239    521241    529035    529035    519643    519644
dram[7]:     522009    522121    518389    518499    472972    473093    522906    515636    520139    520159    521359    521344    529066    523898    519644    515344
dram[8]:     522123    510468    518459    518461    467895    473090    477322    519602    520161    520282    521345    521359    529062    529063    519645    515343
dram[9]:     522008    522133    518573    518462    473091    473159    526028    526030    520284    520164    521396    521404    523850    526478    515355    515357
dram[10]:     522123    522007    518380    518387    473091    473161    526030    526031    520166    520283    521391    521396    523851    529066    517054    517054
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670764 n_act=736 n_pre=720 n_req=2020 n_rd=7268 n_write=203 bw_util=0.003193
n_activity=37641 dram_eff=0.397
bk0: 388a 4676143i bk1: 384a 4676288i bk2: 384a 4676424i bk3: 384a 4675914i bk4: 448a 4675944i bk5: 448a 4675528i bk6: 480a 4675837i bk7: 480a 4675650i bk8: 512a 4675610i bk9: 512a 4674806i bk10: 512a 4675852i bk11: 512a 4675487i bk12: 472a 4676057i bk13: 472a 4675725i bk14: 440a 4675837i bk15: 440a 4675192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0159034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670722 n_act=765 n_pre=749 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003186
n_activity=38876 dram_eff=0.3835
bk0: 384a 4675898i bk1: 384a 4675559i bk2: 384a 4675740i bk3: 384a 4675503i bk4: 448a 4675860i bk5: 448a 4675590i bk6: 480a 4675641i bk7: 480a 4675407i bk8: 512a 4675585i bk9: 512a 4674830i bk10: 512a 4675114i bk11: 512a 4674569i bk12: 472a 4675675i bk13: 472a 4675578i bk14: 436a 4675648i bk15: 436a 4675505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.019656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670693 n_act=779 n_pre=763 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003187
n_activity=39396 dram_eff=0.3785
bk0: 384a 4675921i bk1: 384a 4675919i bk2: 384a 4675916i bk3: 384a 4675501i bk4: 448a 4676149i bk5: 448a 4675855i bk6: 480a 4675312i bk7: 480a 4675521i bk8: 512a 4675846i bk9: 512a 4675310i bk10: 512a 4675018i bk11: 512a 4674886i bk12: 472a 4675949i bk13: 472a 4675730i bk14: 436a 4675679i bk15: 436a 4675450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0162083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670724 n_act=758 n_pre=742 n_req=2019 n_rd=7264 n_write=203 bw_util=0.003191
n_activity=38308 dram_eff=0.3898
bk0: 384a 4676011i bk1: 384a 4675591i bk2: 384a 4675727i bk3: 384a 4675876i bk4: 448a 4675850i bk5: 448a 4675381i bk6: 484a 4676020i bk7: 484a 4675625i bk8: 512a 4675332i bk9: 512a 4675066i bk10: 512a 4675642i bk11: 512a 4675129i bk12: 472a 4675576i bk13: 472a 4675504i bk14: 436a 4675617i bk15: 436a 4675059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0211862
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670725 n_act=755 n_pre=739 n_req=2018 n_rd=7272 n_write=200 bw_util=0.003193
n_activity=39071 dram_eff=0.3825
bk0: 384a 4675458i bk1: 384a 4675227i bk2: 384a 4675212i bk3: 384a 4675404i bk4: 448a 4675320i bk5: 448a 4675279i bk6: 484a 4675179i bk7: 484a 4675421i bk8: 512a 4674920i bk9: 512a 4674557i bk10: 512a 4674685i bk11: 512a 4674632i bk12: 472a 4675794i bk13: 472a 4675137i bk14: 440a 4675451i bk15: 440a 4675122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0260842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670682 n_act=773 n_pre=757 n_req=2025 n_rd=7272 n_write=207 bw_util=0.003196
n_activity=38752 dram_eff=0.386
bk0: 384a 4675636i bk1: 384a 4675770i bk2: 384a 4675983i bk3: 384a 4675379i bk4: 448a 4675802i bk5: 448a 4675581i bk6: 484a 4675313i bk7: 484a 4675650i bk8: 512a 4675279i bk9: 512a 4675115i bk10: 512a 4675055i bk11: 512a 4674750i bk12: 472a 4675614i bk13: 472a 4675493i bk14: 440a 4675869i bk15: 440a 4675499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0166968
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670665 n_act=787 n_pre=771 n_req=2014 n_rd=7272 n_write=196 bw_util=0.003192
n_activity=39988 dram_eff=0.3735
bk0: 384a 4675622i bk1: 384a 4675495i bk2: 384a 4675586i bk3: 384a 4675350i bk4: 448a 4675538i bk5: 448a 4675501i bk6: 484a 4675674i bk7: 484a 4675334i bk8: 512a 4675378i bk9: 512a 4675100i bk10: 512a 4674820i bk11: 512a 4675008i bk12: 472a 4675397i bk13: 472a 4675387i bk14: 440a 4675320i bk15: 440a 4675212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0232391
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670723 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003187
n_activity=38639 dram_eff=0.386
bk0: 384a 4675375i bk1: 384a 4674783i bk2: 384a 4675384i bk3: 384a 4675325i bk4: 448a 4675433i bk5: 448a 4675666i bk6: 484a 4674872i bk7: 484a 4674958i bk8: 512a 4674840i bk9: 512a 4675054i bk10: 512a 4674672i bk11: 512a 4674883i bk12: 472a 4675100i bk13: 472a 4675440i bk14: 436a 4675253i bk15: 436a 4674640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0241264
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670659 n_act=783 n_pre=767 n_req=2031 n_rd=7268 n_write=214 bw_util=0.003198
n_activity=39865 dram_eff=0.3754
bk0: 384a 4676423i bk1: 384a 4676254i bk2: 384a 4676156i bk3: 384a 4675830i bk4: 448a 4676072i bk5: 448a 4675604i bk6: 484a 4675503i bk7: 484a 4675801i bk8: 512a 4675452i bk9: 512a 4674722i bk10: 512a 4675482i bk11: 512a 4675099i bk12: 476a 4675403i bk13: 472a 4675345i bk14: 436a 4675579i bk15: 436a 4675500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0171708
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670720 n_act=762 n_pre=746 n_req=2021 n_rd=7256 n_write=207 bw_util=0.00319
n_activity=39533 dram_eff=0.3776
bk0: 384a 4675821i bk1: 384a 4675393i bk2: 384a 4675941i bk3: 384a 4675798i bk4: 448a 4676000i bk5: 448a 4675788i bk6: 484a 4675905i bk7: 484a 4675609i bk8: 512a 4675715i bk9: 512a 4675600i bk10: 512a 4675334i bk11: 512a 4675193i bk12: 468a 4675920i bk13: 468a 4675491i bk14: 436a 4675980i bk15: 436a 4675387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0178582
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4679691 n_nop=4670726 n_act=763 n_pre=747 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003186
n_activity=38820 dram_eff=0.3841
bk0: 384a 4676349i bk1: 384a 4675521i bk2: 384a 4676269i bk3: 384a 4675536i bk4: 448a 4675693i bk5: 448a 4675808i bk6: 484a 4675264i bk7: 484a 4675327i bk8: 512a 4675573i bk9: 512a 4675395i bk10: 512a 4674880i bk11: 512a 4674995i bk12: 468a 4675294i bk13: 468a 4675408i bk14: 436a 4675681i bk15: 436a 4675258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.018726

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[1]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[2]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[4]: Access = 53703, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53132, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[11]: Access = 53060, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[12]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[15]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 61891, Miss = 909, Miss_rate = 0.015, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[18]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[19]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 52725, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3646
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.15854
	minimum = 6
	maximum = 37
Network latency average = 8.02896
	minimum = 6
	maximum = 28
Slowest packet = 2362318
Flit latency average = 7.76416
	minimum = 6
	maximum = 28
Slowest flit = 4062134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0376385
	minimum = 0.0290645 (at node 2)
	maximum = 0.0467757 (at node 44)
Accepted packet rate average = 0.0376385
	minimum = 0.0290645 (at node 2)
	maximum = 0.0467757 (at node 44)
Injected flit rate average = 0.0564578
	minimum = 0.0290645 (at node 2)
	maximum = 0.0903724 (at node 44)
Accepted flit rate average= 0.0564578
	minimum = 0.0417802 (at node 32)
	maximum = 0.0762943 (at node 21)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.0552 (18 samples)
	minimum = 6 (18 samples)
	maximum = 351.944 (18 samples)
Network latency average = 20.4647 (18 samples)
	minimum = 6 (18 samples)
	maximum = 264 (18 samples)
Flit latency average = 21.6061 (18 samples)
	minimum = 6 (18 samples)
	maximum = 263.444 (18 samples)
Fragmentation average = 0.00505991 (18 samples)
	minimum = 0 (18 samples)
	maximum = 93.7222 (18 samples)
Injected packet rate average = 0.014672 (18 samples)
	minimum = 0.0107512 (18 samples)
	maximum = 0.0408974 (18 samples)
Accepted packet rate average = 0.014672 (18 samples)
	minimum = 0.0107512 (18 samples)
	maximum = 0.0408974 (18 samples)
Injected flit rate average = 0.0226606 (18 samples)
	minimum = 0.013292 (18 samples)
	maximum = 0.0557487 (18 samples)
Accepted flit rate average = 0.0226606 (18 samples)
	minimum = 0.0163024 (18 samples)
	maximum = 0.075756 (18 samples)
Injected packet size average = 1.54447 (18 samples)
Accepted packet size average = 1.54447 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 12 sec (7812 sec)
gpgpu_simulation_rate = 3736 (inst/sec)
gpgpu_simulation_rate = 839 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 3893
gpu_sim_insn = 1245371
gpu_ipc =     319.9001
gpu_tot_sim_cycle = 6793168
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.4804
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 596231
gpu_stall_icnt2sh    = 2193276
partiton_reqs_in_parallel = 85646
partiton_reqs_in_parallel_total    = 54849071
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.0868
partiton_reqs_in_parallel_util = 85646
partiton_reqs_in_parallel_util_total    = 54849071
gpu_sim_cycle_parition_util = 3893
gpu_tot_sim_cycle_parition_util    = 2519263
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7722
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      50.6424 GB/Sec
L2_BW_total  =      16.5374 GB/Sec
gpu_total_sim_rate=3888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1690, 1438, 1888, 1515, 1596, 1325, 1250, 1321, 1759, 1546, 1450, 1434, 1572, 1658, 1353, 1596, 1382, 1536, 1285, 1541, 1490, 1613, 1469, 1440, 1225, 1237, 1640, 1477, 1253, 1536, 1420, 1472, 1382, 1273, 1177, 1172, 1559, 1852, 1486, 1456, 1188, 1455, 1206, 1538, 1565, 1298, 1453, 1394, 1544, 1631, 1267, 1290, 1240, 1357, 1702, 1160, 1506, 1425, 1315, 1469, 1322, 1491, 1433, 1531, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 2380701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2354418
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21397
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2371932	W0_Idle:14264801	W0_Scoreboard:75847166	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2730 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 6790430 
mrq_lat_table:15844 	298 	460 	1315 	875 	884 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	957396 	189278 	5795 	4111 	2166 	2633 	6521 	4486 	1990 	2807 	3405 	4422 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	536829 	72505 	230457 	123171 	88877 	88428 	11111 	2573 	3004 	1977 	2704 	6499 	4435 	1967 	2808 	3421 	4405 	54 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	330309 	218375 	281451 	49515 	9345 	759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	156321 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3179 	108 	60 	41 	71 	131 	230 	224 	170 	69 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        13        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10        10        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        11        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        14        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    250086    156304    296969    278735    190967    231839    276127    260517    216215    263129    419391    332073    186906    161503 
dram[1]:    239647    197988    143170    247487    364711    239658    205788    217321    263101    325643    312594    176658    252661    291746    211010    232651 
dram[2]:    216213    276130    179769    299579    346465    406804    151095    229235    242284    276125    218813    213617    297126    250080    179731    159953 
dram[3]:    270923    424629    309989    310003    302172    406841    120990    208414    265719    237032    203203    164107    214504    185199    230970    229925 
dram[4]:    296970    236588    312615    252704    336518    406857    309651    258279    237039    323022    312573    302260    250062    252724    184970    141764 
dram[5]:    244864    213624    190158    200576    336472    408589    141884    145868    184973    224053    258449    192337    247461    244873    174224    161513 
dram[6]:    184949    234453    177162    114637    367359    535932    129481    257860    270926    276110    203183    164094    323000    205814    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    242594    177144    278732    265704    151081    270942    179742    218825    168676    117639 
dram[8]:    237067    239668    250088    213341    362568    302604    177143    173203    268320    265733    213620    187589    208956    375111    197986    187539 
dram[9]:    237062    252699    244882    148473    403435    406821    218819    453571    226620    237033    291741    216214    403775    281362    125047    119819 
dram[10]:    234445    239662    201418    195848    406821    245305    395957    177141    278181    283963    312598    173018    337520    403769    187560    177661 
average row accesses per activate:
dram[0]:  2.487180  2.594594  2.400000  2.400000  2.953488  2.888889  2.833333  2.875000  3.130435  2.709091  3.560976  2.900000  2.500000  2.403509  2.818182  2.583333 
dram[1]:  2.526316  2.400000  2.487180  2.000000  2.909091  2.782609  2.509091  2.653846  3.000000  2.716981  3.217391  2.482759  2.392857  2.680000  2.562500  2.837209 
dram[2]:  2.341463  2.461539  2.232558  1.959184  2.888889  2.976744  2.603774  2.464286  2.882353  3.195652  2.589286  2.322581  2.547170  2.310345  2.975610  2.837209 
dram[3]:  2.823529  2.666667  2.232558  2.425000  2.804348  2.909091  2.634615  2.355932  2.903846  2.672727  3.512195  2.735849  2.615385  2.196721  2.711111  2.711111 
dram[4]:  2.666667  2.526316  2.309524  2.232558  3.307692  3.121951  2.725490  2.686275  2.777778  2.607143  3.000000  2.769231  2.528302  2.436364  2.733333  2.450980 
dram[5]:  2.526316  2.425000  2.255814  2.155555  3.368421  3.421053  2.190476  2.584906  2.882353  3.000000  2.754717  2.735849  2.436364  2.392857  2.562500  2.562500 
dram[6]:  2.939394  2.461539  2.000000  2.181818  2.909091  2.866667  2.740000  2.464286  2.843137  2.940000  2.440678  2.440678  2.344828  2.250000  2.617021  2.795455 
dram[7]:  2.909091  2.133333  2.309524  2.232558  3.071429  3.121951  2.156250  2.138462  2.823529  3.020833  2.843137  2.938776  2.481482  2.481482  3.324324  2.772727 
dram[8]:  2.526316  2.181818  2.086957  2.285714  2.977273  3.200000  2.379310  2.446429  2.843137  2.818182  3.130435  2.788461  2.269841  2.740000  2.541667  2.440000 
dram[9]:  2.341463  2.341463  2.086957  2.285714  3.195122  2.744681  2.338983  2.584906  2.849057  2.826923  2.823529  2.826923  2.734694  2.509434  2.883721  3.128205 
dram[10]:  2.594594  2.526316  2.341463  2.000000  3.071429  3.219512  2.603774  2.044776  3.311111  3.130435  2.788461  2.900000  2.254237  2.333333  2.975610  2.652174 
average row locality = 22198/8423 = 2.635403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     189020    186019    156613    156476    113774    116783    125473    124871    132802    139160    176964    177408    200780    181520    126258    118372
dram[1]:     178379    179957    149011    134855    128034    102328    107797     95869    128222    135810    160903    159970    200236    188194    118756    132727
dram[2]:     163965    170451    146180    148089    109971    125708    101519    117185    129192    134915    188135    163811    203509    211319    126248    127816
dram[3]:     176359    182055    141053    152936     98513     99781    110396    105176    138380    115942    187311    169137    210574    178978    131359    144252
dram[4]:     159956    168625    154410    155836    119200    113403    105257    117637    142313    136428    185031    185127    188251    182575    145622    137850
dram[5]:     154664    164440    137440    156569    112877    103586    130804    130641    121271    120820    156438    165295    195441    198982    157565    162257
dram[6]:     185166    147968    140830    140035    118565    126613    137402    119608    130045    124409    157839    159888    220911    190444    136977    134168
dram[7]:     179843    162842    132671    135757    121869    123200    109955     96009    137133    126369    159192    164270    195795    186965    138763    123418
dram[8]:     163723    176269    152585    158845    109152    115627    116578    103043    128273    135919    162846    164297    191060    176669    127037    136254
dram[9]:     178974    165985    164840    153667    109079    102101    113777    112966    134311    130111    187388    163359    148508    164016    134422    137395
dram[10]:     178680    173752    154652    160055    106557    108014    109329    117819    108059    132142    167074    188457    167460    177679    135850    128699
maximum mf latency per bank:
dram[0]:     495711    508237    518388    518389    486124    486132    526032    526149    519323    519204    521628    521628    529056    526500    517825    517827
dram[1]:     508359    522007    518391    518503    485998    486127    514083    514085    519325    519205    521662    521629    529084    523899    517948    517829
dram[2]:     522009    526081    518503    518122    473087    472990    514087    479425    519327    519329    521365    521047    529066    529067    517830    517942
dram[3]:     526083    526085    518123    518125    473106    396506    521035    521035    520029    519934    521081    521390    529078    529095    517954    517829
dram[4]:     526087    525967    518245    518250    473106    473119    521037    522902    519934    519935    521392    521110    526488    529034    517501    517501
dram[5]:     523408    508155    518510    518513    473106    473120    527396    527398    519937    519939    521235    521392    526498    529034    517502    517628
dram[6]:     510460    510462    518386    518388    460974    473092    527398    527399    519941    520057    521239    521241    529035    529035    519643    519644
dram[7]:     522009    522121    518389    518499    472972    473093    522906    515636    520139    520159    521359    521344    529066    523898    519644    515344
dram[8]:     522123    510468    518459    518461    467895    473090    477322    519602    520161    520282    521345    521359    529062    529063    519645    515343
dram[9]:     522008    522133    518573    518462    473091    473159    526028    526030    520284    520164    521396    521404    523850    526478    515355    515357
dram[10]:     522123    522007    518380    518387    473091    473161    526030    526031    520166    520283    521391    521396    523851    529066    517054    517054
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677991 n_act=736 n_pre=720 n_req=2020 n_rd=7268 n_write=203 bw_util=0.003188
n_activity=37641 dram_eff=0.397
bk0: 388a 4683370i bk1: 384a 4683515i bk2: 384a 4683651i bk3: 384a 4683141i bk4: 448a 4683171i bk5: 448a 4682755i bk6: 480a 4683064i bk7: 480a 4682877i bk8: 512a 4682837i bk9: 512a 4682033i bk10: 512a 4683079i bk11: 512a 4682714i bk12: 472a 4683284i bk13: 472a 4682952i bk14: 440a 4683064i bk15: 440a 4682419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0158789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677949 n_act=765 n_pre=749 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003181
n_activity=38876 dram_eff=0.3835
bk0: 384a 4683125i bk1: 384a 4682786i bk2: 384a 4682967i bk3: 384a 4682730i bk4: 448a 4683087i bk5: 448a 4682817i bk6: 480a 4682868i bk7: 480a 4682634i bk8: 512a 4682812i bk9: 512a 4682057i bk10: 512a 4682341i bk11: 512a 4681796i bk12: 472a 4682902i bk13: 472a 4682805i bk14: 436a 4682875i bk15: 436a 4682732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0196257
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677920 n_act=779 n_pre=763 n_req=2014 n_rd=7256 n_write=200 bw_util=0.003182
n_activity=39396 dram_eff=0.3785
bk0: 384a 4683148i bk1: 384a 4683146i bk2: 384a 4683143i bk3: 384a 4682728i bk4: 448a 4683376i bk5: 448a 4683082i bk6: 480a 4682539i bk7: 480a 4682748i bk8: 512a 4683073i bk9: 512a 4682537i bk10: 512a 4682245i bk11: 512a 4682113i bk12: 472a 4683176i bk13: 472a 4682957i bk14: 436a 4682906i bk15: 436a 4682677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0161833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677951 n_act=758 n_pre=742 n_req=2019 n_rd=7264 n_write=203 bw_util=0.003186
n_activity=38308 dram_eff=0.3898
bk0: 384a 4683238i bk1: 384a 4682818i bk2: 384a 4682954i bk3: 384a 4683103i bk4: 448a 4683077i bk5: 448a 4682608i bk6: 484a 4683247i bk7: 484a 4682852i bk8: 512a 4682559i bk9: 512a 4682293i bk10: 512a 4682869i bk11: 512a 4682356i bk12: 472a 4682803i bk13: 472a 4682731i bk14: 436a 4682844i bk15: 436a 4682286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0211536
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677952 n_act=755 n_pre=739 n_req=2018 n_rd=7272 n_write=200 bw_util=0.003188
n_activity=39071 dram_eff=0.3825
bk0: 384a 4682685i bk1: 384a 4682454i bk2: 384a 4682439i bk3: 384a 4682631i bk4: 448a 4682547i bk5: 448a 4682506i bk6: 484a 4682406i bk7: 484a 4682648i bk8: 512a 4682147i bk9: 512a 4681784i bk10: 512a 4681912i bk11: 512a 4681859i bk12: 472a 4683021i bk13: 472a 4682364i bk14: 440a 4682678i bk15: 440a 4682349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.026044
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677909 n_act=773 n_pre=757 n_req=2025 n_rd=7272 n_write=207 bw_util=0.003191
n_activity=38752 dram_eff=0.386
bk0: 384a 4682863i bk1: 384a 4682997i bk2: 384a 4683210i bk3: 384a 4682606i bk4: 448a 4683029i bk5: 448a 4682808i bk6: 484a 4682540i bk7: 484a 4682877i bk8: 512a 4682506i bk9: 512a 4682342i bk10: 512a 4682282i bk11: 512a 4681977i bk12: 472a 4682841i bk13: 472a 4682720i bk14: 440a 4683096i bk15: 440a 4682726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0166711
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677892 n_act=787 n_pre=771 n_req=2014 n_rd=7272 n_write=196 bw_util=0.003187
n_activity=39988 dram_eff=0.3735
bk0: 384a 4682849i bk1: 384a 4682722i bk2: 384a 4682813i bk3: 384a 4682577i bk4: 448a 4682765i bk5: 448a 4682728i bk6: 484a 4682901i bk7: 484a 4682561i bk8: 512a 4682605i bk9: 512a 4682327i bk10: 512a 4682047i bk11: 512a 4682235i bk12: 472a 4682624i bk13: 472a 4682614i bk14: 440a 4682547i bk15: 440a 4682439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0232033
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677950 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003182
n_activity=38639 dram_eff=0.386
bk0: 384a 4682602i bk1: 384a 4682010i bk2: 384a 4682611i bk3: 384a 4682552i bk4: 448a 4682660i bk5: 448a 4682893i bk6: 484a 4682099i bk7: 484a 4682185i bk8: 512a 4682067i bk9: 512a 4682281i bk10: 512a 4681899i bk11: 512a 4682110i bk12: 472a 4682327i bk13: 472a 4682667i bk14: 436a 4682480i bk15: 436a 4681867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0240892
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677886 n_act=783 n_pre=767 n_req=2031 n_rd=7268 n_write=214 bw_util=0.003193
n_activity=39865 dram_eff=0.3754
bk0: 384a 4683650i bk1: 384a 4683481i bk2: 384a 4683383i bk3: 384a 4683057i bk4: 448a 4683299i bk5: 448a 4682831i bk6: 484a 4682730i bk7: 484a 4683028i bk8: 512a 4682679i bk9: 512a 4681949i bk10: 512a 4682709i bk11: 512a 4682326i bk12: 476a 4682630i bk13: 472a 4682572i bk14: 436a 4682806i bk15: 436a 4682727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0171443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677947 n_act=762 n_pre=746 n_req=2021 n_rd=7256 n_write=207 bw_util=0.003185
n_activity=39533 dram_eff=0.3776
bk0: 384a 4683048i bk1: 384a 4682620i bk2: 384a 4683168i bk3: 384a 4683025i bk4: 448a 4683227i bk5: 448a 4683015i bk6: 484a 4683132i bk7: 484a 4682836i bk8: 512a 4682942i bk9: 512a 4682827i bk10: 512a 4682561i bk11: 512a 4682420i bk12: 468a 4683147i bk13: 468a 4682718i bk14: 436a 4683207i bk15: 436a 4682614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0178307
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4686918 n_nop=4677953 n_act=763 n_pre=747 n_req=2013 n_rd=7256 n_write=199 bw_util=0.003181
n_activity=38820 dram_eff=0.3841
bk0: 384a 4683576i bk1: 384a 4682748i bk2: 384a 4683496i bk3: 384a 4682763i bk4: 448a 4682920i bk5: 448a 4683035i bk6: 484a 4682491i bk7: 484a 4682554i bk8: 512a 4682800i bk9: 512a 4682622i bk10: 512a 4682107i bk11: 512a 4682222i bk12: 468a 4682521i bk13: 468a 4682635i bk14: 436a 4682908i bk15: 436a 4682485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0186971

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[1]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[2]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[4]: Access = 53795, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53224, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 53435, Miss = 909, Miss_rate = 0.017, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[11]: Access = 53158, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[12]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[15]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 61986, Miss = 909, Miss_rate = 0.015, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[18]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[19]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 52817, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3646
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.89038
	minimum = 6
	maximum = 31
Network latency average = 7.83726
	minimum = 6
	maximum = 20
Slowest packet = 2366471
Flit latency average = 7.45321
	minimum = 6
	maximum = 20
Slowest flit = 4068359
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0106886
	minimum = 0.00822199 (at node 0)
	maximum = 0.0128469 (at node 38)
Accepted packet rate average = 0.0106886
	minimum = 0.00822199 (at node 0)
	maximum = 0.0128469 (at node 38)
Injected flit rate average = 0.0160329
	minimum = 0.00822199 (at node 0)
	maximum = 0.0255653 (at node 38)
Accepted flit rate average= 0.0160329
	minimum = 0.0118191 (at node 29)
	maximum = 0.0228674 (at node 12)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7307 (19 samples)
	minimum = 6 (19 samples)
	maximum = 335.053 (19 samples)
Network latency average = 19.8001 (19 samples)
	minimum = 6 (19 samples)
	maximum = 251.158 (19 samples)
Flit latency average = 20.8612 (19 samples)
	minimum = 6 (19 samples)
	maximum = 250.632 (19 samples)
Fragmentation average = 0.0047936 (19 samples)
	minimum = 0 (19 samples)
	maximum = 88.7895 (19 samples)
Injected packet rate average = 0.0144624 (19 samples)
	minimum = 0.010618 (19 samples)
	maximum = 0.0394211 (19 samples)
Accepted packet rate average = 0.0144624 (19 samples)
	minimum = 0.010618 (19 samples)
	maximum = 0.0394211 (19 samples)
Injected flit rate average = 0.0223118 (19 samples)
	minimum = 0.0130252 (19 samples)
	maximum = 0.0541601 (19 samples)
Accepted flit rate average = 0.0223118 (19 samples)
	minimum = 0.0160665 (19 samples)
	maximum = 0.0729724 (19 samples)
Injected packet size average = 1.54274 (19 samples)
Accepted packet size average = 1.54274 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 27 sec (7827 sec)
gpgpu_simulation_rate = 3888 (inst/sec)
gpgpu_simulation_rate = 867 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 977
gpu_sim_insn = 1114112
gpu_ipc =    1140.3398
gpu_tot_sim_cycle = 7016295
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.4967
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 596231
gpu_stall_icnt2sh    = 2193285
partiton_reqs_in_parallel = 21494
partiton_reqs_in_parallel_total    = 54934717
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8327
partiton_reqs_in_parallel_util = 21494
partiton_reqs_in_parallel_util_total    = 54934717
gpu_sim_cycle_parition_util = 977
gpu_tot_sim_cycle_parition_util    = 2523156
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7723
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     198.6874 GB/Sec
L2_BW_total  =      16.0391 GB/Sec
gpu_total_sim_rate=4024

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1711, 1459, 1909, 1536, 1617, 1346, 1271, 1342, 1780, 1567, 1471, 1455, 1593, 1679, 1374, 1617, 1403, 1557, 1306, 1562, 1511, 1634, 1490, 1461, 1246, 1258, 1661, 1498, 1274, 1557, 1441, 1493, 1403, 1294, 1198, 1193, 1580, 1873, 1507, 1477, 1209, 1476, 1227, 1559, 1586, 1319, 1474, 1415, 1565, 1652, 1288, 1311, 1261, 1378, 1723, 1181, 1527, 1446, 1336, 1490, 1343, 1512, 1454, 1552, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 2380701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2354418
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21397
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2376277	W0_Idle:14267949	W0_Scoreboard:75858617	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 701 
maxdqlatency = 0 
maxmflatency = 529095 
averagemflatency = 2729 
max_icnt2mem_latency = 528844 
max_icnt2sh_latency = 6790430 
mrq_lat_table:15844 	298 	460 	1315 	875 	884 	966 	982 	539 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	959444 	189278 	5795 	4111 	2166 	2633 	6521 	4486 	1990 	2807 	3405 	4422 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	538806 	72576 	230457 	123171 	88877 	88428 	11111 	2573 	3004 	1977 	2704 	6499 	4435 	1967 	2808 	3421 	4405 	54 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	332010 	218721 	281452 	49515 	9345 	759 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5872 	132964 	156321 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3180 	108 	60 	42 	71 	131 	230 	224 	170 	69 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        18        18        18        22        14        22        20        14        21        14        14 
dram[1]:        16        16        17        16        14         8        10        14        10        28        16        16        14        22        14        14 
dram[2]:        16        16        16        16        20        10        20        13        10        21        15        10        22        18        14        16 
dram[3]:        16        16        16        17        11        11        14        16        13        13        18        19        12        14        14        14 
dram[4]:        16        16        17        16        10        14        14        13        15        25        16        12        16        14        14        15 
dram[5]:        16        17        17        17        20        18         8        12        16        14        14        17        18        16        16        12 
dram[6]:        17        16        16        16        16        13        14        11        16        19        13        16         9        12        15        16 
dram[7]:        16        16        17        16        10        10        15        12        16        18        13        12        22        10        16        15 
dram[8]:        16        16        16        16        15        16        15        11        10        14        14        17        12        14        15        16 
dram[9]:        16        16        16        16        20         8        15        14        15        21        14        18        21        12        15        16 
dram[10]:        16        16        16        16        11        12        17         8        16        20        17        14        14        14        16        15 
maximum service time to same row:
dram[0]:    197958    234445    250086    156304    296969    278735    190967    231839    276127    260517    216215    263129    419391    332073    186906    161503 
dram[1]:    239647    197988    143170    247487    364711    239658    205788    217321    263101    325643    312594    176658    252661    291746    211010    232651 
dram[2]:    216213    276130    179769    299579    346465    406804    151095    229235    242284    276125    218813    213617    297126    250080    179731    159953 
dram[3]:    270923    424629    309989    310003    302172    406841    120990    208414    265719    237032    203203    164107    214504    185199    230970    229925 
dram[4]:    296970    236588    312615    252704    336518    406857    309651    258279    237039    323022    312573    302260    250062    252724    184970    141764 
dram[5]:    244864    213624    190158    200576    336472    408589    141884    145868    184973    224053    258449    192337    247461    244873    174224    161513 
dram[6]:    184949    234453    177162    114637    367359    535932    129481    257860    270926    276110    203183    164094    323000    205814    218819    224022 
dram[7]:    276129    234445    208389    224018    364703    367312    242594    177144    278732    265704    151081    270942    179742    218825    168676    117639 
dram[8]:    237067    239668    250088    213341    362568    302604    177143    173203    268320    265733    213620    187589    208956    375111    197986    187539 
dram[9]:    237062    252699    244882    148473    403435    406821    218819    453571    226620    237033    291741    216214    403775    281362    125047    119819 
dram[10]:    234445    239662    201418    195848    406821    245305    395957    177141    278181    283963    312598    173018    337520    403769    187560    177661 
average row accesses per activate:
dram[0]:  2.487180  2.594594  2.400000  2.400000  2.953488  2.888889  2.833333  2.875000  3.130435  2.709091  3.560976  2.900000  2.500000  2.403509  2.818182  2.583333 
dram[1]:  2.526316  2.400000  2.487180  2.000000  2.909091  2.782609  2.509091  2.653846  3.000000  2.716981  3.217391  2.482759  2.392857  2.680000  2.562500  2.837209 
dram[2]:  2.341463  2.461539  2.232558  1.959184  2.888889  2.976744  2.603774  2.464286  2.882353  3.195652  2.589286  2.322581  2.547170  2.310345  2.975610  2.837209 
dram[3]:  2.823529  2.666667  2.232558  2.425000  2.804348  2.909091  2.634615  2.355932  2.903846  2.672727  3.512195  2.735849  2.615385  2.196721  2.711111  2.711111 
dram[4]:  2.666667  2.526316  2.309524  2.232558  3.307692  3.121951  2.725490  2.686275  2.777778  2.607143  3.000000  2.769231  2.528302  2.436364  2.733333  2.450980 
dram[5]:  2.526316  2.425000  2.255814  2.155555  3.368421  3.421053  2.190476  2.584906  2.882353  3.000000  2.754717  2.735849  2.436364  2.392857  2.562500  2.562500 
dram[6]:  2.939394  2.461539  2.000000  2.181818  2.909091  2.866667  2.740000  2.464286  2.843137  2.940000  2.440678  2.440678  2.344828  2.250000  2.617021  2.795455 
dram[7]:  2.909091  2.133333  2.309524  2.232558  3.071429  3.121951  2.156250  2.138462  2.823529  3.020833  2.843137  2.938776  2.481482  2.481482  3.324324  2.772727 
dram[8]:  2.526316  2.181818  2.086957  2.285714  2.977273  3.200000  2.379310  2.446429  2.843137  2.818182  3.130435  2.788461  2.269841  2.740000  2.541667  2.440000 
dram[9]:  2.341463  2.341463  2.086957  2.285714  3.195122  2.744681  2.338983  2.584906  2.849057  2.826923  2.823529  2.826923  2.734694  2.509434  2.883721  3.128205 
dram[10]:  2.594594  2.526316  2.341463  2.000000  3.071429  3.219512  2.603774  2.044776  3.311111  3.130435  2.788461  2.900000  2.254237  2.333333  2.975610  2.652174 
average row locality = 22198/8423 = 2.635403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        18        16        18        16        21        18        17        17        19        14        14 
dram[1]:         0         0         1         0        16        16        18        18        19        16        20        16        16        16        14        13 
dram[2]:         0         0         0         0        18        16        18        18        19        19        17        16        17        16        13        13 
dram[3]:         0         0         0         1        17        16        16        18        23        19        16        17        18        16        13        13 
dram[4]:         0         0         1         0        17        16        18        16        22        18        16        16        16        16        13        15 
dram[5]:         0         1         1         1        16        18        17        16        19        25        18        17        16        16        13        13 
dram[6]:         1         0         0         0        16        17        16        17        17        19        16        16        18        17        13        13 
dram[7]:         0         0         1         0        17        16        17        18        16        17        17        16        16        16        14        13 
dram[8]:         0         0         0         0        19        16        17        16        17        27        16        17        24        19        13        13 
dram[9]:         0         0         0         0        19        17        17        16        23        19        16        19        17        16        15        13 
dram[10]:         0         0         0         0        17        20        17        16        21        16        17        17        16        16        13        13 
total reads: 2222
min_bank_accesses = 0!
chip skew: 214/194 = 1.10
average mf latency per bank:
dram[0]:     189058    186057    156701    156564    113774    116783    125473    124871    132802    139160    176964    177408    200780    181520    126258    118372
dram[1]:     178418    179995    149097    134943    128034    102328    107797     95869    128222    135810    160903    159970    200236    188194    118756    132727
dram[2]:     164003    170490    146268    148177    109971    125708    101519    117185    129192    134915    188135    163811    203509    211319    126248    127816
dram[3]:     176398    182094    141141    153023     98513     99781    110396    105176    138380    115942    187311    169137    210574    178978    131359    144252
dram[4]:     159995    168664    154497    155924    119200    113403    105257    117637    142313    136428    185031    185127    188251    182575    145622    137850
dram[5]:     154702    164478    137527    156656    112877    103586    130804    130641    121271    120820    156438    165295    195441    198982    157565    162257
dram[6]:     185204    148006    140918    140122    118565    126613    137402    119608    130045    124409    157839    159888    220911    190444    136977    134168
dram[7]:     179882    162881    132758    135845    121869    123200    109955     96009    137133    126369    159192    164270    195795    186965    138763    123418
dram[8]:     163768    176314    152673    158932    109152    115627    116578    103043    128273    135919    162846    164297    191060    176669    127037    136254
dram[9]:     179018    166029    164928    153755    109079    102101    113777    112966    134311    130111    187388    163359    148508    164016    134422    137395
dram[10]:     178724    173796    154740    160144    106557    108014    109329    117819    108059    132142    167074    188457    167460    177679    135850    128699
maximum mf latency per bank:
dram[0]:     495711    508237    518388    518389    486124    486132    526032    526149    519323    519204    521628    521628    529056    526500    517825    517827
dram[1]:     508359    522007    518391    518503    485998    486127    514083    514085    519325    519205    521662    521629    529084    523899    517948    517829
dram[2]:     522009    526081    518503    518122    473087    472990    514087    479425    519327    519329    521365    521047    529066    529067    517830    517942
dram[3]:     526083    526085    518123    518125    473106    396506    521035    521035    520029    519934    521081    521390    529078    529095    517954    517829
dram[4]:     526087    525967    518245    518250    473106    473119    521037    522902    519934    519935    521392    521110    526488    529034    517501    517501
dram[5]:     523408    508155    518510    518513    473106    473120    527396    527398    519937    519939    521235    521392    526498    529034    517502    517628
dram[6]:     510460    510462    518386    518388    460974    473092    527398    527399    519941    520057    521239    521241    529035    529035    519643    519644
dram[7]:     522009    522121    518389    518499    472972    473093    522906    515636    520139    520159    521359    521344    529066    523898    519644    515344
dram[8]:     522123    510468    518459    518461    467895    473090    477322    519602    520161    520282    521345    521359    529062    529063    519645    515343
dram[9]:     522008    522133    518573    518462    473091    473159    526028    526030    520284    520164    521396    521404    523850    526478    515355    515357
dram[10]:     522123    522007    518380    518387    473091    473161    526030    526031    520166    520283    521391    521396    523851    529066    517054    517054
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679804 n_act=736 n_pre=720 n_req=2020 n_rd=7268 n_write=203 bw_util=0.003187
n_activity=37641 dram_eff=0.397
bk0: 388a 4685183i bk1: 384a 4685328i bk2: 384a 4685464i bk3: 384a 4684954i bk4: 448a 4684984i bk5: 448a 4684568i bk6: 480a 4684877i bk7: 480a 4684690i bk8: 512a 4684650i bk9: 512a 4683846i bk10: 512a 4684892i bk11: 512a 4684527i bk12: 472a 4685097i bk13: 472a 4684765i bk14: 440a 4684877i bk15: 440a 4684232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0158727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679762 n_act=765 n_pre=749 n_req=2013 n_rd=7256 n_write=199 bw_util=0.00318
n_activity=38876 dram_eff=0.3835
bk0: 384a 4684938i bk1: 384a 4684599i bk2: 384a 4684780i bk3: 384a 4684543i bk4: 448a 4684900i bk5: 448a 4684630i bk6: 480a 4684681i bk7: 480a 4684447i bk8: 512a 4684625i bk9: 512a 4683870i bk10: 512a 4684154i bk11: 512a 4683609i bk12: 472a 4684715i bk13: 472a 4684618i bk14: 436a 4684688i bk15: 436a 4684545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0196181
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679733 n_act=779 n_pre=763 n_req=2014 n_rd=7256 n_write=200 bw_util=0.00318
n_activity=39396 dram_eff=0.3785
bk0: 384a 4684961i bk1: 384a 4684959i bk2: 384a 4684956i bk3: 384a 4684541i bk4: 448a 4685189i bk5: 448a 4684895i bk6: 480a 4684352i bk7: 480a 4684561i bk8: 512a 4684886i bk9: 512a 4684350i bk10: 512a 4684058i bk11: 512a 4683926i bk12: 472a 4684989i bk13: 472a 4684770i bk14: 436a 4684719i bk15: 436a 4684490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0161771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679764 n_act=758 n_pre=742 n_req=2019 n_rd=7264 n_write=203 bw_util=0.003185
n_activity=38308 dram_eff=0.3898
bk0: 384a 4685051i bk1: 384a 4684631i bk2: 384a 4684767i bk3: 384a 4684916i bk4: 448a 4684890i bk5: 448a 4684421i bk6: 484a 4685060i bk7: 484a 4684665i bk8: 512a 4684372i bk9: 512a 4684106i bk10: 512a 4684682i bk11: 512a 4684169i bk12: 472a 4684616i bk13: 472a 4684544i bk14: 436a 4684657i bk15: 436a 4684099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0211454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679765 n_act=755 n_pre=739 n_req=2018 n_rd=7272 n_write=200 bw_util=0.003187
n_activity=39071 dram_eff=0.3825
bk0: 384a 4684498i bk1: 384a 4684267i bk2: 384a 4684252i bk3: 384a 4684444i bk4: 448a 4684360i bk5: 448a 4684319i bk6: 484a 4684219i bk7: 484a 4684461i bk8: 512a 4683960i bk9: 512a 4683597i bk10: 512a 4683725i bk11: 512a 4683672i bk12: 472a 4684834i bk13: 472a 4684177i bk14: 440a 4684491i bk15: 440a 4684162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=0.0260339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679722 n_act=773 n_pre=757 n_req=2025 n_rd=7272 n_write=207 bw_util=0.00319
n_activity=38752 dram_eff=0.386
bk0: 384a 4684676i bk1: 384a 4684810i bk2: 384a 4685023i bk3: 384a 4684419i bk4: 448a 4684842i bk5: 448a 4684621i bk6: 484a 4684353i bk7: 484a 4684690i bk8: 512a 4684319i bk9: 512a 4684155i bk10: 512a 4684095i bk11: 512a 4683790i bk12: 472a 4684654i bk13: 472a 4684533i bk14: 440a 4684909i bk15: 440a 4684539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0166646
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679705 n_act=787 n_pre=771 n_req=2014 n_rd=7272 n_write=196 bw_util=0.003186
n_activity=39988 dram_eff=0.3735
bk0: 384a 4684662i bk1: 384a 4684535i bk2: 384a 4684626i bk3: 384a 4684390i bk4: 448a 4684578i bk5: 448a 4684541i bk6: 484a 4684714i bk7: 484a 4684374i bk8: 512a 4684418i bk9: 512a 4684140i bk10: 512a 4683860i bk11: 512a 4684048i bk12: 472a 4684437i bk13: 472a 4684427i bk14: 440a 4684360i bk15: 440a 4684252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.0231943
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679763 n_act=763 n_pre=747 n_req=2010 n_rd=7264 n_write=194 bw_util=0.003181
n_activity=38639 dram_eff=0.386
bk0: 384a 4684415i bk1: 384a 4683823i bk2: 384a 4684424i bk3: 384a 4684365i bk4: 448a 4684473i bk5: 448a 4684706i bk6: 484a 4683912i bk7: 484a 4683998i bk8: 512a 4683880i bk9: 512a 4684094i bk10: 512a 4683712i bk11: 512a 4683923i bk12: 472a 4684140i bk13: 472a 4684480i bk14: 436a 4684293i bk15: 436a 4683680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0240799
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679699 n_act=783 n_pre=767 n_req=2031 n_rd=7268 n_write=214 bw_util=0.003191
n_activity=39865 dram_eff=0.3754
bk0: 384a 4685463i bk1: 384a 4685294i bk2: 384a 4685196i bk3: 384a 4684870i bk4: 448a 4685112i bk5: 448a 4684644i bk6: 484a 4684543i bk7: 484a 4684841i bk8: 512a 4684492i bk9: 512a 4683762i bk10: 512a 4684522i bk11: 512a 4684139i bk12: 476a 4684443i bk13: 472a 4684385i bk14: 436a 4684619i bk15: 436a 4684540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.0171377
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679760 n_act=762 n_pre=746 n_req=2021 n_rd=7256 n_write=207 bw_util=0.003183
n_activity=39533 dram_eff=0.3776
bk0: 384a 4684861i bk1: 384a 4684433i bk2: 384a 4684981i bk3: 384a 4684838i bk4: 448a 4685040i bk5: 448a 4684828i bk6: 484a 4684945i bk7: 484a 4684649i bk8: 512a 4684755i bk9: 512a 4684640i bk10: 512a 4684374i bk11: 512a 4684233i bk12: 468a 4684960i bk13: 468a 4684531i bk14: 436a 4685020i bk15: 436a 4684427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.0178238
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4688731 n_nop=4679766 n_act=763 n_pre=747 n_req=2013 n_rd=7256 n_write=199 bw_util=0.00318
n_activity=38820 dram_eff=0.3841
bk0: 384a 4685389i bk1: 384a 4684561i bk2: 384a 4685309i bk3: 384a 4684576i bk4: 448a 4684733i bk5: 448a 4684848i bk6: 484a 4684304i bk7: 484a 4684367i bk8: 512a 4684613i bk9: 512a 4684435i bk10: 512a 4683920i bk11: 512a 4684035i bk12: 468a 4684334i bk13: 468a 4684448i bk14: 436a 4684721i bk15: 436a 4684298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.0186899

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[1]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[2]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[3]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[4]: Access = 53887, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[7]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[8]: Access = 53316, Miss = 909, Miss_rate = 0.017, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 53527, Miss = 909, Miss_rate = 0.017, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[10]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[11]: Access = 53250, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[12]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[13]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[14]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[15]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[16]: Access = 62082, Miss = 909, Miss_rate = 0.015, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[17]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[18]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[19]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 52913, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3646
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870529
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60718
	minimum = 6
	maximum = 30
Network latency average = 8.47388
	minimum = 6
	maximum = 24
Slowest packet = 2371278
Flit latency average = 8.25293
	minimum = 6
	maximum = 23
Slowest flit = 4077375
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0419672
	minimum = 0.0327869 (at node 0)
	maximum = 0.0491803 (at node 44)
Accepted packet rate average = 0.0419672
	minimum = 0.0327869 (at node 0)
	maximum = 0.0491803 (at node 44)
Injected flit rate average = 0.0629508
	minimum = 0.0327869 (at node 0)
	maximum = 0.0983607 (at node 44)
Accepted flit rate average= 0.0629508
	minimum = 0.0471311 (at node 28)
	maximum = 0.0819672 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.5745 (20 samples)
	minimum = 6 (20 samples)
	maximum = 319.8 (20 samples)
Network latency average = 19.2338 (20 samples)
	minimum = 6 (20 samples)
	maximum = 239.8 (20 samples)
Flit latency average = 20.2308 (20 samples)
	minimum = 6 (20 samples)
	maximum = 239.25 (20 samples)
Fragmentation average = 0.00455392 (20 samples)
	minimum = 0 (20 samples)
	maximum = 84.35 (20 samples)
Injected packet rate average = 0.0158376 (20 samples)
	minimum = 0.0117265 (20 samples)
	maximum = 0.039909 (20 samples)
Accepted packet rate average = 0.0158376 (20 samples)
	minimum = 0.0117265 (20 samples)
	maximum = 0.039909 (20 samples)
Injected flit rate average = 0.0243437 (20 samples)
	minimum = 0.0140133 (20 samples)
	maximum = 0.0563701 (20 samples)
Accepted flit rate average = 0.0243437 (20 samples)
	minimum = 0.0176197 (20 samples)
	maximum = 0.0734221 (20 samples)
Injected packet size average = 1.53708 (20 samples)
Accepted packet size average = 1.53708 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 40 sec (7840 sec)
gpgpu_simulation_rate = 4024 (inst/sec)
gpgpu_simulation_rate = 894 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 36987 Tlb_hit: 35203 Tlb_miss: 1784 Tlb_hit_rate: 0.951767
Shader1: Tlb_access: 38644 Tlb_hit: 36778 Tlb_miss: 1866 Tlb_hit_rate: 0.951713
Shader2: Tlb_access: 38152 Tlb_hit: 36370 Tlb_miss: 1782 Tlb_hit_rate: 0.953292
Shader3: Tlb_access: 40475 Tlb_hit: 38524 Tlb_miss: 1951 Tlb_hit_rate: 0.951797
Shader4: Tlb_access: 41636 Tlb_hit: 39647 Tlb_miss: 1989 Tlb_hit_rate: 0.952229
Shader5: Tlb_access: 50050 Tlb_hit: 47836 Tlb_miss: 2214 Tlb_hit_rate: 0.955764
Shader6: Tlb_access: 40204 Tlb_hit: 38316 Tlb_miss: 1888 Tlb_hit_rate: 0.953040
Shader7: Tlb_access: 39979 Tlb_hit: 38074 Tlb_miss: 1905 Tlb_hit_rate: 0.952350
Shader8: Tlb_access: 40838 Tlb_hit: 39080 Tlb_miss: 1758 Tlb_hit_rate: 0.956952
Shader9: Tlb_access: 38137 Tlb_hit: 36287 Tlb_miss: 1850 Tlb_hit_rate: 0.951491
Shader10: Tlb_access: 39263 Tlb_hit: 37430 Tlb_miss: 1833 Tlb_hit_rate: 0.953315
Shader11: Tlb_access: 46882 Tlb_hit: 44724 Tlb_miss: 2158 Tlb_hit_rate: 0.953970
Shader12: Tlb_access: 45371 Tlb_hit: 43346 Tlb_miss: 2025 Tlb_hit_rate: 0.955368
Shader13: Tlb_access: 39188 Tlb_hit: 37252 Tlb_miss: 1936 Tlb_hit_rate: 0.950597
Shader14: Tlb_access: 41817 Tlb_hit: 39819 Tlb_miss: 1998 Tlb_hit_rate: 0.952220
Shader15: Tlb_access: 45105 Tlb_hit: 43036 Tlb_miss: 2069 Tlb_hit_rate: 0.954129
Shader16: Tlb_access: 49680 Tlb_hit: 47556 Tlb_miss: 2124 Tlb_hit_rate: 0.957246
Shader17: Tlb_access: 38370 Tlb_hit: 36578 Tlb_miss: 1792 Tlb_hit_rate: 0.953297
Shader18: Tlb_access: 38788 Tlb_hit: 36874 Tlb_miss: 1914 Tlb_hit_rate: 0.950655
Shader19: Tlb_access: 45700 Tlb_hit: 43660 Tlb_miss: 2040 Tlb_hit_rate: 0.955361
Shader20: Tlb_access: 49803 Tlb_hit: 47784 Tlb_miss: 2019 Tlb_hit_rate: 0.959460
Shader21: Tlb_access: 37071 Tlb_hit: 35236 Tlb_miss: 1835 Tlb_hit_rate: 0.950500
Shader22: Tlb_access: 38894 Tlb_hit: 36996 Tlb_miss: 1898 Tlb_hit_rate: 0.951201
Shader23: Tlb_access: 47676 Tlb_hit: 45598 Tlb_miss: 2078 Tlb_hit_rate: 0.956414
Shader24: Tlb_access: 43206 Tlb_hit: 41284 Tlb_miss: 1922 Tlb_hit_rate: 0.955515
Shader25: Tlb_access: 43226 Tlb_hit: 41246 Tlb_miss: 1980 Tlb_hit_rate: 0.954194
Shader26: Tlb_access: 43365 Tlb_hit: 41354 Tlb_miss: 2011 Tlb_hit_rate: 0.953626
Shader27: Tlb_access: 40220 Tlb_hit: 38331 Tlb_miss: 1889 Tlb_hit_rate: 0.953033
Tlb_tot_access: 1178727 Tlb_tot_hit: 1124219, Tlb_tot_miss: 54508, Tlb_tot_hit_rate: 0.953757
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 237 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader1: Tlb_validate: 250 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader2: Tlb_validate: 250 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader3: Tlb_validate: 255 Tlb_invalidate: 189 Tlb_evict: 0 Tlb_page_evict: 189
Shader4: Tlb_validate: 254 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader5: Tlb_validate: 271 Tlb_invalidate: 201 Tlb_evict: 0 Tlb_page_evict: 201
Shader6: Tlb_validate: 244 Tlb_invalidate: 186 Tlb_evict: 0 Tlb_page_evict: 186
Shader7: Tlb_validate: 251 Tlb_invalidate: 183 Tlb_evict: 0 Tlb_page_evict: 183
Shader8: Tlb_validate: 256 Tlb_invalidate: 183 Tlb_evict: 0 Tlb_page_evict: 183
Shader9: Tlb_validate: 240 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader10: Tlb_validate: 254 Tlb_invalidate: 182 Tlb_evict: 0 Tlb_page_evict: 182
Shader11: Tlb_validate: 252 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader12: Tlb_validate: 251 Tlb_invalidate: 193 Tlb_evict: 0 Tlb_page_evict: 193
Shader13: Tlb_validate: 252 Tlb_invalidate: 185 Tlb_evict: 0 Tlb_page_evict: 185
Shader14: Tlb_validate: 255 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader15: Tlb_validate: 259 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader16: Tlb_validate: 268 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader17: Tlb_validate: 255 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader18: Tlb_validate: 254 Tlb_invalidate: 186 Tlb_evict: 0 Tlb_page_evict: 186
Shader19: Tlb_validate: 267 Tlb_invalidate: 188 Tlb_evict: 0 Tlb_page_evict: 188
Shader20: Tlb_validate: 259 Tlb_invalidate: 195 Tlb_evict: 0 Tlb_page_evict: 195
Shader21: Tlb_validate: 256 Tlb_invalidate: 192 Tlb_evict: 0 Tlb_page_evict: 192
Shader22: Tlb_validate: 260 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader23: Tlb_validate: 250 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader24: Tlb_validate: 261 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader25: Tlb_validate: 252 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader26: Tlb_validate: 261 Tlb_invalidate: 194 Tlb_evict: 0 Tlb_page_evict: 194
Shader27: Tlb_validate: 252 Tlb_invalidate: 182 Tlb_evict: 0 Tlb_page_evict: 182
Tlb_tot_valiate: 7126 Tlb_invalidate: 5219, Tlb_tot_evict: 0, Tlb_tot_evict page: 5219
========================================TLB statistics(threshing)==============================
Shader0: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525096 Treshed: 1 | Page: 525098 Treshed: 1 | Page: 525266 Treshed: 1 | Page: 525350 Treshed: 1 | Page: 525580 Treshed: 1 | Total 32
Shader1: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525102 Treshed: 1 | Page: 525185 Treshed: 1 | Page: 525270 Treshed: 1 | Page: 525352 Treshed: 1 | Page: 525353 Treshed: 1 | Page: 525580 Treshed: 1 | Total 34
Shader2: Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 4 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525104 Treshed: 1 | Page: 525187 Treshed: 1 | Page: 525271 Treshed: 1 | Page: 525272 Treshed: 1 | Page: 525273 Treshed: 1 | Page: 525274 Treshed: 1 | Page: 525355 Treshed: 1 | Page: 525356 Treshed: 1 | Page: 525580 Treshed: 1 | Total 37
Shader3: Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 4 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525106 Treshed: 1 | Page: 525190 Treshed: 1 | Page: 525191 Treshed: 1 | Page: 525192 Treshed: 1 | Page: 525274 Treshed: 1 | Page: 525276 Treshed: 1 | Page: 525358 Treshed: 1 | Page: 525359 Treshed: 1 | Page: 525360 Treshed: 1 | Page: 525580 Treshed: 1 | Total 39
Shader4: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525109 Treshed: 1 | Page: 525110 Treshed: 1 | Page: 525278 Treshed: 1 | Page: 525361 Treshed: 1 | Page: 525362 Treshed: 1 | Page: 525363 Treshed: 1 | Page: 525403 Treshed: 1 | Total 35
Shader5: Page: 524892 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525113 Treshed: 1 | Page: 525197 Treshed: 1 | Page: 525281 Treshed: 1 | Page: 525283 Treshed: 1 | Page: 525364 Treshed: 1 | Page: 525365 Treshed: 1 | Page: 525366 Treshed: 1 | Total 39
Shader6: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 4 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525117 Treshed: 1 | Page: 525199 Treshed: 1 | Page: 525200 Treshed: 1 | Page: 525285 Treshed: 1 | Total 34
Shader7: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 4 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525203 Treshed: 1 | Page: 525204 Treshed: 1 | Page: 525289 Treshed: 1 | Page: 525370 Treshed: 1 | Page: 525580 Treshed: 1 | Total 33
Shader8: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525120 Treshed: 1 | Page: 525289 Treshed: 1 | Page: 525373 Treshed: 1 | Page: 525375 Treshed: 1 | Page: 525409 Treshed: 1 | Page: 525580 Treshed: 1 | Total 32
Shader9: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525208 Treshed: 1 | Page: 525209 Treshed: 1 | Page: 525210 Treshed: 1 | Page: 525293 Treshed: 1 | Page: 525376 Treshed: 1 | Page: 525377 Treshed: 1 | Total 34
Shader10: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525295 Treshed: 1 | Page: 525296 Treshed: 1 | Page: 525379 Treshed: 1 | Page: 525380 Treshed: 1 | Page: 525381 Treshed: 1 | Page: 525409 Treshed: 1 | Total 34
Shader11: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525046 Treshed: 1 | Page: 525048 Treshed: 1 | Page: 525130 Treshed: 1 | Page: 525214 Treshed: 1 | Page: 525298 Treshed: 1 | Page: 525299 Treshed: 1 | Page: 525388 Treshed: 1 | Page: 525580 Treshed: 1 | Total 35
Shader12: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 1 | Page: 525050 Treshed: 1 | Page: 525134 Treshed: 1 | Page: 525135 Treshed: 1 | Page: 525161 Treshed: 1 | Page: 525162 Treshed: 1 | Page: 525301 Treshed: 1 | Page: 525302 Treshed: 1 | Page: 525395 Treshed: 1 | Page: 525580 Treshed: 1 | Total 35
Shader13: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525054 Treshed: 1 | Page: 525135 Treshed: 1 | Page: 525137 Treshed: 1 | Page: 525220 Treshed: 1 | Page: 525221 Treshed: 1 | Page: 525222 Treshed: 1 | Page: 525304 Treshed: 1 | Page: 525305 Treshed: 1 | Page: 525306 Treshed: 1 | Page: 525307 Treshed: 1 | Total 39
Shader14: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 4 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 4 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525056 Treshed: 1 | Page: 525140 Treshed: 1 | Page: 525580 Treshed: 1 | Total 32
Shader15: Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 4 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 4 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525058 Treshed: 1 | Page: 525060 Treshed: 1 | Page: 525087 Treshed: 1 | Page: 525311 Treshed: 1 | Page: 525313 Treshed: 1 | Page: 525391 Treshed: 1 | Page: 525412 Treshed: 1 | Total 35
Shader16: Page: 524875 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525063 Treshed: 1 | Page: 525229 Treshed: 1 | Page: 525230 Treshed: 1 | Page: 525314 Treshed: 1 | Page: 525403 Treshed: 1 | Page: 525421 Treshed: 1 | Page: 525424 Treshed: 1 | Page: 525580 Treshed: 1 | Total 36
Shader17: Page: 524994 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525064 Treshed: 1 | Page: 525065 Treshed: 1 | Page: 525233 Treshed: 1 | Page: 525234 Treshed: 1 | Page: 525316 Treshed: 1 | Page: 525317 Treshed: 1 | Page: 525419 Treshed: 1 | Total 36
Shader18: Page: 524998 Treshed: 3 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 4 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525067 Treshed: 1 | Page: 525153 Treshed: 1 | Page: 525320 Treshed: 1 | Page: 525321 Treshed: 1 | Page: 525406 Treshed: 1 | Page: 525580 Treshed: 1 | Total 34
Shader19: Page: 524997 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 4 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525072 Treshed: 1 | Page: 525154 Treshed: 1 | Page: 525155 Treshed: 1 | Page: 525156 Treshed: 1 | Page: 525239 Treshed: 1 | Page: 525428 Treshed: 1 | Page: 525580 Treshed: 1 | Total 35
Shader20: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525159 Treshed: 1 | Page: 525241 Treshed: 1 | Page: 525242 Treshed: 1 | Page: 525243 Treshed: 1 | Page: 525325 Treshed: 1 | Page: 525328 Treshed: 1 | Page: 525580 Treshed: 1 | Total 33
Shader21: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525076 Treshed: 1 | Page: 525329 Treshed: 1 | Page: 525400 Treshed: 1 | Page: 525580 Treshed: 1 | Total 32
Shader22: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 4 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525164 Treshed: 1 | Page: 525165 Treshed: 1 | Page: 525248 Treshed: 1 | Page: 525249 Treshed: 1 | Page: 525331 Treshed: 1 | Page: 525332 Treshed: 1 | Page: 525334 Treshed: 1 | Page: 525385 Treshed: 1 | Page: 525580 Treshed: 1 | Total 36
Shader23: Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 4 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525084 Treshed: 1 | Page: 525250 Treshed: 1 | Page: 525251 Treshed: 1 | Page: 525336 Treshed: 1 | Total 30
Shader24: Page: 524983 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525086 Treshed: 1 | Page: 525169 Treshed: 1 | Page: 525253 Treshed: 1 | Page: 525254 Treshed: 1 | Page: 525337 Treshed: 1 | Page: 525338 Treshed: 1 | Page: 525385 Treshed: 1 | Page: 525386 Treshed: 1 | Page: 525387 Treshed: 1 | Page: 525388 Treshed: 1 | Page: 525580 Treshed: 1 | Total 39
Shader25: Page: 524998 Treshed: 3 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 2 | Page: 525257 Treshed: 1 | Page: 525258 Treshed: 1 | Page: 525341 Treshed: 1 | Page: 525369 Treshed: 1 | Page: 525580 Treshed: 1 | Total 34
Shader26: Page: 524998 Treshed: 4 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525092 Treshed: 1 | Page: 525175 Treshed: 1 | Page: 525176 Treshed: 1 | Page: 525177 Treshed: 1 | Page: 525259 Treshed: 1 | Page: 525344 Treshed: 1 | Page: 525345 Treshed: 1 | Page: 525580 Treshed: 1 | Total 36
Shader27: Page: 524998 Treshed: 4 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525178 Treshed: 1 | Page: 525347 Treshed: 1 | Page: 525348 Treshed: 1 | Page: 525580 Treshed: 1 | Total 31
Tlb_tot_thresh: 971
========================================Page fault statistics==============================
Shader0: Page_table_access:1784 Page_hit: 1017 Page_miss: 767 Page_hit_rate: 0.570067 Page_fault: 25 Page_pending: 742
Shader1: Page_table_access:1866 Page_hit: 1119 Page_miss: 747 Page_hit_rate: 0.599678 Page_fault: 33 Page_pending: 714
Shader2: Page_table_access:1782 Page_hit: 1035 Page_miss: 747 Page_hit_rate: 0.580808 Page_fault: 24 Page_pending: 723
Shader3: Page_table_access:1951 Page_hit: 1206 Page_miss: 745 Page_hit_rate: 0.618145 Page_fault: 33 Page_pending: 712
Shader4: Page_table_access:1989 Page_hit: 1285 Page_miss: 704 Page_hit_rate: 0.646053 Page_fault: 30 Page_pending: 674
Shader5: Page_table_access:2214 Page_hit: 1597 Page_miss: 617 Page_hit_rate: 0.721319 Page_fault: 29 Page_pending: 588
Shader6: Page_table_access:1888 Page_hit: 1261 Page_miss: 627 Page_hit_rate: 0.667903 Page_fault: 23 Page_pending: 604
Shader7: Page_table_access:1905 Page_hit: 1281 Page_miss: 624 Page_hit_rate: 0.672441 Page_fault: 23 Page_pending: 601
Shader8: Page_table_access:1758 Page_hit: 1094 Page_miss: 664 Page_hit_rate: 0.622298 Page_fault: 28 Page_pending: 636
Shader9: Page_table_access:1850 Page_hit: 1183 Page_miss: 667 Page_hit_rate: 0.639459 Page_fault: 35 Page_pending: 632
Shader10: Page_table_access:1833 Page_hit: 1142 Page_miss: 691 Page_hit_rate: 0.623022 Page_fault: 24 Page_pending: 667
Shader11: Page_table_access:2158 Page_hit: 1067 Page_miss: 1091 Page_hit_rate: 0.494439 Page_fault: 43 Page_pending: 1048
Shader12: Page_table_access:2025 Page_hit: 1454 Page_miss: 571 Page_hit_rate: 0.718025 Page_fault: 23 Page_pending: 548
Shader13: Page_table_access:1936 Page_hit: 1265 Page_miss: 671 Page_hit_rate: 0.653409 Page_fault: 30 Page_pending: 641
Shader14: Page_table_access:1998 Page_hit: 1180 Page_miss: 818 Page_hit_rate: 0.590591 Page_fault: 31 Page_pending: 787
Shader15: Page_table_access:2069 Page_hit: 1333 Page_miss: 736 Page_hit_rate: 0.644273 Page_fault: 32 Page_pending: 704
Shader16: Page_table_access:2124 Page_hit: 1377 Page_miss: 747 Page_hit_rate: 0.648305 Page_fault: 33 Page_pending: 714
Shader17: Page_table_access:1792 Page_hit: 1163 Page_miss: 629 Page_hit_rate: 0.648996 Page_fault: 30 Page_pending: 599
Shader18: Page_table_access:1914 Page_hit: 1027 Page_miss: 887 Page_hit_rate: 0.536573 Page_fault: 34 Page_pending: 853
Shader19: Page_table_access:2040 Page_hit: 1259 Page_miss: 781 Page_hit_rate: 0.617157 Page_fault: 31 Page_pending: 750
Shader20: Page_table_access:2019 Page_hit: 1089 Page_miss: 930 Page_hit_rate: 0.539376 Page_fault: 39 Page_pending: 891
Shader21: Page_table_access:1836 Page_hit: 1063 Page_miss: 773 Page_hit_rate: 0.578976 Page_fault: 34 Page_pending: 738
Shader22: Page_table_access:1898 Page_hit: 1231 Page_miss: 667 Page_hit_rate: 0.648577 Page_fault: 38 Page_pending: 629
Shader23: Page_table_access:2078 Page_hit: 1537 Page_miss: 541 Page_hit_rate: 0.739654 Page_fault: 21 Page_pending: 520
Shader24: Page_table_access:1922 Page_hit: 1155 Page_miss: 767 Page_hit_rate: 0.600937 Page_fault: 28 Page_pending: 739
Shader25: Page_table_access:1980 Page_hit: 1164 Page_miss: 816 Page_hit_rate: 0.587879 Page_fault: 34 Page_pending: 782
Shader26: Page_table_access:2011 Page_hit: 1306 Page_miss: 705 Page_hit_rate: 0.649428 Page_fault: 31 Page_pending: 674
Shader27: Page_table_access:1889 Page_hit: 1142 Page_miss: 747 Page_hit_rate: 0.604553 Page_fault: 32 Page_pending: 715
Page_talbe_tot_access: 54509 Page_tot_hit: 34032, Page_tot_miss 20477, Page_tot_hit_rate: 0.624337 Page_tot_fault: 851 Page_tot_pending: 19625
Total_memory_access_page_fault: 15, Average_latency 2418376.000000
========================================Page threshing statistics==============================
Page_validate: 1332 Page_evict_diry: 47 Page_evict_not_diry: 704
Page: 524875 Treshed: 1
Page: 524877 Treshed: 1
Page: 524885 Treshed: 1
Page: 524889 Treshed: 1
Page: 524892 Treshed: 1
Page: 524893 Treshed: 1
Page: 524982 Treshed: 3
Page: 524983 Treshed: 3
Page: 524984 Treshed: 3
Page: 524985 Treshed: 2
Page: 524986 Treshed: 2
Page: 524987 Treshed: 1
Page: 524988 Treshed: 3
Page: 524989 Treshed: 2
Page: 524990 Treshed: 2
Page: 524991 Treshed: 1
Page: 524992 Treshed: 1
Page: 524993 Treshed: 2
Page: 524994 Treshed: 2
Page: 524995 Treshed: 2
Page: 524996 Treshed: 1
Page: 524997 Treshed: 1
Page: 524998 Treshed: 4
Page: 524999 Treshed: 4
Page: 525000 Treshed: 4
Page: 525001 Treshed: 4
Page: 525002 Treshed: 4
Page: 525003 Treshed: 3
Page: 525004 Treshed: 4
Page: 525005 Treshed: 3
Page: 525006 Treshed: 3
Page: 525007 Treshed: 4
Page: 525008 Treshed: 2
Page: 525009 Treshed: 2
Page: 525010 Treshed: 3
Page: 525011 Treshed: 2
Page: 525046 Treshed: 2
Page: 525048 Treshed: 1
Page: 525049 Treshed: 2
Page: 525050 Treshed: 2
Page: 525051 Treshed: 2
Page: 525053 Treshed: 2
Page: 525054 Treshed: 1
Page: 525055 Treshed: 1
Page: 525056 Treshed: 1
Page: 525057 Treshed: 1
Page: 525058 Treshed: 1
Page: 525060 Treshed: 1
Page: 525061 Treshed: 1
Page: 525062 Treshed: 2
Page: 525063 Treshed: 1
Page: 525064 Treshed: 1
Page: 525065 Treshed: 2
Page: 525066 Treshed: 1
Page: 525067 Treshed: 1
Page: 525068 Treshed: 1
Page: 525069 Treshed: 1
Page: 525070 Treshed: 1
Page: 525072 Treshed: 2
Page: 525073 Treshed: 2
Page: 525075 Treshed: 1
Page: 525076 Treshed: 2
Page: 525078 Treshed: 1
Page: 525079 Treshed: 1
Page: 525081 Treshed: 2
Page: 525082 Treshed: 1
Page: 525084 Treshed: 1
Page: 525086 Treshed: 1
Page: 525087 Treshed: 2
Page: 525088 Treshed: 1
Page: 525089 Treshed: 1
Page: 525091 Treshed: 1
Page: 525092 Treshed: 2
Page: 525094 Treshed: 1
Page: 525095 Treshed: 1
Page: 525096 Treshed: 1
Page: 525098 Treshed: 1
Page: 525099 Treshed: 1
Page: 525100 Treshed: 1
Page: 525101 Treshed: 1
Page: 525102 Treshed: 2
Page: 525104 Treshed: 3
Page: 525106 Treshed: 2
Page: 525107 Treshed: 1
Page: 525108 Treshed: 1
Page: 525109 Treshed: 2
Page: 525110 Treshed: 2
Page: 525111 Treshed: 1
Page: 525112 Treshed: 1
Page: 525113 Treshed: 2
Page: 525114 Treshed: 1
Page: 525115 Treshed: 2
Page: 525116 Treshed: 1
Page: 525117 Treshed: 2
Page: 525118 Treshed: 1
Page: 525119 Treshed: 2
Page: 525120 Treshed: 1
Page: 525121 Treshed: 2
Page: 525123 Treshed: 1
Page: 525124 Treshed: 2
Page: 525125 Treshed: 1
Page: 525126 Treshed: 1
Page: 525127 Treshed: 2
Page: 525128 Treshed: 1
Page: 525130 Treshed: 2
Page: 525131 Treshed: 2
Page: 525132 Treshed: 1
Page: 525133 Treshed: 1
Page: 525134 Treshed: 1
Page: 525135 Treshed: 1
Page: 525137 Treshed: 2
Page: 525139 Treshed: 1
Page: 525140 Treshed: 2
Page: 525141 Treshed: 1
Page: 525142 Treshed: 3
Page: 525143 Treshed: 1
Page: 525144 Treshed: 1
Page: 525145 Treshed: 1
Page: 525146 Treshed: 1
Page: 525147 Treshed: 1
Page: 525148 Treshed: 1
Page: 525149 Treshed: 1
Page: 525150 Treshed: 2
Page: 525151 Treshed: 1
Page: 525152 Treshed: 2
Page: 525153 Treshed: 1
Page: 525154 Treshed: 2
Page: 525155 Treshed: 2
Page: 525156 Treshed: 2
Page: 525157 Treshed: 1
Page: 525158 Treshed: 1
Page: 525159 Treshed: 2
Page: 525160 Treshed: 1
Page: 525161 Treshed: 1
Page: 525162 Treshed: 2
Page: 525164 Treshed: 1
Page: 525165 Treshed: 2
Page: 525167 Treshed: 2
Page: 525169 Treshed: 1
Page: 525170 Treshed: 1
Page: 525171 Treshed: 2
Page: 525172 Treshed: 1
Page: 525173 Treshed: 2
Page: 525174 Treshed: 1
Page: 525175 Treshed: 1
Page: 525176 Treshed: 2
Page: 525177 Treshed: 1
Page: 525178 Treshed: 1
Page: 525180 Treshed: 1
Page: 525181 Treshed: 1
Page: 525182 Treshed: 1
Page: 525183 Treshed: 1
Page: 525184 Treshed: 1
Page: 525185 Treshed: 1
Page: 525186 Treshed: 1
Page: 525187 Treshed: 1
Page: 525188 Treshed: 2
Page: 525190 Treshed: 1
Page: 525191 Treshed: 2
Page: 525192 Treshed: 2
Page: 525193 Treshed: 2
Page: 525194 Treshed: 1
Page: 525195 Treshed: 1
Page: 525196 Treshed: 2
Page: 525197 Treshed: 2
Page: 525198 Treshed: 2
Page: 525199 Treshed: 2
Page: 525200 Treshed: 2
Page: 525201 Treshed: 2
Page: 525202 Treshed: 2
Page: 525203 Treshed: 2
Page: 525204 Treshed: 2
Page: 525206 Treshed: 1
Page: 525208 Treshed: 2
Page: 525209 Treshed: 2
Page: 525210 Treshed: 2
Page: 525212 Treshed: 1
Page: 525213 Treshed: 1
Page: 525214 Treshed: 1
Page: 525215 Treshed: 1
Page: 525216 Treshed: 1
Page: 525217 Treshed: 1
Page: 525218 Treshed: 2
Page: 525219 Treshed: 1
Page: 525220 Treshed: 2
Page: 525221 Treshed: 2
Page: 525222 Treshed: 2
Page: 525223 Treshed: 1
Page: 525224 Treshed: 1
Page: 525225 Treshed: 1
Page: 525226 Treshed: 2
Page: 525227 Treshed: 2
Page: 525228 Treshed: 1
Page: 525229 Treshed: 2
Page: 525230 Treshed: 2
Page: 525231 Treshed: 2
Page: 525232 Treshed: 2
Page: 525233 Treshed: 1
Page: 525234 Treshed: 2
Page: 525235 Treshed: 1
Page: 525236 Treshed: 2
Page: 525237 Treshed: 2
Page: 525239 Treshed: 1
Page: 525240 Treshed: 1
Page: 525241 Treshed: 2
Page: 525242 Treshed: 2
Page: 525243 Treshed: 1
Page: 525244 Treshed: 2
Page: 525245 Treshed: 2
Page: 525246 Treshed: 2
Page: 525247 Treshed: 2
Page: 525248 Treshed: 2
Page: 525249 Treshed: 2
Page: 525250 Treshed: 2
Page: 525251 Treshed: 1
Page: 525252 Treshed: 1
Page: 525253 Treshed: 1
Page: 525254 Treshed: 2
Page: 525255 Treshed: 1
Page: 525256 Treshed: 2
Page: 525257 Treshed: 2
Page: 525258 Treshed: 1
Page: 525259 Treshed: 2
Page: 525260 Treshed: 1
Page: 525261 Treshed: 2
Page: 525262 Treshed: 2
Page: 525263 Treshed: 1
Page: 525264 Treshed: 2
Page: 525265 Treshed: 1
Page: 525266 Treshed: 2
Page: 525267 Treshed: 2
Page: 525269 Treshed: 2
Page: 525270 Treshed: 2
Page: 525271 Treshed: 2
Page: 525272 Treshed: 2
Page: 525273 Treshed: 2
Page: 525274 Treshed: 2
Page: 525275 Treshed: 1
Page: 525277 Treshed: 1
Page: 525278 Treshed: 2
Page: 525279 Treshed: 1
Page: 525280 Treshed: 2
Page: 525281 Treshed: 2
Page: 525282 Treshed: 3
Page: 525283 Treshed: 2
Page: 525284 Treshed: 1
Page: 525285 Treshed: 1
Page: 525286 Treshed: 1
Page: 525287 Treshed: 2
Page: 525289 Treshed: 2
Page: 525290 Treshed: 2
Page: 525292 Treshed: 1
Page: 525293 Treshed: 2
Page: 525294 Treshed: 2
Page: 525295 Treshed: 2
Page: 525296 Treshed: 2
Page: 525297 Treshed: 2
Page: 525298 Treshed: 2
Page: 525299 Treshed: 2
Page: 525300 Treshed: 2
Page: 525301 Treshed: 2
Page: 525302 Treshed: 3
Page: 525303 Treshed: 1
Page: 525304 Treshed: 2
Page: 525305 Treshed: 2
Page: 525306 Treshed: 3
Page: 525307 Treshed: 2
Page: 525308 Treshed: 2
Page: 525309 Treshed: 2
Page: 525310 Treshed: 2
Page: 525311 Treshed: 1
Page: 525312 Treshed: 1
Page: 525313 Treshed: 2
Page: 525314 Treshed: 1
Page: 525315 Treshed: 2
Page: 525316 Treshed: 3
Page: 525317 Treshed: 2
Page: 525318 Treshed: 1
Page: 525319 Treshed: 2
Page: 525320 Treshed: 2
Page: 525321 Treshed: 2
Page: 525322 Treshed: 2
Page: 525323 Treshed: 2
Page: 525324 Treshed: 2
Page: 525325 Treshed: 2
Page: 525326 Treshed: 1
Page: 525327 Treshed: 2
Page: 525328 Treshed: 2
Page: 525329 Treshed: 2
Page: 525330 Treshed: 2
Page: 525331 Treshed: 3
Page: 525332 Treshed: 3
Page: 525333 Treshed: 1
Page: 525334 Treshed: 1
Page: 525335 Treshed: 1
Page: 525336 Treshed: 1
Page: 525337 Treshed: 2
Page: 525338 Treshed: 2
Page: 525339 Treshed: 2
Page: 525340 Treshed: 2
Page: 525341 Treshed: 2
Page: 525342 Treshed: 2
Page: 525343 Treshed: 2
Page: 525344 Treshed: 2
Page: 525345 Treshed: 2
Page: 525346 Treshed: 1
Page: 525347 Treshed: 1
Page: 525348 Treshed: 2
Page: 525349 Treshed: 1
Page: 525350 Treshed: 1
Page: 525351 Treshed: 2
Page: 525352 Treshed: 2
Page: 525353 Treshed: 3
Page: 525354 Treshed: 2
Page: 525355 Treshed: 2
Page: 525356 Treshed: 2
Page: 525357 Treshed: 2
Page: 525358 Treshed: 2
Page: 525359 Treshed: 2
Page: 525360 Treshed: 2
Page: 525361 Treshed: 2
Page: 525363 Treshed: 2
Page: 525364 Treshed: 2
Page: 525365 Treshed: 1
Page: 525366 Treshed: 1
Page: 525367 Treshed: 1
Page: 525368 Treshed: 2
Page: 525369 Treshed: 2
Page: 525370 Treshed: 2
Page: 525371 Treshed: 1
Page: 525372 Treshed: 1
Page: 525373 Treshed: 2
Page: 525374 Treshed: 2
Page: 525375 Treshed: 2
Page: 525376 Treshed: 1
Page: 525377 Treshed: 1
Page: 525379 Treshed: 2
Page: 525380 Treshed: 2
Page: 525381 Treshed: 2
Page: 525382 Treshed: 2
Page: 525383 Treshed: 3
Page: 525384 Treshed: 2
Page: 525385 Treshed: 3
Page: 525386 Treshed: 3
Page: 525387 Treshed: 2
Page: 525388 Treshed: 2
Page: 525389 Treshed: 3
Page: 525390 Treshed: 2
Page: 525391 Treshed: 2
Page: 525392 Treshed: 3
Page: 525393 Treshed: 1
Page: 525394 Treshed: 2
Page: 525395 Treshed: 2
Page: 525396 Treshed: 2
Page: 525397 Treshed: 1
Page: 525398 Treshed: 2
Page: 525399 Treshed: 2
Page: 525400 Treshed: 2
Page: 525401 Treshed: 3
Page: 525402 Treshed: 2
Page: 525403 Treshed: 3
Page: 525404 Treshed: 3
Page: 525405 Treshed: 3
Page: 525406 Treshed: 2
Page: 525407 Treshed: 2
Page: 525408 Treshed: 2
Page: 525409 Treshed: 2
Page: 525410 Treshed: 3
Page: 525411 Treshed: 3
Page: 525412 Treshed: 2
Page: 525413 Treshed: 2
Page: 525414 Treshed: 1
Page: 525415 Treshed: 3
Page: 525416 Treshed: 3
Page: 525417 Treshed: 3
Page: 525418 Treshed: 1
Page: 525419 Treshed: 3
Page: 525420 Treshed: 1
Page: 525421 Treshed: 3
Page: 525422 Treshed: 3
Page: 525423 Treshed: 3
Page: 525424 Treshed: 1
Page: 525425 Treshed: 3
Page: 525426 Treshed: 3
Page: 525427 Treshed: 2
Page: 525428 Treshed: 3
Page: 525429 Treshed: 2
Page: 525580 Treshed: 1
Page_tot_thresh: 676
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.186251
[0-25]: 0.891777, [26-50]: 0.005747, [51-75]: 0.102476, [76-100]: 0.000000
Pcie_write_utilization: 0.135614
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317518 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.681973)
F:   225609----T:   229039 	 St: 802c6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802ca000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80247000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802ea000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802da000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80526000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80506000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80517000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539668----T:   541681 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.359217)
F:   541681----T:   544216 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544217----T:   546752 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   768903----T:   964936 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(132.365295)
F:   769572----T:   775087 	 St: 80266000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   775087----T:   779728 	 St: 8026f000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   779728----T:   783540 	 St: 80256000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   783540----T:   789952 	 St: 8025b000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   789952----T:   798654 	 St: 80276000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   798654----T:   803295 	 St: 80286000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   803295----T:   831197 	 St: 8028d000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   831197----T:   837158 	 St: 80366000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   837158----T:   841377 	 St: 80370000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   841377----T:   849617 	 St: 80376000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   849617----T:   858781 	 St: 80385000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   858781----T:   866561 	 St: 80326000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   866561----T:   891173 	 St: 80334000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:   891173----T:   895392 	 St: 803b6000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   895392----T:   953875 	 St: 803bc000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:   953875----T:   956480 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   956480----T:   959085 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187086----T:  1188395 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1188395----T:  1190930 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1190931----T:  1193466 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1415617----T:  1466617 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(34.436192)
F:  1416791----T:  1419396 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419396----T:  1422001 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422001----T:  1424606 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424606----T:  1427211 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427211----T:  1429816 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429816----T:  1432421 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432421----T:  1435026 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435026----T:  1437631 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1437631----T:  1440236 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440236----T:  1442841 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442841----T:  1445446 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445446----T:  1448051 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448051----T:  1450656 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450656----T:  1453261 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453261----T:  1455866 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455866----T:  1458471 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1688767----T:  1690182 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.955436)
F:  1690182----T:  1692717 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1692718----T:  1695253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1917404----T:  2070187 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(103.162056)
F:  1918495----T:  1921100 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1921100----T:  1923705 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923705----T:  1926310 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1926310----T:  1928915 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928915----T:  1931520 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931520----T:  1934125 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934125----T:  1936730 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936730----T:  1939335 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939335----T:  1941940 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941940----T:  1944545 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944545----T:  1947150 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947150----T:  1949755 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949755----T:  1952360 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952360----T:  1954965 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954965----T:  1957570 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957570----T:  1960175 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960175----T:  1962780 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962780----T:  1965385 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965385----T:  1967990 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967990----T:  1970595 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970595----T:  1973200 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973200----T:  1975805 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975805----T:  1978410 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978410----T:  1981015 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981015----T:  1983620 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983620----T:  1986225 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986225----T:  1988830 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988830----T:  1991435 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991435----T:  1994040 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994040----T:  1996645 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996645----T:  1999250 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999250----T:  2001855 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001855----T:  2004460 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004460----T:  2007065 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007065----T:  2009670 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009670----T:  2012275 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012275----T:  2014880 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014880----T:  2017485 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017485----T:  2020090 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020090----T:  2022695 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022695----T:  2025300 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2025300----T:  2027905 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027905----T:  2030510 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030510----T:  2033115 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033115----T:  2035720 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035720----T:  2038325 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2038325----T:  2040930 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040930----T:  2043535 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2043535----T:  2046140 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2046140----T:  2048745 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048745----T:  2051350 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051350----T:  2053955 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053955----T:  2056560 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056560----T:  2059165 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2059165----T:  2061770 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061770----T:  2064375 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2292337----T:  2295228 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.952059)
F:  2295228----T:  2297763 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2297764----T:  2300299 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2522450----T:  2862432 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(229.562454)
F:  2523515----T:  2526120 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2523959----T:  2526564 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2526120----T:  2528725 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528725----T:  2531330 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2531330----T:  2533935 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2533559----T:  2536164 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2533935----T:  2536540 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2536164----T:  2538769 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2536540----T:  2539145 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2538769----T:  2541374 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2539145----T:  2541750 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541374----T:  2543979 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2541750----T:  2544355 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2544355----T:  2546960 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2546960----T:  2549565 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2549565----T:  2552170 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2552170----T:  2554775 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2554775----T:  2557380 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2557380----T:  2559985 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559985----T:  2562590 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2562590----T:  2565195 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2565195----T:  2567800 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567800----T:  2570405 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2570405----T:  2573010 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2573010----T:  2575615 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575615----T:  2578220 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2578220----T:  2580825 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580825----T:  2583430 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2583430----T:  2586035 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2586035----T:  2588640 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588640----T:  2591245 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2591245----T:  2593850 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593850----T:  2596455 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2596455----T:  2599060 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2599060----T:  2601665 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601665----T:  2604270 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2604270----T:  2606875 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606875----T:  2609480 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2609480----T:  2612085 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2612085----T:  2614690 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614690----T:  2617295 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2617295----T:  2619900 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619900----T:  2622505 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2622505----T:  2625110 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2625110----T:  2627715 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627715----T:  2630320 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2630320----T:  2632925 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632925----T:  2635530 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2635530----T:  2638135 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2638135----T:  2640740 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640740----T:  2643345 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2643345----T:  2645950 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645950----T:  2648555 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2648555----T:  2651160 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2651160----T:  2653765 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653765----T:  2656370 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2656370----T:  2658975 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658975----T:  2661580 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2661580----T:  2664185 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664185----T:  2666790 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666790----T:  2669395 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2669395----T:  2672000 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672000----T:  2674605 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674605----T:  2677210 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677210----T:  2679815 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679815----T:  2682420 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682420----T:  2685025 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685025----T:  2687630 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687630----T:  2690235 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690235----T:  2692840 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692840----T:  2695445 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695445----T:  2698050 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698050----T:  2700655 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700655----T:  2703260 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2701079----T:  2703684 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2703260----T:  2705865 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703684----T:  2706289 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2705865----T:  2708470 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2706289----T:  2708894 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2708470----T:  2711075 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708894----T:  2711499 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2711075----T:  2713680 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2711499----T:  2714104 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2713680----T:  2716285 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2714104----T:  2716709 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2716285----T:  2718890 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716709----T:  2719314 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2718890----T:  2721495 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2719314----T:  2721919 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2721495----T:  2724100 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721919----T:  2724524 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2724100----T:  2726705 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724524----T:  2727129 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2726705----T:  2729310 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729310----T:  2731915 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731915----T:  2734520 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734520----T:  2737125 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737125----T:  2739730 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739730----T:  2742335 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742335----T:  2744940 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744940----T:  2747545 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747545----T:  2750150 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750150----T:  2752755 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752755----T:  2755360 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755360----T:  2757965 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757965----T:  2760570 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760570----T:  2763175 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763175----T:  2765780 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765780----T:  2768385 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768385----T:  2770990 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770990----T:  2773595 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773595----T:  2776200 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776200----T:  2778805 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778805----T:  2781410 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781410----T:  2784015 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2784015----T:  2786620 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786620----T:  2789225 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789225----T:  2791830 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791830----T:  2794435 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794435----T:  2797040 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2797040----T:  2799645 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799645----T:  2802250 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802250----T:  2804855 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804855----T:  2807460 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2807460----T:  2810065 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2810065----T:  2812670 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812670----T:  2815275 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2815275----T:  2817880 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817880----T:  2820485 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2820485----T:  2823090 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2823090----T:  2825695 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825695----T:  2828300 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2828300----T:  2830905 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830905----T:  2833510 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2833510----T:  2836115 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2836115----T:  2838720 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838720----T:  2841325 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2841325----T:  2843930 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843930----T:  2846535 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2846535----T:  2849140 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2849140----T:  2851745 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851745----T:  2854350 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3084582----T:  3121826 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(25.147873)
F:  3085201----T:  3087806 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3087806----T:  3090411 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3090411----T:  3093016 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3093016----T:  3095621 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3095621----T:  3098226 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3098226----T:  3100831 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3100831----T:  3103436 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103436----T:  3106041 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3106041----T:  3108646 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3108646----T:  3111251 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3111251----T:  3113856 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3113856----T:  3116461 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3116461----T:  3119066 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3119066----T:  3121671 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3121826----T:  3124361 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3124362----T:  3126897 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3349048----T:  3997687 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(437.973663)
F:  3350174----T:  3352779 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352779----T:  3355384 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3355384----T:  3357989 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357989----T:  3360594 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360594----T:  3363199 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3363199----T:  3365804 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3365804----T:  3368409 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3368409----T:  3371014 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3371014----T:  3373619 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373601----T:  3376206 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3373619----T:  3376224 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3376206----T:  3378811 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3376224----T:  3378829 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3378811----T:  3381416 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3378829----T:  3381434 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381434----T:  3384039 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3384039----T:  3386644 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386644----T:  3389249 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3389249----T:  3391854 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3391854----T:  3394459 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3394459----T:  3397064 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3397064----T:  3399669 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399669----T:  3402274 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3402274----T:  3404879 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404879----T:  3407484 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407484----T:  3410089 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3410089----T:  3412694 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412694----T:  3415299 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415299----T:  3417904 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417904----T:  3420509 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420509----T:  3423114 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3423114----T:  3425719 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425719----T:  3428324 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428324----T:  3430929 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430929----T:  3433534 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433534----T:  3436139 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436139----T:  3438744 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438744----T:  3441349 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441349----T:  3443954 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443954----T:  3446559 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446559----T:  3449164 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3449164----T:  3451769 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451769----T:  3454374 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454374----T:  3456979 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456979----T:  3459584 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459584----T:  3462189 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3462189----T:  3464794 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464794----T:  3467399 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467399----T:  3470004 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3470004----T:  3472609 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472609----T:  3475214 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3475214----T:  3477819 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477819----T:  3480424 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480424----T:  3483029 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3483029----T:  3485634 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485634----T:  3488239 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488239----T:  3490844 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490844----T:  3493449 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493449----T:  3496054 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3496054----T:  3498659 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498659----T:  3501264 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3501264----T:  3503869 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3503869----T:  3506474 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506474----T:  3509079 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3509079----T:  3511684 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511684----T:  3514289 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514289----T:  3516894 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3516894----T:  3519499 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519499----T:  3522104 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3522104----T:  3524709 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524709----T:  3527314 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527314----T:  3529919 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3529919----T:  3532524 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532524----T:  3535129 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3535129----T:  3537734 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537734----T:  3540339 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540339----T:  3542944 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3542944----T:  3545549 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545549----T:  3548154 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3548154----T:  3550759 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3550759----T:  3553364 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3553364----T:  3555969 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3555969----T:  3558574 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3558574----T:  3561179 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3561179----T:  3563784 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563784----T:  3566389 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566389----T:  3568994 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3568994----T:  3571599 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571599----T:  3574204 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3574204----T:  3576809 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3576809----T:  3579414 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579414----T:  3582019 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3582019----T:  3584624 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584624----T:  3587229 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587229----T:  3589834 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3589834----T:  3592439 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592439----T:  3595044 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3595044----T:  3597649 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597649----T:  3600254 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600254----T:  3602859 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3602859----T:  3605464 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605464----T:  3608069 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3608069----T:  3610674 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3610674----T:  3613279 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613279----T:  3615884 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3615884----T:  3618489 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618489----T:  3621094 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3621094----T:  3623699 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3623699----T:  3626304 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3626304----T:  3628909 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3628909----T:  3631514 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631514----T:  3634119 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3634119----T:  3636724 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636724----T:  3639329 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639329----T:  3641934 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3641934----T:  3644539 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3644539----T:  3647144 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3647144----T:  3649749 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3649749----T:  3652354 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3652354----T:  3654959 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3654959----T:  3657564 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3657564----T:  3660169 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3660169----T:  3662774 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3662774----T:  3665379 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3665379----T:  3667984 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3667984----T:  3670589 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3670589----T:  3673194 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3673194----T:  3675799 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3675799----T:  3678404 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3678404----T:  3681009 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3681009----T:  3683614 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3683614----T:  3686219 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3686219----T:  3688824 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3688824----T:  3691429 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3691429----T:  3694034 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3694034----T:  3696639 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3696639----T:  3699244 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3699244----T:  3701849 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3701849----T:  3704454 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3704454----T:  3707059 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3707059----T:  3709664 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3709664----T:  3712269 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3712269----T:  3714874 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3714874----T:  3717479 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3717479----T:  3720084 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3720084----T:  3722689 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3722689----T:  3725294 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3725294----T:  3727899 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3727899----T:  3730504 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3730504----T:  3733109 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3733109----T:  3735714 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3735714----T:  3738319 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3738319----T:  3740924 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3740924----T:  3743529 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3743529----T:  3746134 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3746134----T:  3748739 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3748739----T:  3751344 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3751344----T:  3753949 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3753949----T:  3756554 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3756554----T:  3759159 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3759159----T:  3761764 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3761764----T:  3764369 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3764369----T:  3766974 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3766974----T:  3769579 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3769579----T:  3772184 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3772184----T:  3774789 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3774789----T:  3777394 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3777394----T:  3779999 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3779999----T:  3782604 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3782604----T:  3785209 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3785209----T:  3787814 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3787814----T:  3790419 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3790419----T:  3793024 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3793024----T:  3795629 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3795629----T:  3798234 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3798234----T:  3800839 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3800839----T:  3803444 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3803444----T:  3806049 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3806049----T:  3808654 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3808654----T:  3811259 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3811259----T:  3813864 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3813864----T:  3816469 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3816469----T:  3819074 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3819074----T:  3821679 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3821679----T:  3824284 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3824284----T:  3826889 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3826889----T:  3829494 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3829494----T:  3832099 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3832099----T:  3834704 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3834704----T:  3837309 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3837309----T:  3839914 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3839914----T:  3842519 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3842519----T:  3845124 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3842967----T:  3845572 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3845124----T:  3847729 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3845572----T:  3848177 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3847729----T:  3850334 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3848177----T:  3850782 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3850334----T:  3852939 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3850782----T:  3853387 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3852939----T:  3855544 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3853387----T:  3855992 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3855544----T:  3858149 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3855992----T:  3858597 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3858149----T:  3860754 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3858597----T:  3861202 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3860754----T:  3863359 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3861202----T:  3863807 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3863359----T:  3865964 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3863807----T:  3866412 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3865964----T:  3868569 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3866412----T:  3869017 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3868569----T:  3871174 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3869017----T:  3871622 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3871174----T:  3873779 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3873779----T:  3876384 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3876384----T:  3878989 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3878989----T:  3881594 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3881594----T:  3884199 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3884199----T:  3886804 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3886804----T:  3889409 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3889409----T:  3892014 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3892014----T:  3894619 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3894619----T:  3897224 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3897224----T:  3899829 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3899829----T:  3902434 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3902434----T:  3905039 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3905039----T:  3907644 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3907644----T:  3910249 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3910249----T:  3912854 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3912854----T:  3915459 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3915459----T:  3918064 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3918064----T:  3920669 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3920669----T:  3923274 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3923274----T:  3925879 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3925879----T:  3928484 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3928484----T:  3931089 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3931089----T:  3933694 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3933694----T:  3936299 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3936299----T:  3938904 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3938904----T:  3941509 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3941509----T:  3944114 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3944114----T:  3946719 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3946719----T:  3949324 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3949324----T:  3951929 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3951929----T:  3954534 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3954534----T:  3957139 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3957139----T:  3959744 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3959744----T:  3962349 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3962349----T:  3964954 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3964954----T:  3967559 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3967559----T:  3970164 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3970164----T:  3972769 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3972769----T:  3975374 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3975374----T:  3977979 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3977979----T:  3980584 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3980584----T:  3983189 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3983189----T:  3985794 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3985794----T:  3988399 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3988399----T:  3991004 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4219837----T:  4257074 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(25.143147)
F:  4220449----T:  4223054 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4223054----T:  4225659 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4225659----T:  4228264 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228264----T:  4230869 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4230869----T:  4233474 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4233474----T:  4236079 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4236079----T:  4238684 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4238684----T:  4241289 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4241289----T:  4243894 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4243894----T:  4246499 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4246499----T:  4249104 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4249104----T:  4251709 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4251709----T:  4254314 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4254314----T:  4256919 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257074----T:  4259609 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4259610----T:  4262145 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4484296----T:  5082517 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(403.930450)
F:  4484912----T:  4487517 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4487517----T:  4490122 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4490122----T:  4492727 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492727----T:  4495332 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4495332----T:  4497937 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4497937----T:  4500542 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4500542----T:  4503147 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4503147----T:  4505752 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4505752----T:  4508357 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4508357----T:  4510962 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4510962----T:  4513567 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4513567----T:  4516172 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4516172----T:  4518777 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4518777----T:  4521382 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4521382----T:  4523987 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4523987----T:  4526592 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4526592----T:  4529197 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4529197----T:  4531802 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4531802----T:  4534407 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4534407----T:  4537012 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4537012----T:  4539617 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4539617----T:  4542222 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4542054----T:  4544659 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4542222----T:  4544827 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4544659----T:  4547264 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4544827----T:  4547432 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4547432----T:  4550037 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4550037----T:  4552642 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4552642----T:  4555247 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4555247----T:  4557852 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4557852----T:  4560457 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4560457----T:  4563062 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4563062----T:  4565667 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4565667----T:  4568272 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4568272----T:  4570877 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4570877----T:  4573482 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4573482----T:  4576087 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4576087----T:  4578692 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4578692----T:  4581297 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4581297----T:  4583902 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4583902----T:  4586507 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4586507----T:  4589112 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4589112----T:  4591717 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4591717----T:  4594322 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4594322----T:  4596927 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4596927----T:  4599532 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4599532----T:  4602137 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4602137----T:  4604742 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4604742----T:  4607347 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4607347----T:  4609952 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4609952----T:  4612557 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4612557----T:  4615162 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4615162----T:  4617767 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4617767----T:  4620372 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4620372----T:  4622977 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4622977----T:  4625582 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4625582----T:  4628187 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4628187----T:  4630792 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4630792----T:  4633397 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4633397----T:  4636002 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4636002----T:  4638607 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4638607----T:  4641212 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4641212----T:  4643817 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4643817----T:  4646422 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4646422----T:  4649027 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4649027----T:  4651632 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4651632----T:  4654237 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4654237----T:  4656842 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4656842----T:  4659447 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4659447----T:  4662052 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4662052----T:  4664657 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4664657----T:  4667262 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4667262----T:  4669867 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4669867----T:  4672472 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4672472----T:  4675077 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4675077----T:  4677682 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4677682----T:  4680287 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4680287----T:  4682892 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4682892----T:  4685497 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4685497----T:  4688102 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4688102----T:  4690707 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4690707----T:  4693312 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4693312----T:  4695917 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4695917----T:  4698522 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4698522----T:  4701127 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4701127----T:  4703732 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4703732----T:  4706337 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4706337----T:  4708942 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4708942----T:  4711547 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4711547----T:  4714152 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4714152----T:  4716757 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4716757----T:  4719362 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4719362----T:  4721967 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4721967----T:  4724572 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4724572----T:  4727177 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4727177----T:  4729782 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4729782----T:  4732387 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4732387----T:  4734992 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4734992----T:  4737597 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4737597----T:  4740202 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4740202----T:  4742807 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4742807----T:  4745412 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4745412----T:  4748017 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4748017----T:  4750622 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4750622----T:  4753227 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4753227----T:  4755832 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4755832----T:  4758437 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4758437----T:  4761042 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4761042----T:  4763647 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4763647----T:  4766252 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4766252----T:  4768857 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4768857----T:  4771462 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4771462----T:  4774067 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4774067----T:  4776672 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4776672----T:  4779277 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4779277----T:  4781882 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4781882----T:  4784487 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4784487----T:  4787092 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4787092----T:  4789697 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4789697----T:  4792302 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4792302----T:  4794907 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4794907----T:  4797512 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4797512----T:  4800117 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4800117----T:  4802722 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4802722----T:  4805327 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4805327----T:  4807932 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4807932----T:  4810537 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4810537----T:  4813142 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4813142----T:  4815747 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4815747----T:  4818352 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4818352----T:  4820957 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4820957----T:  4823562 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4823562----T:  4826167 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4826167----T:  4828772 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4828772----T:  4831377 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4831377----T:  4833982 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4833982----T:  4836587 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4836587----T:  4839192 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4839192----T:  4841797 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4841797----T:  4844402 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4844402----T:  4847007 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4847007----T:  4849612 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4849612----T:  4852217 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4852217----T:  4854822 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4854822----T:  4857427 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4857427----T:  4860032 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4860032----T:  4862637 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4862637----T:  4865242 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4865242----T:  4867847 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4867847----T:  4870452 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4870452----T:  4873057 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4873057----T:  4875662 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4875662----T:  4878267 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4878267----T:  4880872 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4880872----T:  4883477 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4883477----T:  4886082 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4886082----T:  4888687 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4888687----T:  4891292 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4891292----T:  4893897 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4893897----T:  4896502 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4896502----T:  4899107 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4899107----T:  4901712 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4901712----T:  4904317 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4904317----T:  4906922 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4906922----T:  4909527 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4909527----T:  4912132 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4912132----T:  4914737 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4914737----T:  4917342 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4917342----T:  4919947 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4919947----T:  4922552 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4922552----T:  4925157 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4925157----T:  4927762 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4927762----T:  4930367 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4930367----T:  4932972 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4932972----T:  4935577 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4935577----T:  4938182 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4938182----T:  4940787 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940787----T:  4943392 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4943392----T:  4945997 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4945997----T:  4948602 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4948602----T:  4951207 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4951207----T:  4953812 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4953812----T:  4956417 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4956417----T:  4959022 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4959022----T:  4961627 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4961627----T:  4964232 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4964232----T:  4966837 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4966837----T:  4969442 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4969442----T:  4972047 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4972047----T:  4974652 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4974652----T:  4977257 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4977257----T:  4979862 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4979862----T:  4982467 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4982467----T:  4985072 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4985072----T:  4987677 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4987677----T:  4990282 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4990282----T:  4992887 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992887----T:  4995492 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4995492----T:  4998097 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4998097----T:  5000702 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5000702----T:  5003307 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5003307----T:  5005912 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5005912----T:  5008517 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5008517----T:  5011122 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5011122----T:  5013727 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5013727----T:  5016332 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016332----T:  5018937 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5018937----T:  5021542 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5021542----T:  5024147 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5024147----T:  5026752 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5026752----T:  5029357 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5029357----T:  5031962 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5031962----T:  5034567 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5034567----T:  5037172 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5037172----T:  5039777 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039777----T:  5042382 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5040231----T:  5042836 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5042382----T:  5044987 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5042836----T:  5045441 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5044987----T:  5047592 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5047592----T:  5050197 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5048018----T:  5050623 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5050197----T:  5052802 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5050623----T:  5053228 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5052802----T:  5055407 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5055407----T:  5058012 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5058012----T:  5060617 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5060617----T:  5063222 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5063222----T:  5065827 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065827----T:  5068432 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5068432----T:  5071037 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5071037----T:  5073642 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5304667----T:  5323690 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(12.844700)
F:  5305298----T:  5307903 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5305298----T:  5307903 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5307903----T:  5310508 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310508----T:  5313113 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5313113----T:  5315718 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5315718----T:  5318323 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5318323----T:  5320928 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5320928----T:  5323533 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5323690----T:  5326225 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5326226----T:  5328761 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5550912----T:  5790740 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(161.936523)
F:  5552365----T:  5554970 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554970----T:  5557575 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5557575----T:  5560180 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5560180----T:  5562785 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562785----T:  5565390 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5565390----T:  5567995 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567995----T:  5570600 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5570600----T:  5573205 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5573205----T:  5575810 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575810----T:  5578415 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5578415----T:  5581020 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5581020----T:  5583625 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5583625----T:  5586230 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5586230----T:  5588835 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588835----T:  5591440 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5591440----T:  5594045 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5594045----T:  5596650 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596650----T:  5599255 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5599255----T:  5601860 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601860----T:  5604465 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5604465----T:  5607070 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5607070----T:  5609675 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609675----T:  5612280 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5612280----T:  5614885 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614885----T:  5617490 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5617490----T:  5620095 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5620095----T:  5622700 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622700----T:  5625305 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5625305----T:  5627910 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627910----T:  5630515 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5630515----T:  5633120 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5633120----T:  5635725 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635725----T:  5638330 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5638330----T:  5640935 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640935----T:  5643540 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5643540----T:  5646145 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5646145----T:  5648750 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648750----T:  5651355 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5651355----T:  5653960 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653960----T:  5656565 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5656565----T:  5659170 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5659170----T:  5661775 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661775----T:  5664380 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5664380----T:  5666985 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666985----T:  5669590 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5669590----T:  5672195 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5672195----T:  5674800 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5674800----T:  5677405 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5677405----T:  5680010 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5680010----T:  5682615 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5682615----T:  5685220 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5685220----T:  5687825 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5687825----T:  5690430 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5690430----T:  5693035 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5693035----T:  5695640 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5695640----T:  5698245 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5698245----T:  5700850 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5700850----T:  5703455 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5703455----T:  5706060 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5706060----T:  5708665 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5708665----T:  5711270 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5711270----T:  5713875 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5713875----T:  5716480 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5716480----T:  5719085 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5719085----T:  5721690 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5721690----T:  5724295 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724295----T:  5726900 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5724749----T:  5727354 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5726900----T:  5729505 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5727354----T:  5729959 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5729505----T:  5732110 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5729959----T:  5732564 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5732110----T:  5734715 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5732564----T:  5735169 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5734715----T:  5737320 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5735169----T:  5737774 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5737320----T:  5739925 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5737774----T:  5740379 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5739925----T:  5742530 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5740379----T:  5742984 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5742530----T:  5745135 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5742984----T:  5745589 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5745135----T:  5747740 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5745589----T:  5748194 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5747740----T:  5750345 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5748194----T:  5750799 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5750345----T:  5752950 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752950----T:  5755555 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5755555----T:  5758160 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5758160----T:  5760765 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5760765----T:  5763370 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5763370----T:  5765975 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5765975----T:  5768580 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5768580----T:  5771185 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5771185----T:  5773790 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5773790----T:  5776395 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5776395----T:  5779000 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5779000----T:  5781605 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5781605----T:  5784210 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5784210----T:  5786815 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6012890----T:  6042316 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(19.869007)
F:  6013516----T:  6016121 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6013516----T:  6016121 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6016121----T:  6018726 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6018726----T:  6021331 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6021331----T:  6023936 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6023936----T:  6026541 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6026541----T:  6029146 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6029146----T:  6031751 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6031751----T:  6034356 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6034356----T:  6036961 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6036961----T:  6039566 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6039566----T:  6042171 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6042316----T:  6044851 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6044852----T:  6047387 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6269538----T:  6338801 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(46.767723)
F:  6270079----T:  6272684 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6272684----T:  6275289 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6275289----T:  6277894 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6277894----T:  6280499 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280499----T:  6283104 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6283104----T:  6285709 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6285709----T:  6288314 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6288314----T:  6290919 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6290919----T:  6293524 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6293524----T:  6296129 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6296129----T:  6298734 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6298734----T:  6301339 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6301339----T:  6303944 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6303944----T:  6306549 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6306549----T:  6309154 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6309154----T:  6311759 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6311759----T:  6314364 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6314364----T:  6316969 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6316969----T:  6319574 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6319574----T:  6322179 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6322179----T:  6324784 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6324784----T:  6327389 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6327389----T:  6329994 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6329994----T:  6332599 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6332599----T:  6335204 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6335204----T:  6337809 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6560951----T:  6562053 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.744092)
F:  6562053----T:  6564588 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6564589----T:  6567124 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6789275----T:  6793168 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(2.628629)
F:  6790240----T:  6792845 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7015318----T:  7016295 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.659689)
F:  7016295----T:  7018830 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7018831----T:  7021436 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7018831----T:  7027071 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7029676----T:  7032281 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7029676----T:  7037916 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7040521----T:  7043126 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7040521----T:  7056216 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7058821----T:  7061426 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7058821----T:  7082024 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 2525111(cycle), 1705.004028(us)
Tot_kernel_exec_time_and_fault_time: 59240006(cycle), 40000.003906(us)
Tot_memcpy_h2d_time: 2479102(cycle), 1673.937866(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 2504452(cycle), 1691.054688(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 122435(cycle), 82.670494(us)
Tot_memcpy_d2h_sync_wb_time: 213583(cycle), 144.215393(us)
GPGPU-Sim: *** exit detected ***
