Timing Analyzer report for pipemania-fpga-game
Sat May 11 19:09:13 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK50'
 14. Slow 1200mV 85C Model Hold: 'CLK50'
 15. Slow 1200mV 85C Model Recovery: 'CLK50'
 16. Slow 1200mV 85C Model Removal: 'CLK50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLK50'
 25. Slow 1200mV 0C Model Hold: 'CLK50'
 26. Slow 1200mV 0C Model Recovery: 'CLK50'
 27. Slow 1200mV 0C Model Removal: 'CLK50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLK50'
 35. Fast 1200mV 0C Model Hold: 'CLK50'
 36. Fast 1200mV 0C Model Recovery: 'CLK50'
 37. Fast 1200mV 0C Model Removal: 'CLK50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pipemania-fpga-game                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.0%      ;
;     Processor 3            ;   6.7%      ;
;     Processor 4            ;   5.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; SDC File List                                                        ;
+----------------------------------+--------+--------------------------+
; SDC File Path                    ; Status ; Read at                  ;
+----------------------------------+--------+--------------------------+
; ../source/timing_constraints.sdc ; OK     ; Sat May 11 19:09:11 2019 ;
+----------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK50      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 62.3 MHz ; 62.3 MHz        ; CLK50      ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK50 ; 3.948 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK50 ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; CLK50 ; 6.409 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK50 ; 1.102 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK50 ; 9.656 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.948  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.467     ; 15.606     ;
; 5.645  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.483     ; 13.893     ;
; 6.196  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.462     ; 13.363     ;
; 6.585  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.475     ; 12.961     ;
; 6.959  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.469     ; 12.593     ;
; 7.342  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.475     ; 12.204     ;
; 8.074  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.127     ; 1.820      ;
; 8.074  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.127     ; 1.820      ;
; 8.074  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.127     ; 1.820      ;
; 8.095  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[2]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 11.851     ;
; 8.230  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.127     ; 1.664      ;
; 8.399  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[3]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 11.547     ;
; 8.711  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.093     ; 11.264     ;
; 8.769  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.084     ; 11.215     ;
; 9.026  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[0]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 10.926     ;
; 9.262  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 10.734     ;
; 9.320  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 10.685     ;
; 9.610  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[1]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 10.342     ;
; 9.651  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 10.332     ;
; 9.709  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 10.283     ;
; 9.748  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.474     ; 9.799      ;
; 9.748  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.474     ; 9.799      ;
; 9.748  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.474     ; 9.799      ;
; 9.748  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.474     ; 9.799      ;
; 9.748  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.474     ; 9.799      ;
; 9.748  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.474     ; 9.799      ;
; 9.999  ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 9.965      ;
; 10.006 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 9.932      ;
; 10.047 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a19                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.556      ;
; 10.217 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a9                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.386      ;
; 10.332 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.475     ; 9.214      ;
; 10.340 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.054     ; 9.627      ;
; 10.357 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 9.581      ;
; 10.399 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.453     ; 9.169      ;
; 10.399 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.453     ; 9.169      ;
; 10.399 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.453     ; 9.169      ;
; 10.399 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.453     ; 9.169      ;
; 10.399 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.453     ; 9.169      ;
; 10.399 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.453     ; 9.169      ;
; 10.420 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 9.563      ;
; 10.445 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 9.519      ;
; 10.462 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a18                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.141      ;
; 10.478 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 9.514      ;
; 10.493 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 9.471      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.581 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.507     ; 8.933      ;
; 10.650 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a17                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 8.953      ;
; 10.652 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a16                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 8.951      ;
; 10.678 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.054     ; 9.289      ;
; 10.781 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.054     ; 9.186      ;
; 10.803 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[3]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.343      ; 9.608      ;
; 10.832 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a7                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 8.771      ;
; 10.857 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.500     ; 8.664      ;
; 10.857 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.500     ; 8.664      ;
; 10.857 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.500     ; 8.664      ;
; 10.857 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.500     ; 8.664      ;
; 10.861 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.054     ; 9.106      ;
; 10.867 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[4]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.343      ; 9.544      ;
; 10.877 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.502     ; 8.642      ;
; 10.877 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.502     ; 8.642      ;
; 10.877 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.502     ; 8.642      ;
; 10.877 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.502     ; 8.642      ;
; 10.877 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.502     ; 8.642      ;
; 10.877 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.502     ; 8.642      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.894 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.488     ; 8.639      ;
; 10.902 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[0]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.343      ; 9.509      ;
; 10.922 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 9.016      ;
; 10.963 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 8.975      ;
; 10.982 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[5]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.343      ; 9.429      ;
; 11.007 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[3]                                                                                              ; CLK50        ; CLK50       ; 20.000       ; -0.461     ; 8.553      ;
; 11.020 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 8.952      ;
; 11.056 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 8.882      ;
; 11.063 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[7]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.343      ; 9.348      ;
; 11.066 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.454     ; 8.501      ;
; 11.069 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 8.869      ;
; 11.071 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 8.893      ;
; 11.104 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a7                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.410     ; 8.507      ;
; 11.123 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a8                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.410     ; 8.488      ;
; 11.179 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[2]                                                                                              ; CLK50        ; CLK50       ; 20.000       ; -0.461     ; 8.381      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK50'                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                          ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level1                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level4                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level3                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level2                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                    ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                  ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                   ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                       ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[1]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.473      ; 1.182      ;
; 0.460 ; VGA_SYNC:vga_sync_i|position_x[5]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.483      ; 1.197      ;
; 0.464 ; VGA_SYNC:vga_sync_i|pixel_tick                                                             ; VGA_SYNC:vga_sync_i|pixel_tick                                                                                                          ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2     ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.476 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|dffe3a[0]                         ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~portb_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.474      ; 1.204      ;
; 0.479 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.473      ; 1.206      ;
; 0.480 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.473      ; 1.207      ;
; 0.489 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[2]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.473      ; 1.216      ;
; 0.489 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[3]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.473      ; 1.216      ;
; 0.492 ; VGA_SYNC:vga_sync_i|position_x[8]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.483      ; 1.229      ;
; 0.492 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[0]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.478      ; 1.232      ;
; 0.501 ; sig_vsync2                                                                                 ; sig_vsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sig_hsync2                                                                                 ; sig_hsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.473      ; 1.228      ;
; 0.501 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[4]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[4]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[0]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; RESET_SYNC:reset_sync_i|meta_reg                                                           ; RESET_SYNC:reset_sync_i|reset_reg                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[6]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sig_vsync3                                                                                 ; sig_vsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sig_hsync3                                                                                 ; sig_hsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[0]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[0]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[3]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[3]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; PS2:ps2_i|sig_key_d                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[3]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[2]                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; WTR_CTRL:wtr_ctrl_i|present_state.m16                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                              ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                     ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; PS2:ps2_i|sig_key_a                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised3|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; CELL_CTRL:cell_ctrl_i|addr_x[2]                                                            ; CELL_CTRL:cell_ctrl_i|addr_x2[2]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                 ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; CELL_CTRL:cell_ctrl_i|addr_x[0]                                                            ; CELL_CTRL:cell_ctrl_i|addr_x2[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[1]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[1]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[2]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; PS2:ps2_i|sig_key_a                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised3|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[6]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[2]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[3]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[3]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[3]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[6]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[5]                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.804      ;
; 0.513 ; PS2:ps2_i|sig_key_d                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 0.806      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK50'                                                                                                                                                                        ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.409  ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2      ; CLK50        ; CLK50       ; 10.000       ; -0.023     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.595      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.595      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.595      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.595      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.595      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.595      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[8]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[0]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[1]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[2]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[3]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[4]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[5]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[6]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[7]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[10]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[9]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[11]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 3.600      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|next_part_of_water                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                         ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.582      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.582      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.582      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.wait_on_key                                            ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.582      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                                 ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.587      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.587      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.587      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                           ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.582      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.587      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.587      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.587      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.587      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.587      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[2] ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[3] ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[0] ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT    ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                            ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 3.589      ;
; 16.364 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.data_check                                             ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.582      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.568      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.568      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.568      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.088     ; 3.568      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 3.580      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 3.564      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[1]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 3.564      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[0]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 3.564      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[2]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 3.564      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[3]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 3.564      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[4]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 3.564      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[5]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 3.564      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[6]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.092     ; 3.564      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.581      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.093     ; 3.563      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.093     ; 3.563      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.093     ; 3.563      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.093     ; 3.563      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|VSYNC                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 3.573      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|HSYNC                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.083     ; 3.573      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[9]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.571      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[5]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.571      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[8]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.571      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[7]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.571      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[6]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.571      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[4]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.571      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[3]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.571      ;
; 16.365 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[2]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.571      ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK50'                                                                                                                                                                                   ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.102 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|reset_reg                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|meta_reg                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 1.395      ;
; 3.043 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.336      ;
; 3.043 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.336      ;
; 3.043 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.336      ;
; 3.043 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_valid                                                      ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.336      ;
; 3.043 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[3]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.336      ;
; 3.043 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[2]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.336      ;
; 3.043 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[1]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.336      ;
; 3.043 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[0]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.336      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 3.328      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 3.328      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 3.328      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 3.328      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 3.328      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 3.328      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[0]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[3]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[9]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[2]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[8]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[7]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[6]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[5]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[4]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[1]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                            ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.044 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.081      ; 3.337      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 3.325      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level1                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level4                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level3                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level2                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.047 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.333      ;
; 3.054 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.361      ;
; 3.054 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.361      ;
; 3.054 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.361      ;
; 3.054 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.361      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[8]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[0]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[4]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[5]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[6]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[7]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[10]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[9]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[11]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|next_part_of_water                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                                 ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[2] ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[3] ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[0] ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.055 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT    ; CLK50        ; CLK50       ; 0.000        ; 0.095      ; 3.362      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.059 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.106      ; 3.377      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.374      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.374      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.374      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.374      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.374      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.101      ; 3.374      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.359      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.359      ;
; 3.061 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.086      ; 3.359      ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 67.99 MHz ; 67.99 MHz       ; CLK50      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK50 ; 5.293 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK50 ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK50 ; 6.677 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK50 ; 1.007 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK50 ; 9.667 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.293  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.413     ; 14.316     ;
; 6.542  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.430     ; 13.050     ;
; 7.032  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.412     ; 12.578     ;
; 7.416  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.423     ; 12.183     ;
; 7.933  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.415     ; 11.674     ;
; 8.139  ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.422     ; 11.461     ;
; 8.209  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.093     ; 1.720      ;
; 8.209  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.093     ; 1.720      ;
; 8.209  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.093     ; 1.720      ;
; 8.353  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.093     ; 1.576      ;
; 9.094  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[2]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 10.859     ;
; 9.365  ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[3]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.069     ; 10.588     ;
; 9.391  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.081     ; 10.587     ;
; 9.447  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 10.537     ;
; 9.881  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 10.115     ;
; 9.937  ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.057     ; 10.065     ;
; 10.015 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[0]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 9.944      ;
; 10.265 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.074     ; 9.720      ;
; 10.321 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.068     ; 9.670      ;
; 10.372 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.232      ;
; 10.372 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.232      ;
; 10.372 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.232      ;
; 10.372 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.232      ;
; 10.372 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.232      ;
; 10.372 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.418     ; 9.232      ;
; 10.417 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[1]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 9.542      ;
; 10.507 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 9.437      ;
; 10.692 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a19                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.375     ; 8.955      ;
; 10.748 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a9                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.375     ; 8.899      ;
; 10.762 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.052     ; 9.208      ;
; 10.827 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.078     ; 9.117      ;
; 10.960 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.400     ; 8.662      ;
; 10.960 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.400     ; 8.662      ;
; 10.960 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.400     ; 8.662      ;
; 10.960 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.400     ; 8.662      ;
; 10.960 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.400     ; 8.662      ;
; 10.960 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.400     ; 8.662      ;
; 11.005 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.073     ; 8.981      ;
; 11.008 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.048     ; 8.966      ;
; 11.014 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.421     ; 8.587      ;
; 11.031 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a18                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.375     ; 8.616      ;
; 11.061 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.067     ; 8.931      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.182 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.450     ; 8.390      ;
; 11.192 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.052     ; 8.778      ;
; 11.256 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a16                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.375     ; 8.391      ;
; 11.279 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.052     ; 8.691      ;
; 11.287 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a17                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.375     ; 8.360      ;
; 11.312 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[3]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.304      ; 9.051      ;
; 11.372 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a7                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.375     ; 8.275      ;
; 11.411 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[4]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.304      ; 8.952      ;
; 11.442 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[0]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.304      ; 8.921      ;
; 11.446 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.048     ; 8.528      ;
; 11.453 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.048     ; 8.521      ;
; 11.457 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.442     ; 8.123      ;
; 11.457 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.442     ; 8.123      ;
; 11.457 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.442     ; 8.123      ;
; 11.457 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.442     ; 8.123      ;
; 11.469 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 8.107      ;
; 11.469 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 8.107      ;
; 11.469 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 8.107      ;
; 11.469 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 8.107      ;
; 11.469 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 8.107      ;
; 11.469 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.446     ; 8.107      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.481 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 8.109      ;
; 11.519 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[5]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.304      ; 8.844      ;
; 11.538 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[7]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.304      ; 8.825      ;
; 11.558 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.048     ; 8.416      ;
; 11.624 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 8.322      ;
; 11.655 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 8.291      ;
; 11.667 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[3]                                                                                              ; CLK50        ; CLK50       ; 20.000       ; -0.408     ; 7.947      ;
; 11.676 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.076     ; 8.270      ;
; 11.708 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a8                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.366     ; 7.948      ;
; 11.711 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.052     ; 8.259      ;
; 11.720 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a8                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.375     ; 7.927      ;
; 11.728 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.056     ; 8.238      ;
; 11.747 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.403     ; 7.872      ;
; 11.750 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a7                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.366     ; 7.906      ;
; 11.770 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.432     ; 7.820      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK50'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level1                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.level4                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level3                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.level2                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                    ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                          ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                  ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                   ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                       ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; VGA_SYNC:vga_sync_i|pixel_tick                                                             ; VGA_SYNC:vga_sync_i|pixel_tick                                                                                                          ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2     ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.070      ; 0.684      ;
; 0.428 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[1]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.420      ; 1.078      ;
; 0.433 ; VGA_SYNC:vga_sync_i|position_x[5]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.428      ; 1.091      ;
; 0.449 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|dffe3a[0]                         ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~portb_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.417      ; 1.096      ;
; 0.452 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.417      ; 1.099      ;
; 0.452 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.417      ; 1.099      ;
; 0.456 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.724      ;
; 0.458 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[2]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.420      ; 1.108      ;
; 0.461 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[3]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.420      ; 1.111      ;
; 0.466 ; VGA_SYNC:vga_sync_i|position_x[8]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.428      ; 1.124      ;
; 0.468 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.420      ; 1.118      ;
; 0.468 ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                              ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                     ; WTR_CTRL:wtr_ctrl_i|WTR_CLK:wtr_clk_unit|counter_p[25]                                                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sig_vsync2                                                                                 ; sig_vsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sig_hsync2                                                                                 ; sig_hsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[4]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[4]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                 ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[0]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; RESET_SYNC:reset_sync_i|meta_reg                                                           ; RESET_SYNC:reset_sync_i|reset_reg                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sig_vsync3                                                                                 ; sig_vsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sig_hsync3                                                                                 ; sig_hsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[0]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.423      ; 1.124      ;
; 0.472 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[6]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[0]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[3]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[3]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[0]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.740      ;
; 0.474 ; PS2:ps2_i|sig_key_d                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.742      ;
; 0.475 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[3]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[2]                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[3]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[3]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; PS2:ps2_i|sig_key_a                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised3|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; CELL_CTRL:cell_ctrl_i|addr_x[2]                                                            ; CELL_CTRL:cell_ctrl_i|addr_x2[2]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; WTR_CTRL:wtr_ctrl_i|present_state.m16                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; PS2:ps2_i|sig_key_a                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised3|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; CELL_CTRL:cell_ctrl_i|addr_x[0]                                                            ; CELL_CTRL:cell_ctrl_i|addr_x2[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[1]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[1]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[2]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[6]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[6]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[5]                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[3]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[3]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 0.747      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK50'                                                                                                                                                                         ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.677  ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2      ; CLK50        ; CLK50       ; 10.000       ; -0.042     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.058     ; 3.307      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.058     ; 3.307      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.058     ; 3.307      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.058     ; 3.307      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.058     ; 3.307      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.058     ; 3.307      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.082     ; 3.283      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.082     ; 3.283      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.082     ; 3.283      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.082     ; 3.283      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                                 ; CLK50        ; CLK50       ; 20.000       ; -0.072     ; 3.293      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[8]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[0]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[1]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[2]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[3]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[4]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[5]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[6]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[7]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[10]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[9]                                                ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[11]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                               ; CLK50        ; CLK50       ; 20.000       ; -0.053     ; 3.312      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|next_part_of_water                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                         ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                                 ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.071     ; 3.294      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.299      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.299      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.299      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[0]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.299      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[1]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.299      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[2]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.299      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.299      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.066     ; 3.299      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]    ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]    ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[2] ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[3] ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]    ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[0] ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT    ; CLK50        ; CLK50       ; 20.000       ; -0.063     ; 3.302      ;
; 16.657 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                            ; CLK50        ; CLK50       ; 20.000       ; -0.062     ; 3.303      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.279      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[1]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.279      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[0]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.279      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[2]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.279      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[3]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.279      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[4]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.279      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[5]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.279      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[6]                                                  ; CLK50        ; CLK50       ; 20.000       ; -0.085     ; 3.279      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.294      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.294      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                               ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.294      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.wait_on_key                                            ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.294      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.086     ; 3.278      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.086     ; 3.278      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.086     ; 3.278      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                      ; CLK50        ; CLK50       ; 20.000       ; -0.086     ; 3.278      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                           ; CLK50        ; CLK50       ; 20.000       ; -0.070     ; 3.294      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|VSYNC                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.289      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|HSYNC                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.075     ; 3.289      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[9]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.285      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[5]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.285      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[8]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.285      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[7]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.285      ;
; 16.658 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[6]                                                           ; CLK50        ; CLK50       ; 20.000       ; -0.079     ; 3.285      ;
+--------+-----------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK50'                                                                                                                                                                                    ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.007 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|reset_reg                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|meta_reg                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.073      ; 1.275      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[0]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[3]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[9]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[2]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[8]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[7]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[6]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[5]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[4]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[1]                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                            ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.733 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                           ; CLK50        ; CLK50       ; 0.000        ; 0.069      ; 2.997      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.055      ; 2.984      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.060      ; 2.989      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.060      ; 2.989      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.060      ; 2.989      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.060      ; 2.989      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.060      ; 2.989      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.060      ; 2.989      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level1                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level4                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level3                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level2                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                     ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.064      ; 2.993      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 2.996      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 2.996      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 2.996      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[3]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 2.996      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[2]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 2.996      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[1]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 2.996      ;
; 2.734 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[0]                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 2.996      ;
; 2.735 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_valid                                                      ; CLK50        ; CLK50       ; 0.000        ; 0.067      ; 2.997      ;
; 2.740 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2                                 ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.019      ;
; 2.740 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[2] ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.019      ;
; 2.740 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[1] ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.019      ;
; 2.740 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[3] ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.019      ;
; 2.740 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|RANDOM_OUT[0] ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.019      ;
; 2.740 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|ENABLE_OUT    ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.019      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[8]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[0]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[4]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[5]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[6]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[7]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[10]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[9]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[11]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|next_part_of_water                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.084      ; 3.020      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]    ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.019      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]    ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.019      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]    ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.019      ;
; 2.741 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]    ; CLK50        ; CLK50       ; 0.000        ; 0.083      ; 3.019      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.743 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                               ; CLK50        ; CLK50       ; 0.000        ; 0.094      ; 3.032      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
; 2.744 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.074      ; 3.013      ;
+-------+----------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK50 ; 8.806 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK50 ; 0.150 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK50 ; 8.714 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK50 ; 0.481 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK50 ; 9.372 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK50'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.806  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.435     ; 0.766      ;
; 8.806  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.435     ; 0.766      ;
; 8.806  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.435     ; 0.766      ;
; 8.859  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                       ; CLK50        ; CLK50       ; 10.000       ; -0.435     ; 0.713      ;
; 13.294 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.218     ; 6.495      ;
; 13.835 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.227     ; 5.945      ;
; 14.119 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.218     ; 5.670      ;
; 14.271 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.224     ; 5.512      ;
; 14.467 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.219     ; 5.321      ;
; 14.647 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.225     ; 5.135      ;
; 14.851 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[2]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.034     ; 5.122      ;
; 14.993 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[3]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.034     ; 4.980      ;
; 15.137 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.051     ; 4.841      ;
; 15.176 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.047     ; 4.806      ;
; 15.264 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[0]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.028     ; 4.715      ;
; 15.421 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.042     ; 4.566      ;
; 15.460 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.038     ; 4.531      ;
; 15.506 ; CELL_GENERATOR:cell_generator_i|sig_typ_roury2[1]                                                                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.028     ; 4.473      ;
; 15.521 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 4.445      ;
; 15.564 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[3]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.158      ; 4.623      ;
; 15.573 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.048     ; 4.408      ;
; 15.580 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[4]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.158      ; 4.607      ;
; 15.612 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a3~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 4.373      ;
; 15.620 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[0]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.158      ; 4.567      ;
; 15.664 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[5]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.158      ; 4.523      ;
; 15.677 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a19                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.202     ; 4.128      ;
; 15.686 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.218     ; 4.103      ;
; 15.686 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.218     ; 4.103      ;
; 15.686 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.218     ; 4.103      ;
; 15.686 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.218     ; 4.103      ;
; 15.686 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.218     ; 4.103      ;
; 15.686 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.218     ; 4.103      ;
; 15.698 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 4.268      ;
; 15.736 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.024     ; 4.247      ;
; 15.756 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[7]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.158      ; 4.431      ;
; 15.758 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a18                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.202     ; 4.047      ;
; 15.791 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a9                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.202     ; 4.014      ;
; 15.796 ; KURZOR_CTRL:kurzor_ctrl_i|gen_addr[6]                                                                                                   ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; CLK50        ; CLK50       ; 20.000       ; 0.158      ; 4.391      ;
; 15.804 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.018     ; 4.185      ;
; 15.844 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a16                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.202     ; 3.961      ;
; 15.844 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.024     ; 4.139      ;
; 15.897 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.018     ; 4.092      ;
; 15.912 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.024     ; 4.071      ;
; 15.917 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a7                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.195     ; 3.895      ;
; 15.939 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.220     ; 3.848      ;
; 15.942 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.018     ; 4.047      ;
; 15.962 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 4.006      ;
; 15.972 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a17                                      ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.202     ; 3.833      ;
; 15.977 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a0~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 4.003      ;
; 16.016 ; BRAM_SYNC_TDP:bram_i|altsyncram:ram_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a4~portb_address_reg0                                ; CELL_GENERATOR:cell_generator_i|BRAM_ROM_CELL:rom_cell_i|altsyncram:Mux31_rtl_0|altsyncram_qa01:auto_generated|ram_block1a9~porta_address_reg0 ; CLK50        ; CLK50       ; 20.000       ; -0.045     ; 3.968      ;
; 16.024 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a5                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.195     ; 3.788      ;
; 16.027 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 3.941      ;
; 16.034 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.209     ; 3.764      ;
; 16.034 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.209     ; 3.764      ;
; 16.034 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.209     ; 3.764      ;
; 16.034 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.209     ; 3.764      ;
; 16.034 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.209     ; 3.764      ;
; 16.034 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.209     ; 3.764      ;
; 16.039 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.016     ; 3.952      ;
; 16.042 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a7                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.202     ; 3.763      ;
; 16.051 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a8                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.195     ; 3.761      ;
; 16.070 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.024     ; 3.913      ;
; 16.072 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.025     ; 3.910      ;
; 16.087 ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 3.881      ;
; 16.096 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a8                                       ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.202     ; 3.709      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.241     ; 3.656      ;
; 16.110 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.018     ; 3.879      ;
; 16.117 ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 3.851      ;
; 16.118 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a1                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.195     ; 3.694      ;
; 16.148 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a9                                       ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.195     ; 3.664      ;
; 16.154 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a18                                      ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.195     ; 3.658      ;
; 16.156 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[5]                                                                                  ; CELL_GENERATOR:cell_generator_i|rom_bit_reg                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.025     ; 3.826      ;
; 16.165 ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.027     ; 3.815      ;
; 16.179 ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.027     ; 3.801      ;
; 16.199 ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                                                                                             ; CELL_GENERATOR:cell_generator_i|water_is_reg                                                                                                   ; CLK50        ; CLK50       ; 20.000       ; -0.016     ; 3.792      ;
; 16.228 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.233     ; 3.546      ;
; 16.228 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.233     ; 3.546      ;
; 16.228 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.233     ; 3.546      ;
; 16.228 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.233     ; 3.546      ;
; 16.232 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.238     ; 3.537      ;
; 16.232 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.238     ; 3.537      ;
; 16.232 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.238     ; 3.537      ;
; 16.232 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.238     ; 3.537      ;
; 16.232 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.238     ; 3.537      ;
; 16.232 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.238     ; 3.537      ;
; 16.235 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.230     ; 3.542      ;
; 16.235 ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a0~porta_address_reg0 ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                                                                                    ; CLK50        ; CLK50       ; 20.000       ; -0.230     ; 3.542      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK50'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[1]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.221      ; 0.475      ;
; 0.153 ; VGA_SYNC:vga_sync_i|position_x[5]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.224      ; 0.481      ;
; 0.158 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|dffe3a[0]                         ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~portb_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.220      ; 0.482      ;
; 0.162 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[2]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[3]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.218      ; 0.486      ;
; 0.165 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_address_reg0                    ; CLK50        ; CLK50       ; 0.000        ; 0.218      ; 0.487      ;
; 0.167 ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.221      ; 0.492      ;
; 0.178 ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[0]                                                       ; CELL_CTRL:cell_ctrl_i|BRAM_ROM_SCREEN:rom_screen_i|altsyncram:Mux8_rtl_0|altsyncram_ic01:auto_generated|ram_block1a2~porta_address_reg0 ; CLK50        ; CLK50       ; 0.000        ; 0.223      ; 0.505      ;
; 0.178 ; VGA_SYNC:vga_sync_i|position_x[8]                                                          ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|altsyncram_pk31:altsyncram4|ram_block5a0~porta_datain_reg0                     ; CLK50        ; CLK50       ; 0.000        ; 0.224      ; 0.506      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[1]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_x[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m9                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m1                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m19                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[0]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[1]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[2]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[4]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                ; WTR_CTRL:wtr_ctrl_i|tmp1[3]                                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[7]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[6]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[5]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[4]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[3]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[2]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                            ; WTR_CTRL:wtr_ctrl_i|now_addr[0]                                                                                                         ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[8]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[7]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[6]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[3]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                          ; WTR_CTRL:wtr_ctrl_i|s_cell_out[2]                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                              ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                          ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_x[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                           ; WTR_CTRL:wtr_ctrl_i|bit_check[1]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                               ; WTR_CTRL:wtr_ctrl_i|adr_y[0]                                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level1                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.level4                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level3                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.level2                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                    ; GAME_CTRL:game_ctrl_i|present_st.win_sc                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m0                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                      ; KURZOR_CTRL:kurzor_ctrl_i|kurzor_y[0]                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[2]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[3]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[1]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                 ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                  ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                                                                                               ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                   ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                                                                                                ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                       ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_ps2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2     ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2                                                  ; CLK50        ; CLK50       ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; sig_vsync2                                                                                 ; sig_vsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; VGA_SYNC:vga_sync_i|pixel_tick                                                             ; VGA_SYNC:vga_sync_i|pixel_tick                                                                                                          ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sig_vsync3                                                                                 ; sig_vsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sig_hsync2                                                                                 ; sig_hsync3                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CELL_CTRL:cell_ctrl_i|obj_addr_x[4]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_x2[4]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; altshift_taps:pix_x1_rtl_0|shift_taps_76m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]   ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|counter[0]                                                ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sig_hsync3                                                                                 ; sig_hsync4                                                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[0]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[0]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; CELL_CTRL:cell_ctrl_i|obj_addr_y[3]                                                        ; CELL_CTRL:cell_ctrl_i|obj_addr_y2[3]                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[0]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[0]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[0]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[3]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[2]                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; RESET_SYNC:reset_sync_i|meta_reg                                                           ; RESET_SYNC:reset_sync_i|reset_reg                                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code[6]                                                    ; PS2:ps2_i|KB_CODE:kb_code_1|ps2_code_last[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; PS2:ps2_i|sig_key_d                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; WTR_CTRL:wtr_ctrl_i|present_state.m16                                                      ; WTR_CTRL:wtr_ctrl_i|present_state.m2                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; PS2:ps2_i|sig_key_a                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised3|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; CELL_CTRL:cell_ctrl_i|addr_x[2]                                                            ; CELL_CTRL:cell_ctrl_i|addr_x2[2]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[6]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[6]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[1]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; CELL_CTRL:cell_ctrl_i|addr_x[0]                                                            ; CELL_CTRL:cell_ctrl_i|addr_x2[0]                                                                                                        ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[6]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[5]                                                                                             ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]                                          ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]                                                                                       ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[1]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[2]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; WTR_CTRL:wtr_ctrl_i|present_state.m2                                                       ; WTR_CTRL:wtr_ctrl_i|present_state.m6                                                                                                    ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; PS2:ps2_i|sig_key_a                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised3|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|a                                                                                                 ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data[3]                                                ; PS2:ps2_i|PS2_RX:ps2_rx_1|sig_ps2rx_data2[3]                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; GAME_CTRL:game_ctrl_i|present_st.level3                                                    ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; PS2:ps2_i|sig_key_space                                                                    ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised5|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[2]                                              ; DEBOUNCER:ASYNC_RST_debouncer_i|data_shreg[3]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; GAME_CTRL:game_ctrl_i|present_st.level1                                                    ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; PS2:ps2_i|sig_key_d                                                                        ; PS2:ps2_i|RISING_EDGE_DETECTOR:rised4|VYSTUP                                                                                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                                                   ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                                                                                              ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                              ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                                                                           ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; WTR_CTRL:wtr_ctrl_i|knlg                                                                   ; WTR_CTRL:wtr_ctrl_i|present_state.m17                                                                                                   ; CLK50        ; CLK50       ; 0.000        ; 0.037      ; 0.325      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK50'                                                                                                                                                                    ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.714  ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|RANDOM_GENERATOR:random_generator_i|divider2 ; CLK50        ; CLK50       ; 10.000       ; 0.365      ; 1.658      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.317 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]                                          ; CLK50        ; CLK50       ; 20.000       ; -0.026     ; 1.664      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.029     ; 1.660      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.029     ; 1.660      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.029     ; 1.660      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.029     ; 1.660      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.029     ; 1.660      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.029     ; 1.660      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[0]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[1]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[2]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_l[3]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                                            ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[7]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.640      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[1]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.640      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[0]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.640      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[2]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.640      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[3]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.640      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[4]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.640      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[5]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.640      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; GAME_CTRL:game_ctrl_i|water_in_progress[6]                                             ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.640      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data                                    ; CLK50        ; CLK50       ; 20.000       ; -0.032     ; 1.657      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen                                          ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 1.650      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen                                          ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 1.650      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen                                          ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 1.650      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.wait_on_key                                       ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 1.650      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[0]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[0]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[0]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[0]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[1]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[1]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[1]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[1]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[2]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.040     ; 1.649      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[2]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 1.656      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[2]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 1.656      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[2]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 1.656      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory                                      ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 1.650      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|VSYNC                                                              ; CLK50        ; CLK50       ; 20.000       ; -0.038     ; 1.651      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|HSYNC                                                              ; CLK50        ; CLK50       ; 20.000       ; -0.038     ; 1.651      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[9]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[5]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[8]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[7]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[6]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[4]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[3]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[2]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[1]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|position_x[0]                                                      ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; VGA_SYNC:vga_sync_i|pixel_tick                                                         ; CLK50        ; CLK50       ; 20.000       ; -0.041     ; 1.648      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[0]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 1.656      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[1]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 1.656      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[2]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 1.656      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[4]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 1.656      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp0_sig[5]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.033     ; 1.656      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_1                            ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[11]                     ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[1]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[6]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[0]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[2]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[3]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[4]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[5]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[8]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[7]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[10]                     ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_five[9]                      ; CLK50        ; CLK50       ; 20.000       ; -0.044     ; 1.645      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.pipe_insert                                       ; CLK50        ; CLK50       ; 20.000       ; -0.032     ; 1.657      ;
; 18.318 ; RESET_SYNC:reset_sync_i|reset_reg ; KURZOR_CTRL:kurzor_ctrl_i|present_st.data_check                                        ; CLK50        ; CLK50       ; 20.000       ; -0.039     ; 1.650      ;
; 18.319 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[4]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.639      ;
; 18.319 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[4]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.639      ;
; 18.319 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[4]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.639      ;
; 18.319 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[4]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.639      ;
; 18.319 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[5]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.639      ;
; 18.319 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[5]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.639      ;
; 18.319 ; RESET_SYNC:reset_sync_i|reset_reg ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[5]                                 ; CLK50        ; CLK50       ; 20.000       ; -0.049     ; 1.639      ;
+--------+-----------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK50'                                                                                                                                                    ;
+-------+----------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.481 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|reset_reg                           ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; DEBOUNCER:ASYNC_RST_debouncer_i|data_deb_reg ; RESET_SYNC:reset_sync_i|meta_reg                            ; CLK50        ; CLK50       ; 0.000        ; 0.036      ; 0.601      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[0]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[1]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[2]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[3]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[9]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[8]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[7]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[6]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[5]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[4]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[3]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[2]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[1]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_b[0]                 ; CLK50        ; CLK50       ; 0.000        ; 0.021      ; 1.455      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[0]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[3]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[9]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[2]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[8]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[7]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[6]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[5]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[4]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; VGA_SYNC:vga_sync_i|position_y[1]                           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.idle                   ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.dps                    ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|present_st.load                   ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|parity_valid                      ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[3]                  ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[2]                  ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[1]                  ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|PS2_RX:ps2_rx_1|ps2_bit_count[0]                  ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.466      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_deb_reg            ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[3]           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[2]           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[1]           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.350 ; RESET_SYNC:reset_sync_i|reset_reg            ; PS2:ps2_i|DEBOUNCER:ps2_debouncer_i|data_shreg[0]           ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.467      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[4]                 ; CLK50        ; CLK50       ; 0.000        ; 0.023      ; 1.458      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[5]                 ; CLK50        ; CLK50       ; 0.000        ; 0.023      ; 1.458      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[6]                 ; CLK50        ; CLK50       ; 0.000        ; 0.023      ; 1.458      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[7]                 ; CLK50        ; CLK50       ; 0.000        ; 0.023      ; 1.458      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[8]                 ; CLK50        ; CLK50       ; 0.000        ; 0.023      ; 1.458      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_l[9]                 ; CLK50        ; CLK50       ; 0.000        ; 0.023      ; 1.458      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level1                     ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level4                     ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level3                     ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level2                     ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.win_sc                     ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level4_sc                  ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level3_sc                  ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level2_sc                  ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.lose_sc                    ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.351 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|present_st.level1_sc                  ; CLK50        ; CLK50       ; 0.000        ; 0.028      ; 1.463      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[4]                 ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.484      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[5]                 ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.484      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[6]                 ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.484      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[7]                 ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.484      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[8]                 ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.484      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_y_t[9]                 ; CLK50        ; CLK50       ; 0.000        ; 0.044      ; 1.484      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[9]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[8]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[7]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[6]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[5]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[4]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[3]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[2]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[1]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; CELL_GENERATOR:cell_generator_i|cell_x_r[0]                 ; CLK50        ; CLK50       ; 0.000        ; 0.032      ; 1.472      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[12]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[14]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[13]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[15]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[20]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[16]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[17]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[18]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[19]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[23]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[21]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[22]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; GAME_CTRL:game_ctrl_i|water_speed_counter[24]               ; CLK50        ; CLK50       ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.read_cell_data         ; CLK50        ; CLK50       ; 0.000        ; 0.041      ; 1.481      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl4_gen               ; CLK50        ; CLK50       ; 0.000        ; 0.034      ; 1.474      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl3_gen               ; CLK50        ; CLK50       ; 0.000        ; 0.034      ; 1.474      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.lvl2_gen               ; CLK50        ; CLK50       ; 0.000        ; 0.034      ; 1.474      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.wait_on_key            ; CLK50        ; CLK50       ; 0.000        ; 0.034      ; 1.474      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|generate_random_2 ; CLK50        ; CLK50       ; 0.000        ; 0.043      ; 1.483      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[0]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[0]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[0]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[0]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[1]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp3_sig[1]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp2_sig[1]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp1_sig[1]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; RANDOM_DECODER_FIFO:random_decoder_fifo_i|komp4_sig[2]      ; CLK50        ; CLK50       ; 0.000        ; 0.033      ; 1.473      ;
; 1.356 ; RESET_SYNC:reset_sync_i|reset_reg            ; KURZOR_CTRL:kurzor_ctrl_i|present_st.reset_memory           ; CLK50        ; CLK50       ; 0.000        ; 0.034      ; 1.474      ;
+-------+----------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 3.948 ; 0.150 ; 6.409    ; 0.481   ; 9.372               ;
;  CLK50           ; 3.948 ; 0.150 ; 6.409    ; 0.481   ; 9.372               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK50           ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_RED[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_H_SYNC    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_V_SYNC    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SOUND         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GWIN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GOVER     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ASYNC_RST           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DATA            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_RED[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_H_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_V_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SOUND         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_GWIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LED_GOVER     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_RED[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_H_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_V_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SOUND         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_GWIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LED_GOVER     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_RED[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; VGA_BLUE[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_BLUE[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_H_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_V_SYNC    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SOUND         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_GWIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED_GOVER     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK50    ; 18966    ; 4        ; 0        ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK50    ; 18966    ; 4        ; 0        ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK50    ; 178      ; 0        ; 1        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK50      ; CLK50    ; 178      ; 0        ; 1        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK50 ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PS2_CLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED_GOVER    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_GWIN     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_H_SYNC   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_V_SYNC   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PS2_CLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; LED_GOVER    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_GWIN     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLUE[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_GREEN[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_H_SYNC   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_RED[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_V_SYNC   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 11 19:09:09 2019
Info: Command: quartus_sta pipemania-fpga-game -c pipemania-fpga-game
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../source/timing_constraints.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Fall) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.948
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.948               0.000 CLK50 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK50 
Info (332146): Worst-case recovery slack is 6.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.409               0.000 CLK50 
Info (332146): Worst-case removal slack is 1.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.102               0.000 CLK50 
Info (332146): Worst-case minimum pulse width slack is 9.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.656               0.000 CLK50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Fall) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 5.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.293               0.000 CLK50 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLK50 
Info (332146): Worst-case recovery slack is 6.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.677               0.000 CLK50 
Info (332146): Worst-case removal slack is 1.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.007               0.000 CLK50 
Info (332146): Worst-case minimum pulse width slack is 9.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.667               0.000 CLK50 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Rise) (setup and hold)
    Critical Warning (332169): From CLK50 (Rise) to CLK50 (Fall) (setup and hold)
    Critical Warning (332169): From CLK50 (Fall) to CLK50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 8.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.806               0.000 CLK50 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 CLK50 
Info (332146): Worst-case recovery slack is 8.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.714               0.000 CLK50 
Info (332146): Worst-case removal slack is 0.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.481               0.000 CLK50 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 CLK50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4790 megabytes
    Info: Processing ended: Sat May 11 19:09:13 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


