0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sim_1/imports/multi-cycle/test_cpu.v,1622106896,verilog,,,,test_cpu,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/ALU.v,1655559436,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/Controller.v,,ALU,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/Controller.v,1655556036,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/ImmProcess.v,,Controller,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/ImmProcess.v,1621598921,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/InstAndDataMemory.v,,ImmProcess,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/InstAndDataMemory.v,1655636870,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/InstReg.v,,InstAndDataMemory,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/InstReg.v,1620392518,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/MultiCycleCPU.v,,InstReg,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/MultiCycleCPU.v,1655560518,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/PC.v,,MultiCycleCPU,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/PC.v,1620293090,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/RegTemp.v,,PC,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/RegTemp.v,1620293080,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/RegisterFile.v,,RegTemp,,,,,,,,
C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sources_1/imports/multi-cycle/RegisterFile.v,1620293155,verilog,,C:/Users/22253/Desktop/huibian/project_multi2/project_multi2.srcs/sim_1/imports/multi-cycle/test_cpu.v,,RegisterFile,,,,,,,,
