Group : router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits

===============================================================================
Group : router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING 
  0.00   0.00    1      100    1        1            64           64            


Source File(s) : 

/home/shtp/ITP2025/Synopsys-ITP-Spring-2025-Design-Verification-main/Labs/UVM 1.2/labs/lab6/ral_host_regmodel.sv

256 Instances:

SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING NAME              
  0.00 1      100    1        64           64            R_ARRAY[255]_bits 
  0.00 1      100    1        64           64            R_ARRAY[254]_bits 
  0.00 1      100    1        64           64            R_ARRAY[253]_bits 
  0.00 1      100    1        64           64            R_ARRAY[252]_bits 
  0.00 1      100    1        64           64            R_ARRAY[251]_bits 
  0.00 1      100    1        64           64            R_ARRAY[250]_bits 
  0.00 1      100    1        64           64            R_ARRAY[249]_bits 
  0.00 1      100    1        64           64            R_ARRAY[248]_bits 
  0.00 1      100    1        64           64            R_ARRAY[247]_bits 
  0.00 1      100    1        64           64            R_ARRAY[246]_bits 
  0.00 1      100    1        64           64            R_ARRAY[245]_bits 
  0.00 1      100    1        64           64            R_ARRAY[244]_bits 
  0.00 1      100    1        64           64            R_ARRAY[243]_bits 
  0.00 1      100    1        64           64            R_ARRAY[242]_bits 
  0.00 1      100    1        64           64            R_ARRAY[241]_bits 
  0.00 1      100    1        64           64            R_ARRAY[240]_bits 
  0.00 1      100    1        64           64            R_ARRAY[239]_bits 
  0.00 1      100    1        64           64            R_ARRAY[238]_bits 
  0.00 1      100    1        64           64            R_ARRAY[237]_bits 
  0.00 1      100    1        64           64            R_ARRAY[236]_bits 
  0.00 1      100    1        64           64            R_ARRAY[235]_bits 
  0.00 1      100    1        64           64            R_ARRAY[234]_bits 
  0.00 1      100    1        64           64            R_ARRAY[233]_bits 
  0.00 1      100    1        64           64            R_ARRAY[232]_bits 
  0.00 1      100    1        64           64            R_ARRAY[231]_bits 
  0.00 1      100    1        64           64            R_ARRAY[230]_bits 
  0.00 1      100    1        64           64            R_ARRAY[229]_bits 
  0.00 1      100    1        64           64            R_ARRAY[228]_bits 
  0.00 1      100    1        64           64            R_ARRAY[227]_bits 
  0.00 1      100    1        64           64            R_ARRAY[226]_bits 
  0.00 1      100    1        64           64            R_ARRAY[225]_bits 
  0.00 1      100    1        64           64            R_ARRAY[224]_bits 
  0.00 1      100    1        64           64            R_ARRAY[223]_bits 
  0.00 1      100    1        64           64            R_ARRAY[222]_bits 
  0.00 1      100    1        64           64            R_ARRAY[221]_bits 
  0.00 1      100    1        64           64            R_ARRAY[220]_bits 
  0.00 1      100    1        64           64            R_ARRAY[219]_bits 
  0.00 1      100    1        64           64            R_ARRAY[218]_bits 
  0.00 1      100    1        64           64            R_ARRAY[217]_bits 
  0.00 1      100    1        64           64            R_ARRAY[216]_bits 
  0.00 1      100    1        64           64            R_ARRAY[215]_bits 
  0.00 1      100    1        64           64            R_ARRAY[214]_bits 
  0.00 1      100    1        64           64            R_ARRAY[213]_bits 
  0.00 1      100    1        64           64            R_ARRAY[212]_bits 
  0.00 1      100    1        64           64            R_ARRAY[211]_bits 
  0.00 1      100    1        64           64            R_ARRAY[210]_bits 
  0.00 1      100    1        64           64            R_ARRAY[209]_bits 
  0.00 1      100    1        64           64            R_ARRAY[208]_bits 
  0.00 1      100    1        64           64            R_ARRAY[207]_bits 
  0.00 1      100    1        64           64            R_ARRAY[206]_bits 
  0.00 1      100    1        64           64            R_ARRAY[205]_bits 
  0.00 1      100    1        64           64            R_ARRAY[204]_bits 
  0.00 1      100    1        64           64            R_ARRAY[203]_bits 
  0.00 1      100    1        64           64            R_ARRAY[202]_bits 
  0.00 1      100    1        64           64            R_ARRAY[201]_bits 
  0.00 1      100    1        64           64            R_ARRAY[200]_bits 
  0.00 1      100    1        64           64            R_ARRAY[199]_bits 
  0.00 1      100    1        64           64            R_ARRAY[198]_bits 
  0.00 1      100    1        64           64            R_ARRAY[197]_bits 
  0.00 1      100    1        64           64            R_ARRAY[196]_bits 
  0.00 1      100    1        64           64            R_ARRAY[195]_bits 
  0.00 1      100    1        64           64            R_ARRAY[194]_bits 
  0.00 1      100    1        64           64            R_ARRAY[193]_bits 
  0.00 1      100    1        64           64            R_ARRAY[192]_bits 
  0.00 1      100    1        64           64            R_ARRAY[191]_bits 
  0.00 1      100    1        64           64            R_ARRAY[190]_bits 
  0.00 1      100    1        64           64            R_ARRAY[189]_bits 
  0.00 1      100    1        64           64            R_ARRAY[188]_bits 
  0.00 1      100    1        64           64            R_ARRAY[187]_bits 
  0.00 1      100    1        64           64            R_ARRAY[186]_bits 
  0.00 1      100    1        64           64            R_ARRAY[185]_bits 
  0.00 1      100    1        64           64            R_ARRAY[184]_bits 
  0.00 1      100    1        64           64            R_ARRAY[183]_bits 
  0.00 1      100    1        64           64            R_ARRAY[182]_bits 
  0.00 1      100    1        64           64            R_ARRAY[181]_bits 
  0.00 1      100    1        64           64            R_ARRAY[180]_bits 
  0.00 1      100    1        64           64            R_ARRAY[179]_bits 
  0.00 1      100    1        64           64            R_ARRAY[178]_bits 
  0.00 1      100    1        64           64            R_ARRAY[177]_bits 
  0.00 1      100    1        64           64            R_ARRAY[176]_bits 
  0.00 1      100    1        64           64            R_ARRAY[175]_bits 
  0.00 1      100    1        64           64            R_ARRAY[174]_bits 
  0.00 1      100    1        64           64            R_ARRAY[173]_bits 
  0.00 1      100    1        64           64            R_ARRAY[172]_bits 
  0.00 1      100    1        64           64            R_ARRAY[171]_bits 
  0.00 1      100    1        64           64            R_ARRAY[170]_bits 
  0.00 1      100    1        64           64            R_ARRAY[169]_bits 
  0.00 1      100    1        64           64            R_ARRAY[168]_bits 
  0.00 1      100    1        64           64            R_ARRAY[167]_bits 
  0.00 1      100    1        64           64            R_ARRAY[166]_bits 
  0.00 1      100    1        64           64            R_ARRAY[165]_bits 
  0.00 1      100    1        64           64            R_ARRAY[164]_bits 
  0.00 1      100    1        64           64            R_ARRAY[163]_bits 
  0.00 1      100    1        64           64            R_ARRAY[162]_bits 
  0.00 1      100    1        64           64            R_ARRAY[161]_bits 
  0.00 1      100    1        64           64            R_ARRAY[160]_bits 
  0.00 1      100    1        64           64            R_ARRAY[159]_bits 
  0.00 1      100    1        64           64            R_ARRAY[158]_bits 
  0.00 1      100    1        64           64            R_ARRAY[157]_bits 
  0.00 1      100    1        64           64            R_ARRAY[156]_bits 
  0.00 1      100    1        64           64            R_ARRAY[155]_bits 
  0.00 1      100    1        64           64            R_ARRAY[154]_bits 
  0.00 1      100    1        64           64            R_ARRAY[153]_bits 
  0.00 1      100    1        64           64            R_ARRAY[152]_bits 
  0.00 1      100    1        64           64            R_ARRAY[151]_bits 
  0.00 1      100    1        64           64            R_ARRAY[150]_bits 
  0.00 1      100    1        64           64            R_ARRAY[149]_bits 
  0.00 1      100    1        64           64            R_ARRAY[148]_bits 
  0.00 1      100    1        64           64            R_ARRAY[147]_bits 
  0.00 1      100    1        64           64            R_ARRAY[146]_bits 
  0.00 1      100    1        64           64            R_ARRAY[145]_bits 
  0.00 1      100    1        64           64            R_ARRAY[144]_bits 
  0.00 1      100    1        64           64            R_ARRAY[143]_bits 
  0.00 1      100    1        64           64            R_ARRAY[142]_bits 
  0.00 1      100    1        64           64            R_ARRAY[141]_bits 
  0.00 1      100    1        64           64            R_ARRAY[140]_bits 
  0.00 1      100    1        64           64            R_ARRAY[139]_bits 
  0.00 1      100    1        64           64            R_ARRAY[138]_bits 
  0.00 1      100    1        64           64            R_ARRAY[137]_bits 
  0.00 1      100    1        64           64            R_ARRAY[136]_bits 
  0.00 1      100    1        64           64            R_ARRAY[135]_bits 
  0.00 1      100    1        64           64            R_ARRAY[134]_bits 
  0.00 1      100    1        64           64            R_ARRAY[133]_bits 
  0.00 1      100    1        64           64            R_ARRAY[132]_bits 
  0.00 1      100    1        64           64            R_ARRAY[131]_bits 
  0.00 1      100    1        64           64            R_ARRAY[130]_bits 
  0.00 1      100    1        64           64            R_ARRAY[129]_bits 
  0.00 1      100    1        64           64            R_ARRAY[128]_bits 
  0.00 1      100    1        64           64            R_ARRAY[127]_bits 
  0.00 1      100    1        64           64            R_ARRAY[126]_bits 
  0.00 1      100    1        64           64            R_ARRAY[125]_bits 
  0.00 1      100    1        64           64            R_ARRAY[124]_bits 
  0.00 1      100    1        64           64            R_ARRAY[123]_bits 
  0.00 1      100    1        64           64            R_ARRAY[122]_bits 
  0.00 1      100    1        64           64            R_ARRAY[121]_bits 
  0.00 1      100    1        64           64            R_ARRAY[120]_bits 
  0.00 1      100    1        64           64            R_ARRAY[119]_bits 
  0.00 1      100    1        64           64            R_ARRAY[118]_bits 
  0.00 1      100    1        64           64            R_ARRAY[117]_bits 
  0.00 1      100    1        64           64            R_ARRAY[116]_bits 
  0.00 1      100    1        64           64            R_ARRAY[115]_bits 
  0.00 1      100    1        64           64            R_ARRAY[114]_bits 
  0.00 1      100    1        64           64            R_ARRAY[113]_bits 
  0.00 1      100    1        64           64            R_ARRAY[112]_bits 
  0.00 1      100    1        64           64            R_ARRAY[111]_bits 
  0.00 1      100    1        64           64            R_ARRAY[110]_bits 
  0.00 1      100    1        64           64            R_ARRAY[109]_bits 
  0.00 1      100    1        64           64            R_ARRAY[108]_bits 
  0.00 1      100    1        64           64            R_ARRAY[107]_bits 
  0.00 1      100    1        64           64            R_ARRAY[106]_bits 
  0.00 1      100    1        64           64            R_ARRAY[105]_bits 
  0.00 1      100    1        64           64            R_ARRAY[104]_bits 
  0.00 1      100    1        64           64            R_ARRAY[103]_bits 
  0.00 1      100    1        64           64            R_ARRAY[102]_bits 
  0.00 1      100    1        64           64            R_ARRAY[101]_bits 
  0.00 1      100    1        64           64            R_ARRAY[100]_bits 
  0.00 1      100    1        64           64            R_ARRAY[99]_bits  
  0.00 1      100    1        64           64            R_ARRAY[98]_bits  
  0.00 1      100    1        64           64            R_ARRAY[97]_bits  
  0.00 1      100    1        64           64            R_ARRAY[96]_bits  
  0.00 1      100    1        64           64            R_ARRAY[95]_bits  
  0.00 1      100    1        64           64            R_ARRAY[94]_bits  
  0.00 1      100    1        64           64            R_ARRAY[93]_bits  
  0.00 1      100    1        64           64            R_ARRAY[92]_bits  
  0.00 1      100    1        64           64            R_ARRAY[91]_bits  
  0.00 1      100    1        64           64            R_ARRAY[90]_bits  
  0.00 1      100    1        64           64            R_ARRAY[89]_bits  
  0.00 1      100    1        64           64            R_ARRAY[88]_bits  
  0.00 1      100    1        64           64            R_ARRAY[87]_bits  
  0.00 1      100    1        64           64            R_ARRAY[86]_bits  
  0.00 1      100    1        64           64            R_ARRAY[85]_bits  
  0.00 1      100    1        64           64            R_ARRAY[84]_bits  
  0.00 1      100    1        64           64            R_ARRAY[83]_bits  
  0.00 1      100    1        64           64            R_ARRAY[82]_bits  
  0.00 1      100    1        64           64            R_ARRAY[81]_bits  
  0.00 1      100    1        64           64            R_ARRAY[80]_bits  
  0.00 1      100    1        64           64            R_ARRAY[79]_bits  
  0.00 1      100    1        64           64            R_ARRAY[78]_bits  
  0.00 1      100    1        64           64            R_ARRAY[77]_bits  
  0.00 1      100    1        64           64            R_ARRAY[76]_bits  
  0.00 1      100    1        64           64            R_ARRAY[75]_bits  
  0.00 1      100    1        64           64            R_ARRAY[74]_bits  
  0.00 1      100    1        64           64            R_ARRAY[73]_bits  
  0.00 1      100    1        64           64            R_ARRAY[72]_bits  
  0.00 1      100    1        64           64            R_ARRAY[71]_bits  
  0.00 1      100    1        64           64            R_ARRAY[70]_bits  
  0.00 1      100    1        64           64            R_ARRAY[69]_bits  
  0.00 1      100    1        64           64            R_ARRAY[68]_bits  
  0.00 1      100    1        64           64            R_ARRAY[67]_bits  
  0.00 1      100    1        64           64            R_ARRAY[66]_bits  
  0.00 1      100    1        64           64            R_ARRAY[65]_bits  
  0.00 1      100    1        64           64            R_ARRAY[64]_bits  
  0.00 1      100    1        64           64            R_ARRAY[63]_bits  
  0.00 1      100    1        64           64            R_ARRAY[62]_bits  
  0.00 1      100    1        64           64            R_ARRAY[61]_bits  
  0.00 1      100    1        64           64            R_ARRAY[60]_bits  
  0.00 1      100    1        64           64            R_ARRAY[59]_bits  
  0.00 1      100    1        64           64            R_ARRAY[58]_bits  
  0.00 1      100    1        64           64            R_ARRAY[57]_bits  
  0.00 1      100    1        64           64            R_ARRAY[56]_bits  
  0.00 1      100    1        64           64            R_ARRAY[55]_bits  
  0.00 1      100    1        64           64            R_ARRAY[54]_bits  
  0.00 1      100    1        64           64            R_ARRAY[53]_bits  
  0.00 1      100    1        64           64            R_ARRAY[52]_bits  
  0.00 1      100    1        64           64            R_ARRAY[51]_bits  
  0.00 1      100    1        64           64            R_ARRAY[50]_bits  
  0.00 1      100    1        64           64            R_ARRAY[49]_bits  
  0.00 1      100    1        64           64            R_ARRAY[48]_bits  
  0.00 1      100    1        64           64            R_ARRAY[47]_bits  
  0.00 1      100    1        64           64            R_ARRAY[46]_bits  
  0.00 1      100    1        64           64            R_ARRAY[45]_bits  
  0.00 1      100    1        64           64            R_ARRAY[44]_bits  
  0.00 1      100    1        64           64            R_ARRAY[43]_bits  
  0.00 1      100    1        64           64            R_ARRAY[42]_bits  
  0.00 1      100    1        64           64            R_ARRAY[41]_bits  
  0.00 1      100    1        64           64            R_ARRAY[40]_bits  
  0.00 1      100    1        64           64            R_ARRAY[39]_bits  
  0.00 1      100    1        64           64            R_ARRAY[38]_bits  
  0.00 1      100    1        64           64            R_ARRAY[37]_bits  
  0.00 1      100    1        64           64            R_ARRAY[36]_bits  
  0.00 1      100    1        64           64            R_ARRAY[35]_bits  
  0.00 1      100    1        64           64            R_ARRAY[34]_bits  
  0.00 1      100    1        64           64            R_ARRAY[33]_bits  
  0.00 1      100    1        64           64            R_ARRAY[32]_bits  
  0.00 1      100    1        64           64            R_ARRAY[31]_bits  
  0.00 1      100    1        64           64            R_ARRAY[30]_bits  
  0.00 1      100    1        64           64            R_ARRAY[29]_bits  
  0.00 1      100    1        64           64            R_ARRAY[28]_bits  
  0.00 1      100    1        64           64            R_ARRAY[27]_bits  
  0.00 1      100    1        64           64            R_ARRAY[26]_bits  
  0.00 1      100    1        64           64            R_ARRAY[25]_bits  
  0.00 1      100    1        64           64            R_ARRAY[24]_bits  
  0.00 1      100    1        64           64            R_ARRAY[23]_bits  
  0.00 1      100    1        64           64            R_ARRAY[22]_bits  
  0.00 1      100    1        64           64            R_ARRAY[21]_bits  
  0.00 1      100    1        64           64            R_ARRAY[20]_bits  
  0.00 1      100    1        64           64            R_ARRAY[19]_bits  
  0.00 1      100    1        64           64            R_ARRAY[18]_bits  
  0.00 1      100    1        64           64            R_ARRAY[17]_bits  
  0.00 1      100    1        64           64            R_ARRAY[16]_bits  
  0.00 1      100    1        64           64            R_ARRAY[15]_bits  
  0.00 1      100    1        64           64            R_ARRAY[14]_bits  
  0.00 1      100    1        64           64            R_ARRAY[13]_bits  
  0.00 1      100    1        64           64            R_ARRAY[12]_bits  
  0.00 1      100    1        64           64            R_ARRAY[11]_bits  
  0.00 1      100    1        64           64            R_ARRAY[10]_bits  
  0.00 1      100    1        64           64            R_ARRAY[9]_bits   
  0.00 1      100    1        64           64            R_ARRAY[8]_bits   
  0.00 1      100    1        64           64            R_ARRAY[7]_bits   
  0.00 1      100    1        64           64            R_ARRAY[6]_bits   
  0.00 1      100    1        64           64            R_ARRAY[5]_bits   
  0.00 1      100    1        64           64            R_ARRAY[4]_bits   
  0.00 1      100    1        64           64            R_ARRAY[3]_bits   
  0.00 1      100    1        64           64            R_ARRAY[2]_bits   
  0.00 1      100    1        64           64            R_ARRAY[1]_bits   
  0.00 1      100    1        64           64            R_ARRAY[0]_bits   




-------------------------------------------------------------------------------

Summary for Group   router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group  router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[255]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[255]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[255]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[254]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[254]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[254]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[253]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[253]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[253]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[252]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[252]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[252]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[251]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[251]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[251]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[250]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[250]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[250]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[249]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[249]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[249]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[248]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[248]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[248]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[247]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[247]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[247]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[246]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[246]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[246]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[245]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[245]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[245]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[244]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[244]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[244]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[243]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[243]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[243]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[242]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[242]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[242]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[241]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[241]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[241]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[240]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[240]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[240]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[239]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[239]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[239]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[238]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[238]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[238]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[237]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[237]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[237]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[236]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[236]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[236]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[235]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[235]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[235]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[234]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[234]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[234]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[233]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[233]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[233]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[232]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[232]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[232]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[231]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[231]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[231]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[230]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[230]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[230]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[229]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[229]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[229]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[228]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[228]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[228]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[227]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[227]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[227]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[226]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[226]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[226]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[225]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[225]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[225]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[224]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[224]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[224]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[223]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[223]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[223]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[222]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[222]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[222]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[221]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[221]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[221]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[220]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[220]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[220]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[219]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[219]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[219]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[218]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[218]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[218]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[217]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[217]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[217]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[216]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[216]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[216]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[215]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[215]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[215]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[214]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[214]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[214]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[213]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[213]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[213]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[212]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[212]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[212]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[211]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[211]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[211]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[210]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[210]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[210]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[209]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[209]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[209]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[208]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[208]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[208]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[207]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[207]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[207]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[206]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[206]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[206]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[205]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[205]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[205]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[204]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[204]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[204]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[203]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[203]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[203]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[202]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[202]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[202]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[201]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[201]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[201]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[200]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[200]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[200]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[199]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[199]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[199]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[198]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[198]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[198]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[197]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[197]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[197]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[196]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[196]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[196]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[195]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[195]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[195]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[194]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[194]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[194]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[193]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[193]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[193]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[192]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[192]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[192]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[191]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[191]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[191]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[190]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[190]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[190]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[189]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[189]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[189]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[188]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[188]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[188]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[187]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[187]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[187]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[186]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[186]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[186]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[185]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[185]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[185]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[184]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[184]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[184]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[183]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[183]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[183]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[182]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[182]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[182]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[181]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[181]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[181]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[180]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[180]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[180]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[179]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[179]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[179]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[178]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[178]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[178]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[177]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[177]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[177]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[176]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[176]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[176]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[175]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[175]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[175]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[174]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[174]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[174]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[173]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[173]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[173]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[172]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[172]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[172]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[171]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[171]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[171]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[170]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[170]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[170]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[169]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[169]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[169]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[168]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[168]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[168]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[167]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[167]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[167]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[166]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[166]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[166]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[165]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[165]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[165]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[164]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[164]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[164]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[163]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[163]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[163]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[162]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[162]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[162]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[161]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[161]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[161]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[160]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[160]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[160]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[159]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[159]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[159]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[158]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[158]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[158]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[157]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[157]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[157]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[156]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[156]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[156]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[155]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[155]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[155]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[154]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[154]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[154]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[153]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[153]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[153]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[152]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[152]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[152]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[151]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[151]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[151]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[150]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[150]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[150]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[149]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[149]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[149]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[148]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[148]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[148]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[147]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[147]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[147]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[146]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[146]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[146]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[145]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[145]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[145]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[144]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[144]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[144]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[143]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[143]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[143]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[142]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[142]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[142]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[141]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[141]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[141]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[140]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[140]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[140]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[139]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[139]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[139]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[138]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[138]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[138]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[137]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[137]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[137]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[136]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[136]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[136]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[135]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[135]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[135]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[134]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[134]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[134]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[133]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[133]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[133]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[132]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[132]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[132]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[131]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[131]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[131]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[130]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[130]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[130]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[129]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[129]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[129]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[128]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[128]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[128]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[127]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[127]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[127]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[126]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[126]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[126]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[125]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[125]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[125]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[124]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[124]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[124]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[123]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[123]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[123]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[122]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[122]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[122]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[121]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[121]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[121]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[120]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[120]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[120]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[119]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[119]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[119]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[118]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[118]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[118]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[117]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[117]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[117]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[116]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[116]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[116]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[115]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[115]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[115]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[114]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[114]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[114]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[113]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[113]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[113]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[112]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[112]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[112]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[111]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[111]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[111]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[110]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[110]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[110]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[109]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[109]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[109]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[108]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[108]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[108]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[107]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[107]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[107]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[106]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[106]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[106]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[105]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[105]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[105]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[104]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[104]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[104]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[103]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[103]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[103]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[102]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[102]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[102]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[101]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[101]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[101]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[100]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[100]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[100]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[99]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[99]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[99]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[98]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[98]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[98]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[97]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[97]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[97]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[96]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[96]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[96]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[95]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[95]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[95]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[94]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[94]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[94]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[93]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[93]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[93]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[92]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[92]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[92]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[91]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[91]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[91]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[90]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[90]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[90]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[89]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[89]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[89]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[88]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[88]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[88]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[87]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[87]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[87]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[86]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[86]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[86]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[85]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[85]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[85]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[84]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[84]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[84]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[83]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[83]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[83]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[82]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[82]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[82]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[81]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[81]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[81]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[80]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[80]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[80]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[79]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[79]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[79]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[78]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[78]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[78]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[77]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[77]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[77]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[76]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[76]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[76]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[75]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[75]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[75]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[74]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[74]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[74]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[73]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[73]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[73]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[72]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[72]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[72]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[71]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[71]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[71]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[70]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[70]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[70]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[69]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[69]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[69]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[68]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[68]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[68]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[67]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[67]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[67]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[66]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[66]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[66]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[65]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[65]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[65]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[64]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[64]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[64]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[63]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[63]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[63]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[62]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[62]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[62]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[61]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[61]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[61]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[60]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[60]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[60]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[59]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[59]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[59]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[58]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[58]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[58]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[57]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[57]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[57]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[56]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[56]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[56]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[55]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[55]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[55]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[54]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[54]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[54]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[53]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[53]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[53]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[52]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[52]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[52]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[51]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[51]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[51]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[50]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[50]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[50]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[49]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[49]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[49]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[48]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[48]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[48]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[47]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[47]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[47]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[46]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[46]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[46]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[45]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[45]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[45]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[44]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[44]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[44]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[43]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[43]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[43]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[42]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[42]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[42]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[41]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[41]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[41]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[40]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[40]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[40]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[39]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[39]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[39]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[38]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[38]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[38]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[37]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[37]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[37]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[36]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[36]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[36]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[35]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[35]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[35]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[34]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[34]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[34]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[33]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[33]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[33]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[32]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[32]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[32]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[31]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[31]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[31]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[30]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[30]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[30]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[29]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[29]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[29]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[28]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[28]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[28]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[27]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[27]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[27]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[26]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[26]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[26]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[25]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[25]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[25]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[24]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[24]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[24]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[23]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[23]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[23]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[22]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[22]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[22]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[21]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[21]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[21]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[20]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[20]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[20]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[19]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[19]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[19]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[18]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[18]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[18]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[17]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[17]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[17]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[16]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[16]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[16]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[15]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[15]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[15]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[14]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[14]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[14]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[13]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[13]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[13]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[12]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[12]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[12]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[11]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[11]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[11]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[10]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[10]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[10]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[9]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[9]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[9]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[8]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[8]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[8]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[7]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[7]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[7]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[6]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[6]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[6]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[5]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[5]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[5]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[4]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[4]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[4]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[3]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[3]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[3]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[2]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[2]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[2]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[1]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[1]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[1]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : R_ARRAY[0]_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_R_ARRAY::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   R_ARRAY[0]_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       64        0       0.00    


Variables for Group Instance  R_ARRAY[0]_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
H_REG    64       64        0       0.00    100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable H_REG


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       64        0       0.00    


User Defined Bins for H_REG


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_1 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_1 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_1 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_1 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_1 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_1 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_1  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_1  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_1  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_1  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_1  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_1  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_1  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_1  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_1  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_1  0     1        1      
bit_0_wr_as_0  0     1        1      


Group : router_stimulus_pkg::ral_reg_HOST_ID::cg_bits

===============================================================================
Group : router_stimulus_pkg::ral_reg_HOST_ID::cg_bits
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING 
  0.00   0.00    1      100    1        1            64           64            


Source File(s) : 

/home/shtp/ITP2025/Synopsys-ITP-Spring-2025-Design-Verification-main/Labs/UVM 1.2/labs/lab6/ral_host_regmodel.sv

1 Instances:

SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING NAME         
  0.00 1      100    1        64           64            HOST_ID_bits 




-------------------------------------------------------------------------------

Summary for Group   router_stimulus_pkg::ral_reg_HOST_ID::cg_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 48       48        0       0.00    


Variables for Group  router_stimulus_pkg::ral_reg_HOST_ID::cg_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
REV_ID   24       24        0       0.00    100  1      1        0                    
CHIP_ID  24       24        0       0.00    100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable REV_ID


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 24       24        0       0.00    


User Defined Bins for REV_ID


Uncovered bins

NAME          COUNT AT LEAST NUMBER 
bit_7_rd      0     1        1      
bit_7_wr_as_1 0     1        1      
bit_7_wr_as_0 0     1        1      
bit_6_rd      0     1        1      
bit_6_wr_as_1 0     1        1      
bit_6_wr_as_0 0     1        1      
bit_5_rd      0     1        1      
bit_5_wr_as_1 0     1        1      
bit_5_wr_as_0 0     1        1      
bit_4_rd      0     1        1      
bit_4_wr_as_1 0     1        1      
bit_4_wr_as_0 0     1        1      
bit_3_rd      0     1        1      
bit_3_wr_as_1 0     1        1      
bit_3_wr_as_0 0     1        1      
bit_2_rd      0     1        1      
bit_2_wr_as_1 0     1        1      
bit_2_wr_as_0 0     1        1      
bit_1_rd      0     1        1      
bit_1_wr_as_1 0     1        1      
bit_1_wr_as_0 0     1        1      
bit_0_rd      0     1        1      
bit_0_wr_as_1 0     1        1      
bit_0_wr_as_0 0     1        1      


-------------------------------------------------------------------------------

Summary for Variable CHIP_ID


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 24       24        0       0.00    


User Defined Bins for CHIP_ID


Uncovered bins

NAME          COUNT AT LEAST NUMBER 
bit_7_rd      0     1        1      
bit_7_wr_as_1 0     1        1      
bit_7_wr_as_0 0     1        1      
bit_6_rd      0     1        1      
bit_6_wr_as_1 0     1        1      
bit_6_wr_as_0 0     1        1      
bit_5_rd      0     1        1      
bit_5_wr_as_1 0     1        1      
bit_5_wr_as_0 0     1        1      
bit_4_rd      0     1        1      
bit_4_wr_as_1 0     1        1      
bit_4_wr_as_0 0     1        1      
bit_3_rd      0     1        1      
bit_3_wr_as_1 0     1        1      
bit_3_wr_as_0 0     1        1      
bit_2_rd      0     1        1      
bit_2_wr_as_1 0     1        1      
bit_2_wr_as_0 0     1        1      
bit_1_rd      0     1        1      
bit_1_wr_as_1 0     1        1      
bit_1_wr_as_0 0     1        1      
bit_0_rd      0     1        1      
bit_0_wr_as_1 0     1        1      
bit_0_wr_as_0 0     1        1      


-------------------------------------------------------------------------------
===============================================================================
Group Instance : HOST_ID_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
  0.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                          
  0.00   0.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_HOST_ID::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   HOST_ID_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 48       48        0       0.00    


Variables for Group Instance  HOST_ID_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
REV_ID   24       24        0       0.00    100  24     1        0                    
CHIP_ID  24       24        0       0.00    100  24     1        0                    


-------------------------------------------------------------------------------

Summary for Variable REV_ID


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 24       24        0       0.00    


User Defined Bins for REV_ID


Uncovered bins

NAME          COUNT AT LEAST NUMBER 
bit_7_rd      0     1        1      
bit_7_wr_as_1 0     1        1      
bit_7_wr_as_0 0     1        1      
bit_6_rd      0     1        1      
bit_6_wr_as_1 0     1        1      
bit_6_wr_as_0 0     1        1      
bit_5_rd      0     1        1      
bit_5_wr_as_1 0     1        1      
bit_5_wr_as_0 0     1        1      
bit_4_rd      0     1        1      
bit_4_wr_as_1 0     1        1      
bit_4_wr_as_0 0     1        1      
bit_3_rd      0     1        1      
bit_3_wr_as_1 0     1        1      
bit_3_wr_as_0 0     1        1      
bit_2_rd      0     1        1      
bit_2_wr_as_1 0     1        1      
bit_2_wr_as_0 0     1        1      
bit_1_rd      0     1        1      
bit_1_wr_as_1 0     1        1      
bit_1_wr_as_0 0     1        1      
bit_0_rd      0     1        1      
bit_0_wr_as_1 0     1        1      
bit_0_wr_as_0 0     1        1      


-------------------------------------------------------------------------------

Summary for Variable CHIP_ID


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 24       24        0       0.00    


User Defined Bins for CHIP_ID


Uncovered bins

NAME          COUNT AT LEAST NUMBER 
bit_7_rd      0     1        1      
bit_7_wr_as_1 0     1        1      
bit_7_wr_as_0 0     1        1      
bit_6_rd      0     1        1      
bit_6_wr_as_1 0     1        1      
bit_6_wr_as_0 0     1        1      
bit_5_rd      0     1        1      
bit_5_wr_as_1 0     1        1      
bit_5_wr_as_0 0     1        1      
bit_4_rd      0     1        1      
bit_4_wr_as_1 0     1        1      
bit_4_wr_as_0 0     1        1      
bit_3_rd      0     1        1      
bit_3_wr_as_1 0     1        1      
bit_3_wr_as_0 0     1        1      
bit_2_rd      0     1        1      
bit_2_wr_as_1 0     1        1      
bit_2_wr_as_0 0     1        1      
bit_1_rd      0     1        1      
bit_1_wr_as_1 0     1        1      
bit_1_wr_as_0 0     1        1      
bit_0_rd      0     1        1      
bit_0_wr_as_1 0     1        1      
bit_0_wr_as_0 0     1        1      


Group : router_stimulus_pkg::ral_reg_LOCK::cg_bits

===============================================================================
Group : router_stimulus_pkg::ral_reg_LOCK::cg_bits
===============================================================================
SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING 
 25.00  25.00    1      100    1        1            64           64            


Source File(s) : 

/home/shtp/ITP2025/Synopsys-ITP-Spring-2025-Design-Verification-main/Labs/UVM 1.2/labs/lab6/ral_host_regmodel.sv

1 Instances:

SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING NAME      
 25.00 1      100    1        64           64            LOCK_bits 




-------------------------------------------------------------------------------

Summary for Group   router_stimulus_pkg::ral_reg_LOCK::cg_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       48        16      25.00   


Variables for Group  router_stimulus_pkg::ral_reg_LOCK::cg_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
LOCK     64       48        16      25.00   100  1      1        0                    


-------------------------------------------------------------------------------

Summary for Variable LOCK


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       48        16      25.00   


User Defined Bins for LOCK


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_0  0     1        1      


Covered bins

NAME           COUNT AT LEAST 
bit_15_wr_as_1 1     1        
bit_14_wr_as_1 1     1        
bit_13_wr_as_1 1     1        
bit_12_wr_as_1 1     1        
bit_11_wr_as_1 1     1        
bit_10_wr_as_1 1     1        
bit_9_wr_as_1  1     1        
bit_8_wr_as_1  1     1        
bit_7_wr_as_1  1     1        
bit_6_wr_as_1  1     1        
bit_5_wr_as_1  1     1        
bit_4_wr_as_1  1     1        
bit_3_wr_as_1  1     1        
bit_2_wr_as_1  1     1        
bit_1_wr_as_1  1     1        
bit_0_wr_as_1  1     1        


-------------------------------------------------------------------------------
===============================================================================
Group Instance : LOCK_bits
===============================================================================
SCORE  WEIGHT GOAL   AT LEAST AUTO BIN MAX PRINT MISSING 
 25.00 1      100    1        64           64            


Group:

SCORE  INSTANCES WEIGHT GOAL   AT LEAST PER INSTANCE AUTO BIN MAX PRINT MISSING COMMENT NAME                                       
 25.00  25.00    1      100    1        1            64           64                    router_stimulus_pkg::ral_reg_LOCK::cg_bits 



-------------------------------------------------------------------------------

Summary for Group Instance   LOCK_bits



CATEGORY  EXPECTED UNCOVERED COVERED PERCENT 
Variables 64       48        16      25.00   


Variables for Group Instance  LOCK_bits


VARIABLE EXPECTED UNCOVERED COVERED PERCENT GOAL WEIGHT AT LEAST AUTO BIN MAX COMMENT 
LOCK     64       48        16      25.00   100  64     1        0                    


-------------------------------------------------------------------------------

Summary for Variable LOCK


CATEGORY          EXPECTED UNCOVERED COVERED PERCENT 
User Defined Bins 64       48        16      25.00   


User Defined Bins for LOCK


Uncovered bins

NAME           COUNT AT LEAST NUMBER 
bit_15_rd_as_1 0     1        1      
bit_15_rd_as_0 0     1        1      
bit_15_wr_as_0 0     1        1      
bit_14_rd_as_1 0     1        1      
bit_14_rd_as_0 0     1        1      
bit_14_wr_as_0 0     1        1      
bit_13_rd_as_1 0     1        1      
bit_13_rd_as_0 0     1        1      
bit_13_wr_as_0 0     1        1      
bit_12_rd_as_1 0     1        1      
bit_12_rd_as_0 0     1        1      
bit_12_wr_as_0 0     1        1      
bit_11_rd_as_1 0     1        1      
bit_11_rd_as_0 0     1        1      
bit_11_wr_as_0 0     1        1      
bit_10_rd_as_1 0     1        1      
bit_10_rd_as_0 0     1        1      
bit_10_wr_as_0 0     1        1      
bit_9_rd_as_1  0     1        1      
bit_9_rd_as_0  0     1        1      
bit_9_wr_as_0  0     1        1      
bit_8_rd_as_1  0     1        1      
bit_8_rd_as_0  0     1        1      
bit_8_wr_as_0  0     1        1      
bit_7_rd_as_1  0     1        1      
bit_7_rd_as_0  0     1        1      
bit_7_wr_as_0  0     1        1      
bit_6_rd_as_1  0     1        1      
bit_6_rd_as_0  0     1        1      
bit_6_wr_as_0  0     1        1      
bit_5_rd_as_1  0     1        1      
bit_5_rd_as_0  0     1        1      
bit_5_wr_as_0  0     1        1      
bit_4_rd_as_1  0     1        1      
bit_4_rd_as_0  0     1        1      
bit_4_wr_as_0  0     1        1      
bit_3_rd_as_1  0     1        1      
bit_3_rd_as_0  0     1        1      
bit_3_wr_as_0  0     1        1      
bit_2_rd_as_1  0     1        1      
bit_2_rd_as_0  0     1        1      
bit_2_wr_as_0  0     1        1      
bit_1_rd_as_1  0     1        1      
bit_1_rd_as_0  0     1        1      
bit_1_wr_as_0  0     1        1      
bit_0_rd_as_1  0     1        1      
bit_0_rd_as_0  0     1        1      
bit_0_wr_as_0  0     1        1      


Covered bins

NAME           COUNT AT LEAST 
bit_15_wr_as_1 1     1        
bit_14_wr_as_1 1     1        
bit_13_wr_as_1 1     1        
bit_12_wr_as_1 1     1        
bit_11_wr_as_1 1     1        
bit_10_wr_as_1 1     1        
bit_9_wr_as_1  1     1        
bit_8_wr_as_1  1     1        
bit_7_wr_as_1  1     1        
bit_6_wr_as_1  1     1        
bit_5_wr_as_1  1     1        
bit_4_wr_as_1  1     1        
bit_3_wr_as_1  1     1        
bit_2_wr_as_1  1     1        
bit_1_wr_as_1  1     1        
bit_0_wr_as_1  1     1        


