Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Tue Feb  1 19:42:13 2022
| Host             : Squonk running 64-bit major release  (build 9200)
| Command          : report_power -file ChaCha_power_routed.rpt -pb ChaCha_power_summary_routed.pb -rpx ChaCha_power_routed.rpx
| Design           : ChaCha
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+------------------------------------+
| Total On-Chip Power (W)  | 1299.512 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                       |
| Power Budget Margin (W)  | NA                                 |
| Dynamic (W)              | 1298.721                           |
| Device Static (W)        | 0.791                              |
| Effective TJA (C/W)      | 4.6                                |
| Max Ambient (C)          | 0.0                                |
| Junction Temperature (C) | 125.0                              |
| Confidence Level         | Low                                |
| Setting File             | ---                                |
| Simulation Activity File | ---                                |
| Design Nets Matched      | NA                                 |
+--------------------------+------------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   445.070 |    17281 |       --- |             --- |
|   LUT as Logic |   428.631 |    13895 |     63400 |           21.92 |
|   CARRY4       |    16.214 |     2704 |     15850 |           17.06 |
|   F7/F8 Muxes  |     0.195 |       96 |     63400 |            0.15 |
|   Register     |     0.024 |      480 |    126800 |            0.38 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       87 |       --- |             --- |
| Signals        |   850.662 |    16767 |       --- |             --- |
| I/O            |     2.990 |       68 |       210 |           32.38 |
| Static Power   |     0.791 |          |           |                 |
| Total          |  1299.512 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |  1296.434 |    1295.871 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.326 |       0.233 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     1.354 |       1.350 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| ChaCha                   |  1298.721 |
|   chacha_block           |  1293.831 |
|     final_round          |   154.977 |
|       first_round[0].qr  |     5.376 |
|       first_round[1].qr  |     4.947 |
|       first_round[2].qr  |     4.562 |
|       first_round[3].qr  |     5.242 |
|       second_round[0].qr |    19.349 |
|       second_round[1].qr |    20.533 |
|       second_round[2].qr |    19.167 |
|       second_round[3].qr |    18.818 |
|     rounds[1].round      |     0.220 |
|       first_round[0].qr  |     0.040 |
|       first_round[1].qr  |     0.051 |
|       first_round[2].qr  |     0.051 |
|       first_round[3].qr  |     0.046 |
|       second_round[0].qr |     0.010 |
|       second_round[1].qr |     0.007 |
|       second_round[2].qr |     0.008 |
|       second_round[3].qr |     0.007 |
|     rounds[2].round      |    18.244 |
|       first_round[0].qr  |     2.372 |
|       first_round[1].qr  |     1.939 |
|       first_round[2].qr  |     2.308 |
|       first_round[3].qr  |     1.862 |
|       second_round[0].qr |     2.201 |
|       second_round[1].qr |     2.182 |
|       second_round[2].qr |     2.330 |
|       second_round[3].qr |     2.214 |
|     rounds[3].round      |   120.626 |
|       first_round[0].qr  |    10.746 |
|       first_round[1].qr  |    10.615 |
|       first_round[2].qr  |    11.548 |
|       first_round[3].qr  |    11.799 |
|       second_round[0].qr |    15.107 |
|       second_round[1].qr |    15.064 |
|       second_round[2].qr |    14.162 |
|       second_round[3].qr |    14.341 |
|     rounds[4].round      |   145.111 |
|       first_round[0].qr  |     5.582 |
|       first_round[1].qr  |     4.844 |
|       first_round[2].qr  |     5.536 |
|       first_round[3].qr  |     5.244 |
|       second_round[0].qr |    22.760 |
|       second_round[1].qr |    24.073 |
|       second_round[2].qr |    22.129 |
|       second_round[3].qr |    22.608 |
|     rounds[5].round      |   208.756 |
|       first_round[0].qr  |    28.914 |
|       first_round[1].qr  |    30.615 |
|       first_round[2].qr  |    27.269 |
|       first_round[3].qr  |    27.668 |
|       second_round[0].qr |    12.680 |
|       second_round[1].qr |    11.945 |
|       second_round[2].qr |    11.810 |
|       second_round[3].qr |    14.716 |
|     rounds[6].round      |   253.653 |
|       first_round[0].qr  |    36.663 |
|       first_round[1].qr  |    36.106 |
|       first_round[2].qr  |    31.555 |
|       first_round[3].qr  |    32.922 |
|       second_round[0].qr |    17.784 |
|       second_round[1].qr |    16.856 |
|       second_round[2].qr |    15.224 |
|       second_round[3].qr |    17.728 |
|     rounds[7].round      |   149.057 |
|       first_round[0].qr  |    19.578 |
|       first_round[1].qr  |    19.922 |
|       first_round[2].qr  |    17.828 |
|       first_round[3].qr  |    14.245 |
|       second_round[0].qr |     7.015 |
|       second_round[1].qr |     5.947 |
|       second_round[2].qr |     5.363 |
|       second_round[3].qr |     6.095 |
|     rounds[8].round      |   235.550 |
|       first_round[0].qr  |    12.062 |
|       first_round[1].qr  |    10.420 |
|       first_round[2].qr  |    10.962 |
|       first_round[3].qr  |    10.615 |
|       second_round[0].qr |    36.480 |
|       second_round[1].qr |    30.491 |
|       second_round[2].qr |    28.663 |
|       second_round[3].qr |    38.984 |
+--------------------------+-----------+


