{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567096834102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567096834104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 13:40:33 2019 " "Processing started: Thu Aug 29 13:40:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567096834104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096834104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaDeCafe -c MaquinaDeCafe " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaDeCafe -c MaquinaDeCafe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096834104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567096834351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567096834351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MaquinaDeCafe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MaquinaDeCafe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaquinaDeCafe-LOGICA " "Found design unit 1: MaquinaDeCafe-LOGICA" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567096851338 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaquinaDeCafe " "Found entity 1: MaquinaDeCafe" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567096851338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaquinaDeCafe " "Elaborating entity \"MaquinaDeCafe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567096851398 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CAFE MaquinaDeCafe.vhd(13) " "VHDL Process Statement warning at MaquinaDeCafe.vhd(13): inferring latch(es) for signal or variable \"CAFE\", which holds its previous value in one or more paths through the process" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1567096851401 "|MaquinaDeCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAFE\[0\] MaquinaDeCafe.vhd(13) " "Inferred latch for \"CAFE\[0\]\" at MaquinaDeCafe.vhd(13)" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851402 "|MaquinaDeCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAFE\[1\] MaquinaDeCafe.vhd(13) " "Inferred latch for \"CAFE\[1\]\" at MaquinaDeCafe.vhd(13)" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851402 "|MaquinaDeCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAFE\[2\] MaquinaDeCafe.vhd(13) " "Inferred latch for \"CAFE\[2\]\" at MaquinaDeCafe.vhd(13)" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851402 "|MaquinaDeCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAFE\[3\] MaquinaDeCafe.vhd(13) " "Inferred latch for \"CAFE\[3\]\" at MaquinaDeCafe.vhd(13)" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851402 "|MaquinaDeCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAFE\[4\] MaquinaDeCafe.vhd(13) " "Inferred latch for \"CAFE\[4\]\" at MaquinaDeCafe.vhd(13)" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851402 "|MaquinaDeCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAFE\[5\] MaquinaDeCafe.vhd(13) " "Inferred latch for \"CAFE\[5\]\" at MaquinaDeCafe.vhd(13)" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851402 "|MaquinaDeCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAFE\[6\] MaquinaDeCafe.vhd(13) " "Inferred latch for \"CAFE\[6\]\" at MaquinaDeCafe.vhd(13)" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851402 "|MaquinaDeCafe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CAFE\[7\] MaquinaDeCafe.vhd(13) " "Inferred latch for \"CAFE\[7\]\" at MaquinaDeCafe.vhd(13)" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096851403 "|MaquinaDeCafe"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CAFE\[4\] GND " "Pin \"CAFE\[4\]\" is stuck at GND" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567096852085 "|MaquinaDeCafe|CAFE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAFE\[5\] GND " "Pin \"CAFE\[5\]\" is stuck at GND" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567096852085 "|MaquinaDeCafe|CAFE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAFE\[6\] VCC " "Pin \"CAFE\[6\]\" is stuck at VCC" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567096852085 "|MaquinaDeCafe|CAFE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAFE\[7\] GND " "Pin \"CAFE\[7\]\" is stuck at GND" {  } { { "MaquinaDeCafe.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio2/MaquinaDeCafe.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567096852085 "|MaquinaDeCafe|CAFE[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567096852085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567096852211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567096852919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567096852919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567096852975 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567096852975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567096852975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567096852975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567096852985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 13:40:52 2019 " "Processing ended: Thu Aug 29 13:40:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567096852985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567096852985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567096852985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567096852985 ""}
