INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/reports/link
	Log files: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary, at Fri Nov 15 03:34:05 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Nov 15 03:34:05 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html', at Fri Nov 15 03:34:07 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:34:26] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo -keep --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Nov 15 03:34:29 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:34:48] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_krnl_vaddmul_1_0,krnl_vaddmul -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:34:58] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 24343 ; free virtual = 477917
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:34:58] cfgen started: /tools/Xilinx/Vitis/2021.2/bin/cfgen  -nk krnl_vaddmul:4 -sp krnl_vaddmul_1.in1:HBM[0] -sp krnl_vaddmul_1.in2:HBM[1] -sp krnl_vaddmul_1.out_add:HBM[2] -sp krnl_vaddmul_1.out_mul:HBM[3] -sp krnl_vaddmul_2.in1:HBM[4] -sp krnl_vaddmul_2.in2:HBM[5] -sp krnl_vaddmul_2.out_add:HBM[6] -sp krnl_vaddmul_2.out_mul:HBM[7] -sp krnl_vaddmul_3.in1:HBM[8] -sp krnl_vaddmul_3.in2:HBM[9] -sp krnl_vaddmul_3.out_add:HBM[10] -sp krnl_vaddmul_3.out_mul:HBM[11] -sp krnl_vaddmul_4.in1:HBM[12] -sp krnl_vaddmul_4.in2:HBM[13] -sp krnl_vaddmul_4.out_add:HBM[14] -sp krnl_vaddmul_4.out_mul:HBM[15] -dmclkid 0 -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul, num: 4  {krnl_vaddmul_1 krnl_vaddmul_2 krnl_vaddmul_3 krnl_vaddmul_4}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_add, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_mul, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in1, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in2, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_add, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_mul, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in1, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in2, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_add, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_mul, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in1, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in2, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_add, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_mul, sptag: HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in1 to HBM[0] for directive krnl_vaddmul_1.in1:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in2 to HBM[1] for directive krnl_vaddmul_1.in2:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_add to HBM[2] for directive krnl_vaddmul_1.out_add:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_mul to HBM[3] for directive krnl_vaddmul_1.out_mul:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in1 to HBM[4] for directive krnl_vaddmul_2.in1:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in2 to HBM[5] for directive krnl_vaddmul_2.in2:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_add to HBM[6] for directive krnl_vaddmul_2.out_add:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_mul to HBM[7] for directive krnl_vaddmul_2.out_mul:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in1 to HBM[8] for directive krnl_vaddmul_3.in1:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in2 to HBM[9] for directive krnl_vaddmul_3.in2:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_add to HBM[10] for directive krnl_vaddmul_3.out_add:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_mul to HBM[11] for directive krnl_vaddmul_3.out_mul:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in1 to HBM[12] for directive krnl_vaddmul_4.in1:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in2 to HBM[13] for directive krnl_vaddmul_4.in2:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_add to HBM[14] for directive krnl_vaddmul_4.out_add:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_mul to HBM[15] for directive krnl_vaddmul_4.out_mul:HBM[15]
INFO: [SYSTEM_LINK 82-37] [03:35:06] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 24181 ; free virtual = 477756
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:35:06] cf2bd started: /tools/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:35:11] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 24265 ; free virtual = 477845
INFO: [v++ 60-1441] [03:35:11] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 24309 ; free virtual = 477889
INFO: [v++ 60-1443] [03:35:11] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw.rtd -nofilter /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [03:35:17] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 23517 ; free virtual = 477098
INFO: [v++ 60-1443] [03:35:17] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [03:35:18] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 23431 ; free virtual = 477011
INFO: [v++ 60-1443] [03:35:18] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/.ipcache -s --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int --log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/logs/link --report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/reports/link --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini -k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link --no-info --iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 --messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[03:45:28] Run vpl: Step create_project: Started
Creating Vivado project.
[03:45:50] Run vpl: Step create_project: Completed
[03:45:50] Run vpl: Step create_bd: Started
[03:47:09] Run vpl: Step create_bd: RUNNING...
[03:48:27] Run vpl: Step create_bd: RUNNING...
[03:49:44] Run vpl: Step create_bd: RUNNING...
[03:51:03] Run vpl: Step create_bd: RUNNING...
[03:52:20] Run vpl: Step create_bd: RUNNING...
[03:53:39] Run vpl: Step create_bd: RUNNING...
[03:54:56] Run vpl: Step create_bd: RUNNING...
[03:56:16] Run vpl: Step create_bd: RUNNING...
[03:57:34] Run vpl: Step create_bd: RUNNING...
[03:58:51] Run vpl: Step create_bd: RUNNING...
[03:59:30] Run vpl: Step create_bd: Completed
[03:59:30] Run vpl: Step update_bd: Started
[03:59:34] Run vpl: Step update_bd: Completed
[03:59:34] Run vpl: Step generate_target: Started
[04:00:51] Run vpl: Step generate_target: RUNNING...
[04:02:09] Run vpl: Step generate_target: RUNNING...
[04:03:26] Run vpl: Step generate_target: RUNNING...
[04:04:45] Run vpl: Step generate_target: RUNNING...
[04:05:47] Run vpl: Step generate_target: Completed
[04:05:47] Run vpl: Step config_hw_runs: Started
[04:06:03] Run vpl: Step config_hw_runs: Completed
[04:06:03] Run vpl: Step synth: Started
[04:06:36] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:07:08] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:07:39] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:08:11] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:08:42] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:09:14] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:09:45] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:10:16] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:10:47] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:11:19] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:11:50] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:12:22] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:12:53] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:13:24] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:13:56] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:14:27] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:14:58] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:15:30] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[04:16:01] Block-level synthesis in progress, 1 of 4 jobs complete, 0 jobs running.
[04:16:39] Block-level synthesis in progress, 1 of 4 jobs complete, 3 jobs running.
[04:17:10] Top-level synthesis in progress.
[04:17:42] Top-level synthesis in progress.
[04:18:13] Top-level synthesis in progress.
[04:18:46] Top-level synthesis in progress.
[04:19:12] Run vpl: Step synth: Completed
[04:19:12] Run vpl: Step impl: Started
[04:34:54] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 59m 33s 

[04:34:54] Starting logic optimization..
[04:37:31] Phase 1 Retarget
[04:38:02] Phase 2 Constant propagation
[04:38:34] Phase 3 Sweep
[04:41:10] Phase 4 BUFG optimization
[04:41:42] Phase 5 Shift Register Optimization
[04:41:42] Phase 6 Post Processing Netlist
[04:45:52] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 10m 58s 

[04:45:52] Starting logic placement..
[04:47:57] Phase 1 Placer Initialization
[04:47:57] Phase 1.1 Placer Initialization Netlist Sorting
[04:53:10] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[04:55:47] Phase 1.3 Build Placer Netlist Model
[04:59:57] Phase 1.4 Constrain Clocks/Macros
[05:01:32] Phase 2 Global Placement
[05:01:32] Phase 2.1 Floorplanning
[05:03:06] Phase 2.1.1 Partition Driven Placement
[05:03:06] Phase 2.1.1.1 PBP: Partition Driven Placement
[05:07:17] Phase 2.1.1.2 PBP: Clock Region Placement
[05:09:55] Phase 2.1.1.3 PBP: Compute Congestion
[05:09:55] Phase 2.1.1.4 PBP: UpdateTiming
[05:10:58] Phase 2.1.1.5 PBP: Add part constraints
[05:10:58] Phase 2.2 Physical Synthesis After Floorplan
[05:13:05] Phase 2.3 Update Timing before SLR Path Opt
[05:13:05] Phase 2.4 Post-Processing in Floorplanning
[05:13:05] Phase 2.5 Global Placement Core
[05:34:41] Phase 2.5.1 Physical Synthesis In Placer
[05:43:39] Phase 3 Detail Placement
[05:43:39] Phase 3.1 Commit Multi Column Macros
[05:44:10] Phase 3.2 Commit Most Macros & LUTRAMs
[05:48:22] Phase 3.3 Small Shape DP
[05:48:22] Phase 3.3.1 Small Shape Clustering
[05:48:54] Phase 3.3.2 Flow Legalize Slice Clusters
[05:49:26] Phase 3.3.3 Slice Area Swap
[05:54:43] Phase 3.4 Place Remaining
[05:55:15] Phase 3.5 Re-assign LUT pins
[05:55:47] Phase 3.6 Pipeline Register Optimization
[05:55:47] Phase 3.7 Fast Optimization
[05:59:31] Phase 4 Post Placement Optimization and Clean-Up
[05:59:31] Phase 4.1 Post Commit Optimization
[06:04:17] Phase 4.1.1 Post Placement Optimization
[06:04:17] Phase 4.1.1.1 BUFG Insertion
[06:04:17] Phase 1 Physical Synthesis Initialization
[06:06:25] Phase 4.1.1.2 BUFG Replication
[06:06:57] Phase 4.1.1.3 Post Placement Timing Optimization
[06:15:54] Phase 4.1.1.4 Replication
[06:19:36] Phase 4.2 Post Placement Cleanup
[06:19:36] Phase 4.3 Placer Reporting
[06:19:36] Phase 4.3.1 Print Estimated Congestion
[06:20:07] Phase 4.4 Final Placement Cleanup
[06:41:47] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 55m 54s 

[06:41:47] Starting logic routing..
[06:43:54] Phase 1 Build RT Design
[06:50:18] Phase 2 Router Initialization
[06:50:18] Phase 2.1 Fix Topology Constraints
[06:50:49] Phase 2.2 Pre Route Cleanup
[06:51:21] Phase 2.3 Global Clock Net Routing
[06:52:56] Phase 2.4 Update Timing
[07:00:52] Phase 2.5 Update Timing for Bus Skew
[07:00:52] Phase 2.5.1 Update Timing
[07:04:33] Phase 3 Initial Routing
[07:04:33] Phase 3.1 Global Routing
[07:14:36] Phase 4 Rip-up And Reroute
[07:14:36] Phase 4.1 Global Iteration 0
[12:13:21] Phase 4.2 Global Iteration 1
[17:47:19] Phase 5 Delay and Skew Optimization
[17:47:19] Phase 5.1 Delay CleanUp
[17:47:19] Phase 5.2 Clock Skew Optimization
[17:48:51] Phase 6 Post Hold Fix
[17:48:51] Phase 6.1 Hold Fix Iter
[17:50:11] Phase 6.2 Additional Hold Fix
[17:52:17] Phase 7 Leaf Clock Prog Delay Opt
[17:54:48] Phase 8 Route finalize
[17:55:23] Phase 9 Verifying routed nets
[17:56:05] Phase 10 Depositing Routes
[18:04:43] Run vpl: Step impl: Failed
[18:05:11] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL 18-1000] Routing results verification failed due to partially-conflicted nets (Up to first 10 of violated nets):  pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[127]_0[465] pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/mOutPtr_reg_n_0_[2] pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/gmem0_m_axi_U/bus_read/buff_rdata/empty_n_i_3_n_0 pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[127]_0[783] pfm_top_i/dynamic_region/krnl_vaddmul_2/inst/gmem2_m_axi_U/bus_write/align_len_reg_n_0_[18] pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/interrupt pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/rdata[22]_i_3_n_0 pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/add_ln49_fu_150_p2[20] pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/s_axi_control_WDATA[31][10] pfm_top_i/dynamic_region/krnl_vaddmul_1/inst/control_s_axi_U/add_ln49_fu_150_p2[22] 
ERROR: [VPL 60-773] In '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [18:05:48] Run run_link: Step vpl: Failed
Time (s): cpu = 00:09:45 ; elapsed = 14:30:30 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 35792 ; free virtual = 469752
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
