<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>RISC-V Developer Network</title>
    <link>https://risc-v-studio-ide.github.io/</link>
    <description>Recent content on RISC-V Developer Network</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language><atom:link href="https://risc-v-studio-ide.github.io/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>External debug spec</title>
      <link>https://risc-v-studio-ide.github.io/risc-v-architecture/external-debug-spec/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://risc-v-studio-ide.github.io/risc-v-architecture/external-debug-spec/</guid>
      <description> </description>
    </item>
    
    <item>
      <title>Hardware trace spec</title>
      <link>https://risc-v-studio-ide.github.io/risc-v-architecture/hardware-trace-spec/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://risc-v-studio-ide.github.io/risc-v-architecture/hardware-trace-spec/</guid>
      <description> </description>
    </item>
    
    <item>
      <title>RISC-V privileged ISA</title>
      <link>https://risc-v-studio-ide.github.io/risc-v-architecture/risc-v-privileged-isa/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://risc-v-studio-ide.github.io/risc-v-architecture/risc-v-privileged-isa/</guid>
      <description> </description>
    </item>
    
    <item>
      <title>RISC-V unprivileged ISA</title>
      <link>https://risc-v-studio-ide.github.io/risc-v-architecture/risc-v-unprivileged-isa/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://risc-v-studio-ide.github.io/risc-v-architecture/risc-v-unprivileged-isa/</guid>
      <description> </description>
    </item>
    
    <item>
      <title>Virtual Memory Layout on RISC-V Linux</title>
      <link>https://risc-v-studio-ide.github.io/linux-for-risc-v/virtual-memory-layout-on-risc-v-linux/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://risc-v-studio-ide.github.io/linux-for-risc-v/virtual-memory-layout-on-risc-v-linux/</guid>
      <description>Author: Alexandre Ghiti alex@ghiti.fr Date:12 February 2021
This document describes the virtual memory layout used by the RISC-V Linux Kernel.
RISC-V Linux Kernel 32bit RISC-V Linux Kernel SV32 TODO
RISC-V Linux Kernel 64bit The RISC-V privileged architecture document states that the 64bit addresses “must have bits 63–48 all equal to bit 47, or else a page-fault exception will occur.”: that splits the virtual address space into 2 halves separated by a very big hole, the lower half is where the userspace resides, the upper half is where the RISC-V Linux Kernel resides.</description>
    </item>
    
  </channel>
</rss>
