<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nvc0_graph.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nvc0_graph.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Ben Skeggs</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &quot;drmP.h&quot;</span>

<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_mm.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>

<span class="cp">#include &quot;nvc0_graph.h&quot;</span>
<span class="cp">#include &quot;nvc0_grhub.fuc.h&quot;</span>
<span class="cp">#include &quot;nvc0_grgpc.fuc.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_ctxctl_debug_unit</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: %06x - done 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x400</span><span class="p">));</span>
	<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: %06x - stat 0x%08x 0x%08x 0x%08x 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x800</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x804</span><span class="p">),</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x808</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x80c</span><span class="p">));</span>
	<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: %06x - stat 0x%08x 0x%08x 0x%08x 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x810</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x814</span><span class="p">),</span>
		<span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x818</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x81c</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_ctxctl_debug</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gpcnr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409604</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gpc</span><span class="p">;</span>

	<span class="n">nvc0_graph_ctxctl_debug_unit</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">gpc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpc</span> <span class="o">&lt;</span> <span class="n">gpcnr</span><span class="p">;</span> <span class="n">gpc</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nvc0_graph_ctxctl_debug_unit</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x502000</span> <span class="o">+</span> <span class="p">(</span><span class="n">gpc</span> <span class="o">*</span> <span class="mh">0x8000</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_load_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0x00000030</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409500</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409504</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">))</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: load_ctx timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_unload_context_to</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0x00000003</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409500</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">chan</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409504</span><span class="p">,</span> <span class="mh">0x00000009</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: unload_ctx timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_construct_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_GR</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_chan</span> <span class="o">*</span><span class="n">grch</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">ctx</span><span class="p">;</span>

	<span class="n">ctx</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ctx</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_ctxfw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409500</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409504</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: HUB_SET_CHAN timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">nvc0_graph_ctxctl_debug</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nvc0_graph_load_context</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nvc0_grctx_generate</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_ctxfw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409500</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409504</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: HUB_CTX_SAVE timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">nvc0_graph_ctxctl_debug</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nvc0_graph_unload_context_to</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">ctx</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_ro32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">grctx</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_vals</span> <span class="o">=</span> <span class="n">ctx</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">ctx</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_create_context_mmio_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_GR</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_chan</span> <span class="o">*</span><span class="n">grch</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_VM</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk408004</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mh">0x8000</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_VM</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk40800c</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mi">384</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span>
				 <span class="n">NVOBJ_FLAG_VM</span> <span class="o">|</span> <span class="n">NVOBJ_FLAG_VM_USER</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk418810</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_VM</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>


	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00408004</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk408004</span><span class="o">-&gt;</span><span class="n">linst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00408008</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x80000018</span><span class="p">);</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0040800c</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk40800c</span><span class="o">-&gt;</span><span class="n">linst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00408010</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00418810</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk418810</span><span class="o">-&gt;</span><span class="n">linst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00419848</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x10000000</span> <span class="o">|</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk418810</span><span class="o">-&gt;</span><span class="n">linst</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00419004</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk40800c</span><span class="o">-&gt;</span><span class="n">linst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00419008</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00418808</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk408004</span><span class="o">-&gt;</span><span class="n">linst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0041880c</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x80000018</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0xc1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">magic</span> <span class="o">=</span> <span class="mh">0x02180000</span><span class="p">;</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00405830</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">magic</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">gpc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpc</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpc_nr</span><span class="p">;</span> <span class="n">gpc</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tp</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="n">gpc</span><span class="p">];</span> <span class="n">tp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">);</span>
				<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
				<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">magic</span><span class="p">);</span>
				<span class="n">magic</span> <span class="o">+=</span> <span class="mh">0x0324</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">magic</span> <span class="o">=</span> <span class="mh">0x02180000</span><span class="p">;</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x00405830</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">magic</span> <span class="o">|</span> <span class="mh">0x0000218</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x004064c4</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0086ffff</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">gpc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpc</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpc_nr</span><span class="p">;</span> <span class="n">gpc</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tp</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="n">gpc</span><span class="p">];</span> <span class="n">tp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">);</span>
				<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
				<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">)</span> <span class="o">|</span> <span class="n">magic</span><span class="p">);</span>
				<span class="n">magic</span> <span class="o">+=</span> <span class="mh">0x0324</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tp</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="n">gpc</span><span class="p">];</span> <span class="n">tp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x544</span><span class="p">);</span>
				<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
				<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">magic</span><span class="p">);</span>
				<span class="n">magic</span> <span class="o">+=</span> <span class="mh">0x0324</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio_nr</span> <span class="o">=</span> <span class="n">i</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_context_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_instmem_engine</span> <span class="o">*</span><span class="n">pinstmem</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_chan</span> <span class="o">*</span><span class="n">grch</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">grctx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">grch</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">grch</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">grch</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">]</span> <span class="o">=</span> <span class="n">grch</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span>
				 <span class="n">NVOBJ_FLAG_VM</span> <span class="o">|</span> <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">grctx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="n">grctx</span> <span class="o">=</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">grctx</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nvc0_graph_create_context_mmio_list</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">grctx</span><span class="o">-&gt;</span><span class="n">linst</span><span class="p">)</span> <span class="o">|</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mh">0x0214</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">grctx</span><span class="o">-&gt;</span><span class="n">linst</span><span class="p">));</span>
	<span class="n">pinstmem</span><span class="o">-&gt;</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_vals</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nvc0_graph_construct_context</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_vals</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">4</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_ctxfw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio_nr</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="o">-&gt;</span><span class="n">linst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0xf4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0xf8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio_nr</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="o">-&gt;</span><span class="n">linst</span><span class="p">));</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="o">-&gt;</span><span class="n">linst</span><span class="p">));</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">grctx</span><span class="p">,</span> <span class="mh">0x2c</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pinstmem</span><span class="o">-&gt;</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_context_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_chan</span> <span class="o">*</span><span class="n">grch</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>

	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk418810</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk40800c</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">unk408004</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">grch</span><span class="o">-&gt;</span><span class="n">grctx</span><span class="p">);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_object_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span>
		      <span class="n">u32</span> <span class="n">handle</span><span class="p">,</span> <span class="n">u16</span> <span class="n">class</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_init_obj418880</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_GR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x0880</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x08a4</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x0888</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x08b4</span><span class="p">),</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">unk4188b4</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x08b8</span><span class="p">),</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">unk4188b8</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_init_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400080</span><span class="p">,</span> <span class="mh">0x003083c2</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400088</span><span class="p">,</span> <span class="mh">0x00006fe7</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40008c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400090</span><span class="p">,</span> <span class="mh">0x00000030</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40013c</span><span class="p">,</span> <span class="mh">0x013901f7</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400140</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400144</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400148</span><span class="p">,</span> <span class="mh">0x00000110</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400138</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400130</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400134</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400124</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_init_gpc_0</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_GR</span><span class="p">);</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">magicgpc918</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="mh">0x00800000</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_total</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">[</span><span class="n">TP_MAX</span> <span class="o">/</span> <span class="mi">8</span><span class="p">];</span>
	<span class="n">u8</span>  <span class="n">tpnr</span><span class="p">[</span><span class="n">GPC_MAX</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">gpc</span><span class="p">,</span> <span class="n">tpc</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x5c</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* affects TFB offset queries */</span>

	<span class="cm">/*</span>
<span class="cm">	 *      TP      ROP UNKVAL(magic_not_rop_nr)</span>
<span class="cm">	 * 450: 4/0/0/0 2        3</span>
<span class="cm">	 * 460: 3/4/0/0 4        1</span>
<span class="cm">	 * 465: 3/4/4/0 4        7</span>
<span class="cm">	 * 470: 3/3/4/4 5        5</span>
<span class="cm">	 * 480: 3/4/4/4 6        6</span>
<span class="cm">	 */</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">tpnr</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">gpc</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_total</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">gpc</span> <span class="o">=</span> <span class="p">(</span><span class="n">gpc</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpc_nr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">tpnr</span><span class="p">[</span><span class="n">gpc</span><span class="p">]);</span>
		<span class="n">tpc</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="n">gpc</span><span class="p">]</span> <span class="o">-</span> <span class="n">tpnr</span><span class="p">[</span><span class="n">gpc</span><span class="p">]</span><span class="o">--</span><span class="p">;</span>

		<span class="n">data</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">8</span><span class="p">]</span> <span class="o">|=</span> <span class="n">tpc</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">i</span> <span class="o">%</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x0980</span><span class="p">),</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x0984</span><span class="p">),</span> <span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x0988</span><span class="p">),</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x098c</span><span class="p">),</span> <span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">gpc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpc</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpc_nr</span><span class="p">;</span> <span class="n">gpc</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x0914</span><span class="p">),</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
						  <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="n">gpc</span><span class="p">]);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x0910</span><span class="p">),</span> <span class="mh">0x00040000</span> <span class="o">|</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_total</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x0918</span><span class="p">),</span> <span class="n">magicgpc918</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x1bd4</span><span class="p">),</span> <span class="n">magicgpc918</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_BCAST</span><span class="p">(</span><span class="mh">0x08ac</span><span class="p">),</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100800</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_init_units</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409c24</span><span class="p">,</span> <span class="mh">0x000f0000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x404000</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span> <span class="cm">/* DISPATCH */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x404600</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span> <span class="cm">/* M2MF */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x408030</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40601c</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x404490</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span> <span class="cm">/* MACRO */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x406018</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405840</span><span class="p">,</span> <span class="mh">0xc0000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x405844</span><span class="p">,</span> <span class="mh">0x00ffffff</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x419cc0</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x419eb4</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">,</span> <span class="mh">0x00001000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_init_gpc_1</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_GR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">gpc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpc</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpc_nr</span><span class="p">;</span> <span class="n">gpc</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x0420</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x0900</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x1028</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x0824</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">tp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tp</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="n">gpc</span><span class="p">];</span> <span class="n">tp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x508</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x50c</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x224</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x48c</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x084</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x644</span><span class="p">),</span> <span class="mh">0x001ffffe</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TP_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="n">tp</span><span class="p">,</span> <span class="mh">0x64c</span><span class="p">),</span> <span class="mh">0x0000000f</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x2c90</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x2c94</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_init_rop</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_GR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rop</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">rop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">rop</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rop_nr</span><span class="p">;</span> <span class="n">rop</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ROP_UNIT</span><span class="p">(</span><span class="n">rop</span><span class="p">,</span> <span class="mh">0x144</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ROP_UNIT</span><span class="p">(</span><span class="n">rop</span><span class="p">,</span> <span class="mh">0x070</span><span class="p">),</span> <span class="mh">0xc0000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ROP_UNIT</span><span class="p">(</span><span class="n">rop</span><span class="p">,</span> <span class="mh">0x204</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ROP_UNIT</span><span class="p">(</span><span class="n">rop</span><span class="p">,</span> <span class="mh">0x208</span><span class="p">),</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_init_fuc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">fuc_base</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">nvc0_graph_fuc</span> <span class="o">*</span><span class="n">code</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nvc0_graph_fuc</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">fuc_base</span> <span class="o">+</span> <span class="mh">0x01c0</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">fuc_base</span> <span class="o">+</span> <span class="mh">0x01c4</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">fuc_base</span> <span class="o">+</span> <span class="mh">0x0180</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">code</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">i</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">fuc_base</span> <span class="o">+</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">fuc_base</span> <span class="o">+</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">code</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_init_ctxctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_GR</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">r000260</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_ctxfw</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* load HUB microcode */</span>
		<span class="n">r000260</span> <span class="o">=</span> <span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000260</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4091c0</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">nvc0_grhub_data</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x4091c4</span><span class="p">,</span> <span class="n">nvc0_grhub_data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409180</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">nvc0_grhub_code</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">i</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409188</span><span class="p">,</span> <span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409184</span><span class="p">,</span> <span class="n">nvc0_grhub_code</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>

		<span class="cm">/* load GPC microcode */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41a1c0</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">nvc0_grgpc_data</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41a1c4</span><span class="p">,</span> <span class="n">nvc0_grgpc_data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41a180</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">nvc0_grgpc_code</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">i</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41a188</span><span class="p">,</span> <span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">);</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41a184</span><span class="p">,</span> <span class="n">nvc0_grgpc_code</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000260</span><span class="p">,</span> <span class="n">r000260</span><span class="p">);</span>

		<span class="cm">/* start HUB ucode running, it&#39;ll init the GPCs */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40910c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409100</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: HUB_INIT timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">nvc0_graph_ctxctl_debug</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_size</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409804</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* load fuc microcode */</span>
	<span class="n">r000260</span> <span class="o">=</span> <span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000260</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nvc0_graph_init_fuc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409000</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc409c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc409d</span><span class="p">);</span>
	<span class="n">nvc0_graph_init_fuc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41a000</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc41ac</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc41ad</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000260</span><span class="p">,</span> <span class="n">r000260</span><span class="p">);</span>

	<span class="cm">/* start both of them running */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41a10c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40910c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x41a100</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409100</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">))</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;0x409800 wait failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409500</span><span class="p">,</span> <span class="mh">0x7fffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409504</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409500</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409504</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait_ne</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fuc09 req 0x10 timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_size</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409500</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409504</span><span class="p">,</span> <span class="mh">0x00000016</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait_ne</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fuc09 req 0x16 timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409840</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409500</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409504</span><span class="p">,</span> <span class="mh">0x00000025</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait_ne</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409800</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fuc09 req 0x25 timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000200</span><span class="p">,</span> <span class="mh">0x18001000</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x000200</span><span class="p">,</span> <span class="mh">0x18001000</span><span class="p">,</span> <span class="mh">0x18001000</span><span class="p">);</span>

	<span class="n">nvc0_graph_init_obj418880</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">nvc0_graph_init_regs</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="cm">/*nvc0_graph_init_unitplemented_magics(dev);*/</span>
	<span class="n">nvc0_graph_init_gpc_0</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="cm">/*nvc0_graph_init_unitplemented_c242(dev);*/</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400500</span><span class="p">,</span> <span class="mh">0x00010001</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40013c</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">nvc0_graph_init_units</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">nvc0_graph_init_gpc_1</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">nvc0_graph_init_rop</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400138</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400118</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400130</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40011c</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400134</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400054</span><span class="p">,</span> <span class="mh">0x34ce3464</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nvc0_graph_init_ctxctl</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nvc0_graph_isr_chid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">inst</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_priv</span> <span class="o">*</span><span class="n">pfifo</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pfifo</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span> <span class="o">||</span> <span class="o">!</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">inst</span> <span class="o">==</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_ctxctl_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ustat</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409c18</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ustat</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: CTXCTRL ucode error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ustat</span> <span class="o">&amp;</span> <span class="mh">0x00080000</span><span class="p">)</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: CTXCTRL watchdog timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ustat</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x00080001</span><span class="p">)</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: CTXCTRL 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ustat</span><span class="p">);</span>

	<span class="n">nvc0_graph_ctxctl_debug</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409c20</span><span class="p">,</span> <span class="n">ustat</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">inst</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409b00</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0fffffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">chid</span> <span class="o">=</span> <span class="n">nvc0_graph_isr_chid</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">inst</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">stat</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400704</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mthd</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00003ffc</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00070000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400708</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">code</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400110</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x404200</span> <span class="o">+</span> <span class="p">(</span><span class="n">subc</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x00000010</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nouveau_gpuobj_mthd_call2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chid</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: ILLEGAL_MTHD ch %d [0x%010llx] &quot;</span>
				     <span class="s">&quot;subc %d class 0x%04x mthd 0x%04x &quot;</span>
				     <span class="s">&quot;data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">chid</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>
		<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000010</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x00000020</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: ILLEGAL_CLASS ch %d [0x%010llx] subc %d &quot;</span>
			     <span class="s">&quot;class 0x%04x mthd 0x%04x data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">chid</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="mh">0x00000020</span><span class="p">);</span>
		<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000020</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x00100000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: DATA_ERROR [&quot;</span><span class="p">);</span>
		<span class="n">nouveau_enum_print</span><span class="p">(</span><span class="n">nv50_data_error_names</span><span class="p">,</span> <span class="n">code</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;] ch %d [0x%010llx] subc %d class 0x%04x &quot;</span>
		       <span class="s">&quot;mthd 0x%04x data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">chid</span><span class="p">,</span> <span class="n">inst</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="mh">0x00100000</span><span class="p">);</span>
		<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00100000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x00200000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">trap</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">);</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: TRAP ch %d status 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chid</span><span class="p">,</span> <span class="n">trap</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400108</span><span class="p">,</span> <span class="n">trap</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="mh">0x00200000</span><span class="p">);</span>
		<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00200000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x00080000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nvc0_graph_ctxctl_isr</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="mh">0x00080000</span><span class="p">);</span>
		<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00080000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: unknown stat 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400100</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400500</span><span class="p">,</span> <span class="mh">0x00010001</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_graph_create_fw</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">fwname</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nvc0_graph_fuc</span> <span class="o">*</span><span class="n">fuc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">fw</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">f</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">f</span><span class="p">),</span> <span class="s">&quot;nouveau/nv%02x_%s&quot;</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">,</span> <span class="n">fwname</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw</span><span class="p">,</span> <span class="n">f</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snprintf</span><span class="p">(</span><span class="n">f</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">f</span><span class="p">),</span> <span class="s">&quot;nouveau/%s&quot;</span><span class="p">,</span> <span class="n">fwname</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw</span><span class="p">,</span> <span class="n">f</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to load %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fwname</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">fuc</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>
	<span class="n">fuc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">kmemdup</span><span class="p">(</span><span class="n">fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">fuc</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="n">release_firmware</span><span class="p">(</span><span class="n">fw</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">fuc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_destroy_fw</span><span class="p">(</span><span class="k">struct</span> <span class="n">nvc0_graph_fuc</span> <span class="o">*</span><span class="n">fuc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fuc</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">fuc</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">);</span>
		<span class="n">fuc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nvc0_graph_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nouveau_ctxfw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nvc0_graph_destroy_fw</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc409c</span><span class="p">);</span>
		<span class="n">nvc0_graph_destroy_fw</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc409d</span><span class="p">);</span>
		<span class="n">nvc0_graph_destroy_fw</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc41ac</span><span class="p">);</span>
		<span class="n">nvc0_graph_destroy_fw</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc41ad</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">unk4188b8</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">unk4188b4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_vals</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">grctx_vals</span><span class="p">);</span>

	<span class="n">NVOBJ_ENGINE_DEL</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nvc0_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nvc0_graph_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">gpc</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fermi</span><span class="p">;</span>

	<span class="n">fermi</span> <span class="o">=</span> <span class="n">nvc0_graph_class</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fermi</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: unsupported chipset, please report!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nvc0_graph_destroy</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nvc0_graph_init</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">fini</span> <span class="o">=</span> <span class="n">nvc0_graph_fini</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_new</span> <span class="o">=</span> <span class="n">nvc0_graph_context_new</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span> <span class="o">=</span> <span class="n">nvc0_graph_context_del</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">object_new</span> <span class="o">=</span> <span class="n">nvc0_graph_object_new</span><span class="p">;</span>

	<span class="n">NVOBJ_ENGINE_ADD</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="n">nvc0_graph_isr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nouveau_ctxfw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: using external firmware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nvc0_graph_create_fw</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fuc409c&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc409c</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">nvc0_graph_create_fw</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fuc409d&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc409d</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">nvc0_graph_create_fw</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fuc41ac&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc41ac</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">nvc0_graph_create_fw</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fuc41ad&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fuc41ad</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">unk4188b4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">unk4188b8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x1000</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">unk4188b4</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">unk4188b8</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mh">0x00000010</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpc_nr</span>  <span class="o">=</span>  <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409604</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0000001f</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rop_nr</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x409604</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x001f0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">gpc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">gpc</span> <span class="o">&lt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">gpc_nr</span><span class="p">;</span> <span class="n">gpc</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="n">gpc</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GPC_UNIT</span><span class="p">(</span><span class="n">gpc</span><span class="p">,</span> <span class="mh">0x2608</span><span class="p">));</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_total</span> <span class="o">+=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="n">gpc</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="cm">/*XXX: these need figuring out... */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0xc0</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_total</span> <span class="o">==</span> <span class="mi">11</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* 465, 3/4/4/0, 4 */</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x07</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_total</span> <span class="o">==</span> <span class="mi">14</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* 470, 3/3/4/4, 5 */</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x05</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_total</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* 480, 3/4/4/4, 6 */</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x06</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xc3</span>: <span class="cm">/* 450, 4/0/0/0, 2 */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x03</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xc4</span>: <span class="cm">/* 460, 3/4/0/0, 4 */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xc1</span>: <span class="cm">/* 2/0/0/0, 1 */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xc8</span>: <span class="cm">/* 4/4/3/4, 5 */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x06</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xce</span>: <span class="cm">/* 4/4/0/0, 4 */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x03</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xcf</span>: <span class="cm">/* 4/0/0/0, 3 */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x03</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xd9</span>: <span class="cm">/* 1/0/0/0, 1 */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH: unknown config: %d/%d/%d/%d, %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
			 <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tp_nr</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rop_nr</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">magic_not_rop_nr</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x902d</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* 2D */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x9039</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* M2MF */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x9097</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* 3D */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fermi</span> <span class="o">&gt;=</span> <span class="mh">0x9197</span><span class="p">)</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x9197</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* 3D (NVC1-) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fermi</span> <span class="o">&gt;=</span> <span class="mh">0x9297</span><span class="p">)</span>
		<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x9297</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* 3D (NVC8-) */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x90c0</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span> <span class="cm">/* COMPUTE */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="n">nvc0_graph_destroy</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_GR</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
