Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat Nov  7 14:00:39 2020
| Host             : DESKTOP-90KFNRA running 64-bit major release  (build 9200)
| Command          : report_power -file p2_power_routed.rpt -pb p2_power_summary_routed.pb -rpx p2_power_routed.rpx
| Design           : p2
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 22.050 (Junction temp exceeded!) |
| Dynamic (W)              | 21.564                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     6.040 |     1076 |       --- |             --- |
|   LUT as Logic           |     4.930 |      444 |     20800 |            2.13 |
|   LUT as Distributed RAM |     0.761 |       92 |      9600 |            0.96 |
|   Register               |     0.195 |      321 |     41600 |            0.77 |
|   CARRY4                 |     0.135 |       32 |      8150 |            0.39 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |     0.007 |        8 |     32600 |            0.02 |
|   Others                 |     0.000 |       18 |       --- |             --- |
| Signals                  |     6.011 |      787 |       --- |             --- |
| I/O                      |     9.513 |       19 |       106 |           17.92 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    22.050 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    12.424 |      12.083 |      0.341 |
| Vccaux    |       1.800 |     0.401 |       0.347 |      0.053 |
| Vcco33    |       3.300 |     2.685 |       2.684 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| p2                                    |    21.564 |
|   clockDivider                        |     0.108 |
|   pipeline_register                   |    11.409 |
|     ALUControl                        |     0.731 |
|     DataMemory                        |     0.206 |
|       memory_reg_0_31_0_0             |     0.004 |
|       memory_reg_0_31_10_10           |     0.005 |
|       memory_reg_0_31_11_11           |     0.007 |
|       memory_reg_0_31_12_12           |     0.005 |
|       memory_reg_0_31_13_13           |     0.010 |
|       memory_reg_0_31_14_14           |     0.009 |
|       memory_reg_0_31_15_15           |     0.006 |
|       memory_reg_0_31_16_16           |     0.009 |
|       memory_reg_0_31_17_17           |     0.006 |
|       memory_reg_0_31_18_18           |     0.007 |
|       memory_reg_0_31_19_19           |     0.006 |
|       memory_reg_0_31_1_1             |     0.005 |
|       memory_reg_0_31_20_20           |     0.009 |
|       memory_reg_0_31_21_21           |     0.007 |
|       memory_reg_0_31_22_22           |     0.007 |
|       memory_reg_0_31_23_23           |     0.007 |
|       memory_reg_0_31_24_24           |     0.005 |
|       memory_reg_0_31_25_25           |     0.004 |
|       memory_reg_0_31_26_26           |     0.004 |
|       memory_reg_0_31_27_27           |     0.004 |
|       memory_reg_0_31_28_28           |     0.006 |
|       memory_reg_0_31_29_29           |     0.009 |
|       memory_reg_0_31_2_2             |     0.011 |
|       memory_reg_0_31_30_30           |     0.007 |
|       memory_reg_0_31_31_31           |     0.007 |
|       memory_reg_0_31_3_3             |     0.009 |
|       memory_reg_0_31_4_4             |     0.005 |
|       memory_reg_0_31_5_5             |     0.005 |
|       memory_reg_0_31_6_6             |     0.008 |
|       memory_reg_0_31_7_7             |     0.005 |
|       memory_reg_0_31_8_8             |     0.005 |
|       memory_reg_0_31_9_9             |     0.006 |
|     EXMEM                             |     2.332 |
|     IDEX                              |     2.550 |
|     IFID                              |     0.457 |
|     MEMWB                             |     2.155 |
|     alu                               |     0.229 |
|     pc                                |     1.070 |
|     registerFile                      |     1.578 |
|       register_file_reg_r1_0_31_0_5   |     0.078 |
|       register_file_reg_r1_0_31_12_17 |     0.084 |
|       register_file_reg_r1_0_31_18_23 |     0.070 |
|       register_file_reg_r1_0_31_24_29 |     0.073 |
|       register_file_reg_r1_0_31_30_31 |     0.025 |
|       register_file_reg_r1_0_31_6_11  |     0.076 |
|       register_file_reg_r2_0_31_0_5   |     0.098 |
|       register_file_reg_r2_0_31_12_17 |     0.078 |
|       register_file_reg_r2_0_31_18_23 |     0.082 |
|       register_file_reg_r2_0_31_24_29 |     0.076 |
|       register_file_reg_r2_0_31_30_31 |     0.025 |
|       register_file_reg_r2_0_31_6_11  |     0.077 |
|       register_file_reg_r3_0_31_0_5   |     0.080 |
|       register_file_reg_r3_0_31_12_17 |     0.083 |
|       register_file_reg_r3_0_31_6_11  |     0.085 |
|   ringCounter                         |     0.247 |
+---------------------------------------+-----------+


