@misc{wb,
  author = {Richard Herveille},
  title = {{WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores - Revision B.4}},
  year = 2010,
  url = "http://opencores.org/opencores,wishbone",
}

@misc{sdb,
  author = {Alessandro Rubini and Wesley W. Terpstra and Manohar Vanga},
  title = {{Self-Describing Bus (SDB) Specification for Logic Cores - Version 1.1}},
  month = {April},
  year = 2013,
  url = "http://www.ohwr.org/projects/sdb"
}

@inproceedings{wr,
  title={{White Rabbit: Sub-Nanosecond Timing Distribution over Ethernet}},
  author={Moreira, Pedro and Serrano, Javier and Wlostowski, Tomasz and Loschmidt, Patrick and Gaderer, Georg},
  booktitle={International IEEE Symposium on Precision Clock Synchronization for Measurement, Control and Communication},
  year = {2009},
  publisher = {IEEE},
}
