#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Oct 14 13:32:02 2018
# Process ID: 18594
# Current directory: /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.runs/synth_1
# Command line: vivado -log MultiplyFractionsWithZeroCheck.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MultiplyFractionsWithZeroCheck.tcl
# Log file: /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.runs/synth_1/MultiplyFractionsWithZeroCheck.vds
# Journal file: /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MultiplyFractionsWithZeroCheck.tcl -notrace
Command: synth_design -top MultiplyFractionsWithZeroCheck -part xc7a100tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18601 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.180 ; gain = 87.988 ; free physical = 126 ; free virtual = 7064
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MultiplyFractionsWithZeroCheck' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractionsWithZeroCheck.vhd:16]
INFO: [Synth 8-3491] module 'MultiplyFractions' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:5' bound to instance 'mult' of component 'MultiplyFractions' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractionsWithZeroCheck.vhd:28]
INFO: [Synth 8-638] synthesizing module 'MultiplyFractions' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:15]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adder1' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:54]
INFO: [Synth 8-638] synthesizing module 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:15]
INFO: [Synth 8-3491] module 'CLA16bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:5' bound to instance 'ual0' of component 'CLA16bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:29]
INFO: [Synth 8-638] synthesizing module 'CLA16bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:15]
INFO: [Synth 8-3491] module 'CLA4bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:5' bound to instance 'ual0' of component 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:29]
INFO: [Synth 8-638] synthesizing module 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:15]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg0' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ModulePG' (1#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:13]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg1' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:28]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg2' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:29]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg3' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'CLA4bits' (2#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:15]
INFO: [Synth 8-3491] module 'CLA4bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:5' bound to instance 'ual1' of component 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:30]
INFO: [Synth 8-638] synthesizing module 'CLA4bits__parameterized1' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:15]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg0' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:27]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg1' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:28]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg2' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:29]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg3' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'CLA4bits__parameterized1' (2#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:15]
INFO: [Synth 8-3491] module 'CLA4bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:5' bound to instance 'ual2' of component 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:31]
INFO: [Synth 8-638] synthesizing module 'CLA4bits__parameterized3' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:15]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg0' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:27]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg1' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:28]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg2' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:29]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg3' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'CLA4bits__parameterized3' (2#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:15]
INFO: [Synth 8-3491] module 'CLA4bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:5' bound to instance 'ual3' of component 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:32]
INFO: [Synth 8-638] synthesizing module 'CLA4bits__parameterized5' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:15]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg0' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:27]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg1' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:28]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg2' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:29]
INFO: [Synth 8-3491] module 'ModulePG' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/PG.vhd:5' bound to instance 'pg3' of component 'ModulePG' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'CLA4bits__parameterized5' (2#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'CLA16bits' (3#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:15]
INFO: [Synth 8-3491] module 'CLA16bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:5' bound to instance 'ual1' of component 'CLA16bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:30]
INFO: [Synth 8-638] synthesizing module 'CLA16bits__parameterized1' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:15]
INFO: [Synth 8-3491] module 'CLA4bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:5' bound to instance 'ual0' of component 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:29]
INFO: [Synth 8-3491] module 'CLA4bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:5' bound to instance 'ual1' of component 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:30]
INFO: [Synth 8-3491] module 'CLA4bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:5' bound to instance 'ual2' of component 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:31]
INFO: [Synth 8-3491] module 'CLA4bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA4bit.vhd:5' bound to instance 'ual3' of component 'CLA4bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'CLA16bits__parameterized1' (3#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA16bits.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'CLA32bits' (4#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:15]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-3491] module 'CLA32bits' declared at '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CLA32bits.vhd:5' bound to instance 'adderNth' of component 'CLA32bits' [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'MultiplyFractions' (5#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'MultiplyFractionsWithZeroCheck' (6#1) [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractionsWithZeroCheck.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1338.711 ; gain = 130.520 ; free physical = 179 ; free virtual = 7074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin GEN[1].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[1].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[1].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[1].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[1].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[1].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[1].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[1].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[2].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[2].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[2].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[2].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[2].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[2].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[2].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[2].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[3].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[3].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[3].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[3].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[3].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[3].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[3].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[3].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[4].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[4].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[4].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[4].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[4].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[4].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[4].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[4].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[5].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[5].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[5].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[5].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[5].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[5].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[5].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[5].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[6].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[6].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[6].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[6].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[6].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[6].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[6].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[6].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[7].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[7].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[7].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[7].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[7].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[7].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[7].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[7].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[8].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[8].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[8].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[8].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[8].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[8].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[8].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[8].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[9].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[9].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[9].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[9].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[9].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[9].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[9].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[9].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[10].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[10].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[10].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[10].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[10].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[10].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[10].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[10].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[11].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[11].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[11].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[11].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[11].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[11].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[11].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[11].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[12].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[12].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[12].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[12].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[12].adderNth:a[27] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[12].adderNth:a[26] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[12].adderNth:a[25] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[12].adderNth:a[24] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[13].adderNth:a[31] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[13].adderNth:a[30] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[13].adderNth:a[29] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
WARNING: [Synth 8-3295] tying undriven pin GEN[13].adderNth:a[28] to constant 0 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplyFractions.vhd:60]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1338.711 ; gain = 130.520 ; free physical = 179 ; free virtual = 7074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/constraints_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/constraints_1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/constraints_1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MultiplyFractionsWithZeroCheck_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MultiplyFractionsWithZeroCheck_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1713.984 ; gain = 0.000 ; free physical = 131 ; free virtual = 6813
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 201 ; free virtual = 6889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 201 ; free virtual = 6889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 202 ; free virtual = 6891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 193 ; free virtual = 6882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 184   
	   2 Input      1 Bit         XORs := 737   
+---Muxes : 
	   2 Input     24 Bit        Muxes := 22    
	   2 Input     23 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MultiplyFractionsWithZeroCheck 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
Module ModulePG 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module CLA4bits 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module CLA4bits__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module CLA4bits__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module CLA4bits__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MultiplyFractions 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 22    
	   2 Input     23 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 172 ; free virtual = 6861
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 121 ; free virtual = 6738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 157 ; free virtual = 6735
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 157 ; free virtual = 6736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 158 ; free virtual = 6736
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 158 ; free virtual = 6736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 158 ; free virtual = 6736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |  1841|
|2     |LUT3 |   160|
|3     |LUT4 |   232|
|4     |LUT5 |    24|
|5     |LUT6 |   425|
|6     |IBUF |    50|
|7     |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2756|
|2     |  mult                 |MultiplyFractions             |  2645|
|3     |    adder1             |CLA32bits__1                  |    92|
|4     |      ual0             |CLA16bits__1                  |    64|
|5     |        ual0           |CLA4bits__3                   |    12|
|6     |          pg0          |ModulePG__63                  |     1|
|7     |          pg1          |ModulePG__62                  |     2|
|8     |          pg2          |ModulePG__61                  |     2|
|9     |          pg3          |ModulePG__60                  |     2|
|10    |        ual1           |CLA4bits__parameterized1__3   |    16|
|11    |          pg0          |ModulePG__59                  |     2|
|12    |          pg1          |ModulePG__58                  |     2|
|13    |          pg2          |ModulePG__57                  |     2|
|14    |          pg3          |ModulePG__56                  |     2|
|15    |        ual2           |CLA4bits__parameterized3__3   |    16|
|16    |          pg0          |ModulePG__55                  |     2|
|17    |          pg1          |ModulePG__54                  |     2|
|18    |          pg2          |ModulePG__53                  |     2|
|19    |          pg3          |ModulePG__52                  |     2|
|20    |        ual3           |CLA4bits__parameterized5__3   |    16|
|21    |          pg0          |ModulePG__51                  |     2|
|22    |          pg1          |ModulePG__50                  |     2|
|23    |          pg2          |ModulePG__49                  |     2|
|24    |          pg3          |ModulePG__48                  |     2|
|25    |      ual1             |CLA16bits__parameterized1__1  |    28|
|26    |        ual0           |CLA4bits__2                   |    16|
|27    |          pg0          |ModulePG__47                  |     2|
|28    |          pg1          |ModulePG__46                  |     2|
|29    |          pg2          |ModulePG__45                  |     2|
|30    |          pg3          |ModulePG__44                  |     2|
|31    |        ual1           |CLA4bits__parameterized1__2   |    11|
|32    |          pg0          |ModulePG__43                  |     2|
|33    |          pg1          |ModulePG__42                  |     2|
|34    |          pg2          |ModulePG__41                  |     2|
|35    |    \GEN[1].adderNth   |CLA32bits__2                  |    92|
|36    |      ual0             |CLA16bits__2                  |    64|
|37    |        ual0           |CLA4bits__5                   |    12|
|38    |          pg0          |ModulePG__95                  |     1|
|39    |          pg1          |ModulePG__94                  |     2|
|40    |          pg2          |ModulePG__93                  |     2|
|41    |          pg3          |ModulePG__92                  |     2|
|42    |        ual1           |CLA4bits__parameterized1__5   |    16|
|43    |          pg0          |ModulePG__91                  |     2|
|44    |          pg1          |ModulePG__90                  |     2|
|45    |          pg2          |ModulePG__89                  |     2|
|46    |          pg3          |ModulePG__88                  |     2|
|47    |        ual2           |CLA4bits__parameterized3__5   |    16|
|48    |          pg0          |ModulePG__87                  |     2|
|49    |          pg1          |ModulePG__86                  |     2|
|50    |          pg2          |ModulePG__85                  |     2|
|51    |          pg3          |ModulePG__84                  |     2|
|52    |        ual3           |CLA4bits__parameterized5__5   |    16|
|53    |          pg0          |ModulePG__83                  |     2|
|54    |          pg1          |ModulePG__82                  |     2|
|55    |          pg2          |ModulePG__81                  |     2|
|56    |          pg3          |ModulePG__80                  |     2|
|57    |      ual1             |CLA16bits__parameterized1__2  |    28|
|58    |        ual0           |CLA4bits__4                   |    16|
|59    |          pg0          |ModulePG__79                  |     2|
|60    |          pg1          |ModulePG__78                  |     2|
|61    |          pg2          |ModulePG__77                  |     2|
|62    |          pg3          |ModulePG__76                  |     2|
|63    |        ual1           |CLA4bits__parameterized1__4   |    11|
|64    |          pg0          |ModulePG__75                  |     2|
|65    |          pg1          |ModulePG__74                  |     2|
|66    |          pg2          |ModulePG__73                  |     2|
|67    |    \GEN[2].adderNth   |CLA32bits__3                  |    92|
|68    |      ual0             |CLA16bits__3                  |    64|
|69    |        ual0           |CLA4bits__7                   |    12|
|70    |          pg0          |ModulePG__127                 |     1|
|71    |          pg1          |ModulePG__126                 |     2|
|72    |          pg2          |ModulePG__125                 |     2|
|73    |          pg3          |ModulePG__124                 |     2|
|74    |        ual1           |CLA4bits__parameterized1__7   |    16|
|75    |          pg0          |ModulePG__123                 |     2|
|76    |          pg1          |ModulePG__122                 |     2|
|77    |          pg2          |ModulePG__121                 |     2|
|78    |          pg3          |ModulePG__120                 |     2|
|79    |        ual2           |CLA4bits__parameterized3__7   |    16|
|80    |          pg0          |ModulePG__119                 |     2|
|81    |          pg1          |ModulePG__118                 |     2|
|82    |          pg2          |ModulePG__117                 |     2|
|83    |          pg3          |ModulePG__116                 |     2|
|84    |        ual3           |CLA4bits__parameterized5__7   |    16|
|85    |          pg0          |ModulePG__115                 |     2|
|86    |          pg1          |ModulePG__114                 |     2|
|87    |          pg2          |ModulePG__113                 |     2|
|88    |          pg3          |ModulePG__112                 |     2|
|89    |      ual1             |CLA16bits__parameterized1__3  |    28|
|90    |        ual0           |CLA4bits__6                   |    16|
|91    |          pg0          |ModulePG__111                 |     2|
|92    |          pg1          |ModulePG__110                 |     2|
|93    |          pg2          |ModulePG__109                 |     2|
|94    |          pg3          |ModulePG__108                 |     2|
|95    |        ual1           |CLA4bits__parameterized1__6   |    11|
|96    |          pg0          |ModulePG__107                 |     2|
|97    |          pg1          |ModulePG__106                 |     2|
|98    |          pg2          |ModulePG__105                 |     2|
|99    |    \GEN[3].adderNth   |CLA32bits__4                  |    92|
|100   |      ual0             |CLA16bits__4                  |    64|
|101   |        ual0           |CLA4bits__9                   |    12|
|102   |          pg0          |ModulePG__159                 |     1|
|103   |          pg1          |ModulePG__158                 |     2|
|104   |          pg2          |ModulePG__157                 |     2|
|105   |          pg3          |ModulePG__156                 |     2|
|106   |        ual1           |CLA4bits__parameterized1__9   |    16|
|107   |          pg0          |ModulePG__155                 |     2|
|108   |          pg1          |ModulePG__154                 |     2|
|109   |          pg2          |ModulePG__153                 |     2|
|110   |          pg3          |ModulePG__152                 |     2|
|111   |        ual2           |CLA4bits__parameterized3__9   |    16|
|112   |          pg0          |ModulePG__151                 |     2|
|113   |          pg1          |ModulePG__150                 |     2|
|114   |          pg2          |ModulePG__149                 |     2|
|115   |          pg3          |ModulePG__148                 |     2|
|116   |        ual3           |CLA4bits__parameterized5__9   |    16|
|117   |          pg0          |ModulePG__147                 |     2|
|118   |          pg1          |ModulePG__146                 |     2|
|119   |          pg2          |ModulePG__145                 |     2|
|120   |          pg3          |ModulePG__144                 |     2|
|121   |      ual1             |CLA16bits__parameterized1__4  |    28|
|122   |        ual0           |CLA4bits__8                   |    16|
|123   |          pg0          |ModulePG__143                 |     2|
|124   |          pg1          |ModulePG__142                 |     2|
|125   |          pg2          |ModulePG__141                 |     2|
|126   |          pg3          |ModulePG__140                 |     2|
|127   |        ual1           |CLA4bits__parameterized1__8   |    11|
|128   |          pg0          |ModulePG__139                 |     2|
|129   |          pg1          |ModulePG__138                 |     2|
|130   |          pg2          |ModulePG__137                 |     2|
|131   |    \GEN[4].adderNth   |CLA32bits__5                  |    92|
|132   |      ual0             |CLA16bits__5                  |    64|
|133   |        ual0           |CLA4bits__11                  |    12|
|134   |          pg0          |ModulePG__191                 |     1|
|135   |          pg1          |ModulePG__190                 |     2|
|136   |          pg2          |ModulePG__189                 |     2|
|137   |          pg3          |ModulePG__188                 |     2|
|138   |        ual1           |CLA4bits__parameterized1__11  |    16|
|139   |          pg0          |ModulePG__187                 |     2|
|140   |          pg1          |ModulePG__186                 |     2|
|141   |          pg2          |ModulePG__185                 |     2|
|142   |          pg3          |ModulePG__184                 |     2|
|143   |        ual2           |CLA4bits__parameterized3__11  |    16|
|144   |          pg0          |ModulePG__183                 |     2|
|145   |          pg1          |ModulePG__182                 |     2|
|146   |          pg2          |ModulePG__181                 |     2|
|147   |          pg3          |ModulePG__180                 |     2|
|148   |        ual3           |CLA4bits__parameterized5__11  |    16|
|149   |          pg0          |ModulePG__179                 |     2|
|150   |          pg1          |ModulePG__178                 |     2|
|151   |          pg2          |ModulePG__177                 |     2|
|152   |          pg3          |ModulePG__176                 |     2|
|153   |      ual1             |CLA16bits__parameterized1__5  |    28|
|154   |        ual0           |CLA4bits__10                  |    16|
|155   |          pg0          |ModulePG__175                 |     2|
|156   |          pg1          |ModulePG__174                 |     2|
|157   |          pg2          |ModulePG__173                 |     2|
|158   |          pg3          |ModulePG__172                 |     2|
|159   |        ual1           |CLA4bits__parameterized1__10  |    11|
|160   |          pg0          |ModulePG__171                 |     2|
|161   |          pg1          |ModulePG__170                 |     2|
|162   |          pg2          |ModulePG__169                 |     2|
|163   |    \GEN[5].adderNth   |CLA32bits__6                  |    92|
|164   |      ual0             |CLA16bits__6                  |    64|
|165   |        ual0           |CLA4bits__13                  |    12|
|166   |          pg0          |ModulePG__223                 |     1|
|167   |          pg1          |ModulePG__222                 |     2|
|168   |          pg2          |ModulePG__221                 |     2|
|169   |          pg3          |ModulePG__220                 |     2|
|170   |        ual1           |CLA4bits__parameterized1__13  |    16|
|171   |          pg0          |ModulePG__219                 |     2|
|172   |          pg1          |ModulePG__218                 |     2|
|173   |          pg2          |ModulePG__217                 |     2|
|174   |          pg3          |ModulePG__216                 |     2|
|175   |        ual2           |CLA4bits__parameterized3__13  |    16|
|176   |          pg0          |ModulePG__215                 |     2|
|177   |          pg1          |ModulePG__214                 |     2|
|178   |          pg2          |ModulePG__213                 |     2|
|179   |          pg3          |ModulePG__212                 |     2|
|180   |        ual3           |CLA4bits__parameterized5__13  |    16|
|181   |          pg0          |ModulePG__211                 |     2|
|182   |          pg1          |ModulePG__210                 |     2|
|183   |          pg2          |ModulePG__209                 |     2|
|184   |          pg3          |ModulePG__208                 |     2|
|185   |      ual1             |CLA16bits__parameterized1__6  |    28|
|186   |        ual0           |CLA4bits__12                  |    16|
|187   |          pg0          |ModulePG__207                 |     2|
|188   |          pg1          |ModulePG__206                 |     2|
|189   |          pg2          |ModulePG__205                 |     2|
|190   |          pg3          |ModulePG__204                 |     2|
|191   |        ual1           |CLA4bits__parameterized1__12  |    11|
|192   |          pg0          |ModulePG__203                 |     2|
|193   |          pg1          |ModulePG__202                 |     2|
|194   |          pg2          |ModulePG__201                 |     2|
|195   |    \GEN[6].adderNth   |CLA32bits__7                  |    92|
|196   |      ual0             |CLA16bits__7                  |    64|
|197   |        ual0           |CLA4bits__15                  |    12|
|198   |          pg0          |ModulePG__255                 |     1|
|199   |          pg1          |ModulePG__254                 |     2|
|200   |          pg2          |ModulePG__253                 |     2|
|201   |          pg3          |ModulePG__252                 |     2|
|202   |        ual1           |CLA4bits__parameterized1__15  |    16|
|203   |          pg0          |ModulePG__251                 |     2|
|204   |          pg1          |ModulePG__250                 |     2|
|205   |          pg2          |ModulePG__249                 |     2|
|206   |          pg3          |ModulePG__248                 |     2|
|207   |        ual2           |CLA4bits__parameterized3__15  |    16|
|208   |          pg0          |ModulePG__247                 |     2|
|209   |          pg1          |ModulePG__246                 |     2|
|210   |          pg2          |ModulePG__245                 |     2|
|211   |          pg3          |ModulePG__244                 |     2|
|212   |        ual3           |CLA4bits__parameterized5__15  |    16|
|213   |          pg0          |ModulePG__243                 |     2|
|214   |          pg1          |ModulePG__242                 |     2|
|215   |          pg2          |ModulePG__241                 |     2|
|216   |          pg3          |ModulePG__240                 |     2|
|217   |      ual1             |CLA16bits__parameterized1__7  |    28|
|218   |        ual0           |CLA4bits__14                  |    16|
|219   |          pg0          |ModulePG__239                 |     2|
|220   |          pg1          |ModulePG__238                 |     2|
|221   |          pg2          |ModulePG__237                 |     2|
|222   |          pg3          |ModulePG__236                 |     2|
|223   |        ual1           |CLA4bits__parameterized1__14  |    11|
|224   |          pg0          |ModulePG__235                 |     2|
|225   |          pg1          |ModulePG__234                 |     2|
|226   |          pg2          |ModulePG__233                 |     2|
|227   |    \GEN[7].adderNth   |CLA32bits__8                  |    92|
|228   |      ual0             |CLA16bits__8                  |    64|
|229   |        ual0           |CLA4bits__17                  |    12|
|230   |          pg0          |ModulePG__287                 |     1|
|231   |          pg1          |ModulePG__286                 |     2|
|232   |          pg2          |ModulePG__285                 |     2|
|233   |          pg3          |ModulePG__284                 |     2|
|234   |        ual1           |CLA4bits__parameterized1__17  |    16|
|235   |          pg0          |ModulePG__283                 |     2|
|236   |          pg1          |ModulePG__282                 |     2|
|237   |          pg2          |ModulePG__281                 |     2|
|238   |          pg3          |ModulePG__280                 |     2|
|239   |        ual2           |CLA4bits__parameterized3__17  |    16|
|240   |          pg0          |ModulePG__279                 |     2|
|241   |          pg1          |ModulePG__278                 |     2|
|242   |          pg2          |ModulePG__277                 |     2|
|243   |          pg3          |ModulePG__276                 |     2|
|244   |        ual3           |CLA4bits__parameterized5__17  |    16|
|245   |          pg0          |ModulePG__275                 |     2|
|246   |          pg1          |ModulePG__274                 |     2|
|247   |          pg2          |ModulePG__273                 |     2|
|248   |          pg3          |ModulePG__272                 |     2|
|249   |      ual1             |CLA16bits__parameterized1__8  |    28|
|250   |        ual0           |CLA4bits__16                  |    16|
|251   |          pg0          |ModulePG__271                 |     2|
|252   |          pg1          |ModulePG__270                 |     2|
|253   |          pg2          |ModulePG__269                 |     2|
|254   |          pg3          |ModulePG__268                 |     2|
|255   |        ual1           |CLA4bits__parameterized1__16  |    11|
|256   |          pg0          |ModulePG__267                 |     2|
|257   |          pg1          |ModulePG__266                 |     2|
|258   |          pg2          |ModulePG__265                 |     2|
|259   |    \GEN[8].adderNth   |CLA32bits__9                  |    92|
|260   |      ual0             |CLA16bits__9                  |    64|
|261   |        ual0           |CLA4bits__19                  |    12|
|262   |          pg0          |ModulePG__319                 |     1|
|263   |          pg1          |ModulePG__318                 |     2|
|264   |          pg2          |ModulePG__317                 |     2|
|265   |          pg3          |ModulePG__316                 |     2|
|266   |        ual1           |CLA4bits__parameterized1__19  |    16|
|267   |          pg0          |ModulePG__315                 |     2|
|268   |          pg1          |ModulePG__314                 |     2|
|269   |          pg2          |ModulePG__313                 |     2|
|270   |          pg3          |ModulePG__312                 |     2|
|271   |        ual2           |CLA4bits__parameterized3__19  |    16|
|272   |          pg0          |ModulePG__311                 |     2|
|273   |          pg1          |ModulePG__310                 |     2|
|274   |          pg2          |ModulePG__309                 |     2|
|275   |          pg3          |ModulePG__308                 |     2|
|276   |        ual3           |CLA4bits__parameterized5__19  |    16|
|277   |          pg0          |ModulePG__307                 |     2|
|278   |          pg1          |ModulePG__306                 |     2|
|279   |          pg2          |ModulePG__305                 |     2|
|280   |          pg3          |ModulePG__304                 |     2|
|281   |      ual1             |CLA16bits__parameterized1__9  |    28|
|282   |        ual0           |CLA4bits__18                  |    16|
|283   |          pg0          |ModulePG__303                 |     2|
|284   |          pg1          |ModulePG__302                 |     2|
|285   |          pg2          |ModulePG__301                 |     2|
|286   |          pg3          |ModulePG__300                 |     2|
|287   |        ual1           |CLA4bits__parameterized1__18  |    11|
|288   |          pg0          |ModulePG__299                 |     2|
|289   |          pg1          |ModulePG__298                 |     2|
|290   |          pg2          |ModulePG__297                 |     2|
|291   |    \GEN[9].adderNth   |CLA32bits__10                 |    92|
|292   |      ual0             |CLA16bits__10                 |    64|
|293   |        ual0           |CLA4bits__21                  |    12|
|294   |          pg0          |ModulePG__351                 |     1|
|295   |          pg1          |ModulePG__350                 |     2|
|296   |          pg2          |ModulePG__349                 |     2|
|297   |          pg3          |ModulePG__348                 |     2|
|298   |        ual1           |CLA4bits__parameterized1__21  |    16|
|299   |          pg0          |ModulePG__347                 |     2|
|300   |          pg1          |ModulePG__346                 |     2|
|301   |          pg2          |ModulePG__345                 |     2|
|302   |          pg3          |ModulePG__344                 |     2|
|303   |        ual2           |CLA4bits__parameterized3__21  |    16|
|304   |          pg0          |ModulePG__343                 |     2|
|305   |          pg1          |ModulePG__342                 |     2|
|306   |          pg2          |ModulePG__341                 |     2|
|307   |          pg3          |ModulePG__340                 |     2|
|308   |        ual3           |CLA4bits__parameterized5__21  |    16|
|309   |          pg0          |ModulePG__339                 |     2|
|310   |          pg1          |ModulePG__338                 |     2|
|311   |          pg2          |ModulePG__337                 |     2|
|312   |          pg3          |ModulePG__336                 |     2|
|313   |      ual1             |CLA16bits__parameterized1__10 |    28|
|314   |        ual0           |CLA4bits__20                  |    16|
|315   |          pg0          |ModulePG__335                 |     2|
|316   |          pg1          |ModulePG__334                 |     2|
|317   |          pg2          |ModulePG__333                 |     2|
|318   |          pg3          |ModulePG__332                 |     2|
|319   |        ual1           |CLA4bits__parameterized1__20  |    11|
|320   |          pg0          |ModulePG__331                 |     2|
|321   |          pg1          |ModulePG__330                 |     2|
|322   |          pg2          |ModulePG__329                 |     2|
|323   |    \GEN[10].adderNth  |CLA32bits__11                 |    92|
|324   |      ual0             |CLA16bits__11                 |    64|
|325   |        ual0           |CLA4bits__23                  |    12|
|326   |          pg0          |ModulePG__383                 |     1|
|327   |          pg1          |ModulePG__382                 |     2|
|328   |          pg2          |ModulePG__381                 |     2|
|329   |          pg3          |ModulePG__380                 |     2|
|330   |        ual1           |CLA4bits__parameterized1__23  |    16|
|331   |          pg0          |ModulePG__379                 |     2|
|332   |          pg1          |ModulePG__378                 |     2|
|333   |          pg2          |ModulePG__377                 |     2|
|334   |          pg3          |ModulePG__376                 |     2|
|335   |        ual2           |CLA4bits__parameterized3__23  |    16|
|336   |          pg0          |ModulePG__375                 |     2|
|337   |          pg1          |ModulePG__374                 |     2|
|338   |          pg2          |ModulePG__373                 |     2|
|339   |          pg3          |ModulePG__372                 |     2|
|340   |        ual3           |CLA4bits__parameterized5__23  |    16|
|341   |          pg0          |ModulePG__371                 |     2|
|342   |          pg1          |ModulePG__370                 |     2|
|343   |          pg2          |ModulePG__369                 |     2|
|344   |          pg3          |ModulePG__368                 |     2|
|345   |      ual1             |CLA16bits__parameterized1__11 |    28|
|346   |        ual0           |CLA4bits__22                  |    16|
|347   |          pg0          |ModulePG__367                 |     2|
|348   |          pg1          |ModulePG__366                 |     2|
|349   |          pg2          |ModulePG__365                 |     2|
|350   |          pg3          |ModulePG__364                 |     2|
|351   |        ual1           |CLA4bits__parameterized1__22  |    11|
|352   |          pg0          |ModulePG__363                 |     2|
|353   |          pg1          |ModulePG__362                 |     2|
|354   |          pg2          |ModulePG__361                 |     2|
|355   |    \GEN[11].adderNth  |CLA32bits__12                 |    92|
|356   |      ual0             |CLA16bits__12                 |    64|
|357   |        ual0           |CLA4bits__25                  |    12|
|358   |          pg0          |ModulePG__415                 |     1|
|359   |          pg1          |ModulePG__414                 |     2|
|360   |          pg2          |ModulePG__413                 |     2|
|361   |          pg3          |ModulePG__412                 |     2|
|362   |        ual1           |CLA4bits__parameterized1__25  |    16|
|363   |          pg0          |ModulePG__411                 |     2|
|364   |          pg1          |ModulePG__410                 |     2|
|365   |          pg2          |ModulePG__409                 |     2|
|366   |          pg3          |ModulePG__408                 |     2|
|367   |        ual2           |CLA4bits__parameterized3__25  |    16|
|368   |          pg0          |ModulePG__407                 |     2|
|369   |          pg1          |ModulePG__406                 |     2|
|370   |          pg2          |ModulePG__405                 |     2|
|371   |          pg3          |ModulePG__404                 |     2|
|372   |        ual3           |CLA4bits__parameterized5__25  |    16|
|373   |          pg0          |ModulePG__403                 |     2|
|374   |          pg1          |ModulePG__402                 |     2|
|375   |          pg2          |ModulePG__401                 |     2|
|376   |          pg3          |ModulePG__400                 |     2|
|377   |      ual1             |CLA16bits__parameterized1__12 |    28|
|378   |        ual0           |CLA4bits__24                  |    16|
|379   |          pg0          |ModulePG__399                 |     2|
|380   |          pg1          |ModulePG__398                 |     2|
|381   |          pg2          |ModulePG__397                 |     2|
|382   |          pg3          |ModulePG__396                 |     2|
|383   |        ual1           |CLA4bits__parameterized1__24  |    11|
|384   |          pg0          |ModulePG__395                 |     2|
|385   |          pg1          |ModulePG__394                 |     2|
|386   |          pg2          |ModulePG__393                 |     2|
|387   |    \GEN[12].adderNth  |CLA32bits__13                 |    92|
|388   |      ual0             |CLA16bits__13                 |    64|
|389   |        ual0           |CLA4bits__27                  |    12|
|390   |          pg0          |ModulePG__447                 |     1|
|391   |          pg1          |ModulePG__446                 |     2|
|392   |          pg2          |ModulePG__445                 |     2|
|393   |          pg3          |ModulePG__444                 |     2|
|394   |        ual1           |CLA4bits__parameterized1__27  |    16|
|395   |          pg0          |ModulePG__443                 |     2|
|396   |          pg1          |ModulePG__442                 |     2|
|397   |          pg2          |ModulePG__441                 |     2|
|398   |          pg3          |ModulePG__440                 |     2|
|399   |        ual2           |CLA4bits__parameterized3__27  |    16|
|400   |          pg0          |ModulePG__439                 |     2|
|401   |          pg1          |ModulePG__438                 |     2|
|402   |          pg2          |ModulePG__437                 |     2|
|403   |          pg3          |ModulePG__436                 |     2|
|404   |        ual3           |CLA4bits__parameterized5__27  |    16|
|405   |          pg0          |ModulePG__435                 |     2|
|406   |          pg1          |ModulePG__434                 |     2|
|407   |          pg2          |ModulePG__433                 |     2|
|408   |          pg3          |ModulePG__432                 |     2|
|409   |      ual1             |CLA16bits__parameterized1__13 |    28|
|410   |        ual0           |CLA4bits__26                  |    16|
|411   |          pg0          |ModulePG__431                 |     2|
|412   |          pg1          |ModulePG__430                 |     2|
|413   |          pg2          |ModulePG__429                 |     2|
|414   |          pg3          |ModulePG__428                 |     2|
|415   |        ual1           |CLA4bits__parameterized1__26  |    11|
|416   |          pg0          |ModulePG__427                 |     2|
|417   |          pg1          |ModulePG__426                 |     2|
|418   |          pg2          |ModulePG__425                 |     2|
|419   |    \GEN[13].adderNth  |CLA32bits__14                 |    92|
|420   |      ual0             |CLA16bits__14                 |    64|
|421   |        ual0           |CLA4bits__29                  |    12|
|422   |          pg0          |ModulePG__479                 |     1|
|423   |          pg1          |ModulePG__478                 |     2|
|424   |          pg2          |ModulePG__477                 |     2|
|425   |          pg3          |ModulePG__476                 |     2|
|426   |        ual1           |CLA4bits__parameterized1__29  |    16|
|427   |          pg0          |ModulePG__475                 |     2|
|428   |          pg1          |ModulePG__474                 |     2|
|429   |          pg2          |ModulePG__473                 |     2|
|430   |          pg3          |ModulePG__472                 |     2|
|431   |        ual2           |CLA4bits__parameterized3__29  |    16|
|432   |          pg0          |ModulePG__471                 |     2|
|433   |          pg1          |ModulePG__470                 |     2|
|434   |          pg2          |ModulePG__469                 |     2|
|435   |          pg3          |ModulePG__468                 |     2|
|436   |        ual3           |CLA4bits__parameterized5__29  |    16|
|437   |          pg0          |ModulePG__467                 |     2|
|438   |          pg1          |ModulePG__466                 |     2|
|439   |          pg2          |ModulePG__465                 |     2|
|440   |          pg3          |ModulePG__464                 |     2|
|441   |      ual1             |CLA16bits__parameterized1__14 |    28|
|442   |        ual0           |CLA4bits__28                  |    16|
|443   |          pg0          |ModulePG__463                 |     2|
|444   |          pg1          |ModulePG__462                 |     2|
|445   |          pg2          |ModulePG__461                 |     2|
|446   |          pg3          |ModulePG__460                 |     2|
|447   |        ual1           |CLA4bits__parameterized1__28  |    11|
|448   |          pg0          |ModulePG__459                 |     2|
|449   |          pg1          |ModulePG__458                 |     2|
|450   |          pg2          |ModulePG__457                 |     2|
|451   |    \GEN[14].adderNth  |CLA32bits__15                 |    92|
|452   |      ual0             |CLA16bits__15                 |    64|
|453   |        ual0           |CLA4bits__31                  |    12|
|454   |          pg0          |ModulePG__511                 |     1|
|455   |          pg1          |ModulePG__510                 |     2|
|456   |          pg2          |ModulePG__509                 |     2|
|457   |          pg3          |ModulePG__508                 |     2|
|458   |        ual1           |CLA4bits__parameterized1__31  |    16|
|459   |          pg0          |ModulePG__507                 |     2|
|460   |          pg1          |ModulePG__506                 |     2|
|461   |          pg2          |ModulePG__505                 |     2|
|462   |          pg3          |ModulePG__504                 |     2|
|463   |        ual2           |CLA4bits__parameterized3__31  |    16|
|464   |          pg0          |ModulePG__503                 |     2|
|465   |          pg1          |ModulePG__502                 |     2|
|466   |          pg2          |ModulePG__501                 |     2|
|467   |          pg3          |ModulePG__500                 |     2|
|468   |        ual3           |CLA4bits__parameterized5__31  |    16|
|469   |          pg0          |ModulePG__499                 |     2|
|470   |          pg1          |ModulePG__498                 |     2|
|471   |          pg2          |ModulePG__497                 |     2|
|472   |          pg3          |ModulePG__496                 |     2|
|473   |      ual1             |CLA16bits__parameterized1__15 |    28|
|474   |        ual0           |CLA4bits__30                  |    16|
|475   |          pg0          |ModulePG__495                 |     2|
|476   |          pg1          |ModulePG__494                 |     2|
|477   |          pg2          |ModulePG__493                 |     2|
|478   |          pg3          |ModulePG__492                 |     2|
|479   |        ual1           |CLA4bits__parameterized1__30  |    11|
|480   |          pg0          |ModulePG__491                 |     2|
|481   |          pg1          |ModulePG__490                 |     2|
|482   |          pg2          |ModulePG__489                 |     2|
|483   |    \GEN[15].adderNth  |CLA32bits__16                 |    92|
|484   |      ual0             |CLA16bits__16                 |    64|
|485   |        ual0           |CLA4bits__33                  |    12|
|486   |          pg0          |ModulePG__543                 |     1|
|487   |          pg1          |ModulePG__542                 |     2|
|488   |          pg2          |ModulePG__541                 |     2|
|489   |          pg3          |ModulePG__540                 |     2|
|490   |        ual1           |CLA4bits__parameterized1__33  |    16|
|491   |          pg0          |ModulePG__539                 |     2|
|492   |          pg1          |ModulePG__538                 |     2|
|493   |          pg2          |ModulePG__537                 |     2|
|494   |          pg3          |ModulePG__536                 |     2|
|495   |        ual2           |CLA4bits__parameterized3__33  |    16|
|496   |          pg0          |ModulePG__535                 |     2|
|497   |          pg1          |ModulePG__534                 |     2|
|498   |          pg2          |ModulePG__533                 |     2|
|499   |          pg3          |ModulePG__532                 |     2|
|500   |        ual3           |CLA4bits__parameterized5__33  |    16|
|501   |          pg0          |ModulePG__531                 |     2|
|502   |          pg1          |ModulePG__530                 |     2|
|503   |          pg2          |ModulePG__529                 |     2|
|504   |          pg3          |ModulePG__528                 |     2|
|505   |      ual1             |CLA16bits__parameterized1__16 |    28|
|506   |        ual0           |CLA4bits__32                  |    16|
|507   |          pg0          |ModulePG__527                 |     2|
|508   |          pg1          |ModulePG__526                 |     2|
|509   |          pg2          |ModulePG__525                 |     2|
|510   |          pg3          |ModulePG__524                 |     2|
|511   |        ual1           |CLA4bits__parameterized1__32  |    11|
|512   |          pg0          |ModulePG__523                 |     2|
|513   |          pg1          |ModulePG__522                 |     2|
|514   |          pg2          |ModulePG__521                 |     2|
|515   |    \GEN[16].adderNth  |CLA32bits__17                 |    92|
|516   |      ual0             |CLA16bits__17                 |    64|
|517   |        ual0           |CLA4bits__35                  |    12|
|518   |          pg0          |ModulePG__575                 |     1|
|519   |          pg1          |ModulePG__574                 |     2|
|520   |          pg2          |ModulePG__573                 |     2|
|521   |          pg3          |ModulePG__572                 |     2|
|522   |        ual1           |CLA4bits__parameterized1__35  |    16|
|523   |          pg0          |ModulePG__571                 |     2|
|524   |          pg1          |ModulePG__570                 |     2|
|525   |          pg2          |ModulePG__569                 |     2|
|526   |          pg3          |ModulePG__568                 |     2|
|527   |        ual2           |CLA4bits__parameterized3__35  |    16|
|528   |          pg0          |ModulePG__567                 |     2|
|529   |          pg1          |ModulePG__566                 |     2|
|530   |          pg2          |ModulePG__565                 |     2|
|531   |          pg3          |ModulePG__564                 |     2|
|532   |        ual3           |CLA4bits__parameterized5__35  |    16|
|533   |          pg0          |ModulePG__563                 |     2|
|534   |          pg1          |ModulePG__562                 |     2|
|535   |          pg2          |ModulePG__561                 |     2|
|536   |          pg3          |ModulePG__560                 |     2|
|537   |      ual1             |CLA16bits__parameterized1__17 |    28|
|538   |        ual0           |CLA4bits__34                  |    16|
|539   |          pg0          |ModulePG__559                 |     2|
|540   |          pg1          |ModulePG__558                 |     2|
|541   |          pg2          |ModulePG__557                 |     2|
|542   |          pg3          |ModulePG__556                 |     2|
|543   |        ual1           |CLA4bits__parameterized1__34  |    11|
|544   |          pg0          |ModulePG__555                 |     2|
|545   |          pg1          |ModulePG__554                 |     2|
|546   |          pg2          |ModulePG__553                 |     2|
|547   |    \GEN[17].adderNth  |CLA32bits__18                 |    92|
|548   |      ual0             |CLA16bits__18                 |    64|
|549   |        ual0           |CLA4bits__37                  |    12|
|550   |          pg0          |ModulePG__607                 |     1|
|551   |          pg1          |ModulePG__606                 |     2|
|552   |          pg2          |ModulePG__605                 |     2|
|553   |          pg3          |ModulePG__604                 |     2|
|554   |        ual1           |CLA4bits__parameterized1__37  |    16|
|555   |          pg0          |ModulePG__603                 |     2|
|556   |          pg1          |ModulePG__602                 |     2|
|557   |          pg2          |ModulePG__601                 |     2|
|558   |          pg3          |ModulePG__600                 |     2|
|559   |        ual2           |CLA4bits__parameterized3__37  |    16|
|560   |          pg0          |ModulePG__599                 |     2|
|561   |          pg1          |ModulePG__598                 |     2|
|562   |          pg2          |ModulePG__597                 |     2|
|563   |          pg3          |ModulePG__596                 |     2|
|564   |        ual3           |CLA4bits__parameterized5__37  |    16|
|565   |          pg0          |ModulePG__595                 |     2|
|566   |          pg1          |ModulePG__594                 |     2|
|567   |          pg2          |ModulePG__593                 |     2|
|568   |          pg3          |ModulePG__592                 |     2|
|569   |      ual1             |CLA16bits__parameterized1__18 |    28|
|570   |        ual0           |CLA4bits__36                  |    16|
|571   |          pg0          |ModulePG__591                 |     2|
|572   |          pg1          |ModulePG__590                 |     2|
|573   |          pg2          |ModulePG__589                 |     2|
|574   |          pg3          |ModulePG__588                 |     2|
|575   |        ual1           |CLA4bits__parameterized1__36  |    11|
|576   |          pg0          |ModulePG__587                 |     2|
|577   |          pg1          |ModulePG__586                 |     2|
|578   |          pg2          |ModulePG__585                 |     2|
|579   |    \GEN[18].adderNth  |CLA32bits__19                 |    92|
|580   |      ual0             |CLA16bits__19                 |    64|
|581   |        ual0           |CLA4bits__39                  |    12|
|582   |          pg0          |ModulePG__639                 |     1|
|583   |          pg1          |ModulePG__638                 |     2|
|584   |          pg2          |ModulePG__637                 |     2|
|585   |          pg3          |ModulePG__636                 |     2|
|586   |        ual1           |CLA4bits__parameterized1__39  |    16|
|587   |          pg0          |ModulePG__635                 |     2|
|588   |          pg1          |ModulePG__634                 |     2|
|589   |          pg2          |ModulePG__633                 |     2|
|590   |          pg3          |ModulePG__632                 |     2|
|591   |        ual2           |CLA4bits__parameterized3__39  |    16|
|592   |          pg0          |ModulePG__631                 |     2|
|593   |          pg1          |ModulePG__630                 |     2|
|594   |          pg2          |ModulePG__629                 |     2|
|595   |          pg3          |ModulePG__628                 |     2|
|596   |        ual3           |CLA4bits__parameterized5__39  |    16|
|597   |          pg0          |ModulePG__627                 |     2|
|598   |          pg1          |ModulePG__626                 |     2|
|599   |          pg2          |ModulePG__625                 |     2|
|600   |          pg3          |ModulePG__624                 |     2|
|601   |      ual1             |CLA16bits__parameterized1__19 |    28|
|602   |        ual0           |CLA4bits__38                  |    16|
|603   |          pg0          |ModulePG__623                 |     2|
|604   |          pg1          |ModulePG__622                 |     2|
|605   |          pg2          |ModulePG__621                 |     2|
|606   |          pg3          |ModulePG__620                 |     2|
|607   |        ual1           |CLA4bits__parameterized1__38  |    11|
|608   |          pg0          |ModulePG__619                 |     2|
|609   |          pg1          |ModulePG__618                 |     2|
|610   |          pg2          |ModulePG__617                 |     2|
|611   |    \GEN[19].adderNth  |CLA32bits__20                 |    92|
|612   |      ual0             |CLA16bits__20                 |    64|
|613   |        ual0           |CLA4bits__41                  |    12|
|614   |          pg0          |ModulePG__671                 |     1|
|615   |          pg1          |ModulePG__670                 |     2|
|616   |          pg2          |ModulePG__669                 |     2|
|617   |          pg3          |ModulePG__668                 |     2|
|618   |        ual1           |CLA4bits__parameterized1__41  |    16|
|619   |          pg0          |ModulePG__667                 |     2|
|620   |          pg1          |ModulePG__666                 |     2|
|621   |          pg2          |ModulePG__665                 |     2|
|622   |          pg3          |ModulePG__664                 |     2|
|623   |        ual2           |CLA4bits__parameterized3__41  |    16|
|624   |          pg0          |ModulePG__663                 |     2|
|625   |          pg1          |ModulePG__662                 |     2|
|626   |          pg2          |ModulePG__661                 |     2|
|627   |          pg3          |ModulePG__660                 |     2|
|628   |        ual3           |CLA4bits__parameterized5__41  |    16|
|629   |          pg0          |ModulePG__659                 |     2|
|630   |          pg1          |ModulePG__658                 |     2|
|631   |          pg2          |ModulePG__657                 |     2|
|632   |          pg3          |ModulePG__656                 |     2|
|633   |      ual1             |CLA16bits__parameterized1__20 |    28|
|634   |        ual0           |CLA4bits__40                  |    16|
|635   |          pg0          |ModulePG__655                 |     2|
|636   |          pg1          |ModulePG__654                 |     2|
|637   |          pg2          |ModulePG__653                 |     2|
|638   |          pg3          |ModulePG__652                 |     2|
|639   |        ual1           |CLA4bits__parameterized1__40  |    11|
|640   |          pg0          |ModulePG__651                 |     2|
|641   |          pg1          |ModulePG__650                 |     2|
|642   |          pg2          |ModulePG__649                 |     2|
|643   |    \GEN[20].adderNth  |CLA32bits__21                 |    92|
|644   |      ual0             |CLA16bits__21                 |    64|
|645   |        ual0           |CLA4bits__43                  |    12|
|646   |          pg0          |ModulePG__703                 |     1|
|647   |          pg1          |ModulePG__702                 |     2|
|648   |          pg2          |ModulePG__701                 |     2|
|649   |          pg3          |ModulePG__700                 |     2|
|650   |        ual1           |CLA4bits__parameterized1__43  |    16|
|651   |          pg0          |ModulePG__699                 |     2|
|652   |          pg1          |ModulePG__698                 |     2|
|653   |          pg2          |ModulePG__697                 |     2|
|654   |          pg3          |ModulePG__696                 |     2|
|655   |        ual2           |CLA4bits__parameterized3__43  |    16|
|656   |          pg0          |ModulePG__695                 |     2|
|657   |          pg1          |ModulePG__694                 |     2|
|658   |          pg2          |ModulePG__693                 |     2|
|659   |          pg3          |ModulePG__692                 |     2|
|660   |        ual3           |CLA4bits__parameterized5__43  |    16|
|661   |          pg0          |ModulePG__691                 |     2|
|662   |          pg1          |ModulePG__690                 |     2|
|663   |          pg2          |ModulePG__689                 |     2|
|664   |          pg3          |ModulePG__688                 |     2|
|665   |      ual1             |CLA16bits__parameterized1__21 |    28|
|666   |        ual0           |CLA4bits__42                  |    16|
|667   |          pg0          |ModulePG__687                 |     2|
|668   |          pg1          |ModulePG__686                 |     2|
|669   |          pg2          |ModulePG__685                 |     2|
|670   |          pg3          |ModulePG__684                 |     2|
|671   |        ual1           |CLA4bits__parameterized1__42  |    11|
|672   |          pg0          |ModulePG__683                 |     2|
|673   |          pg1          |ModulePG__682                 |     2|
|674   |          pg2          |ModulePG__681                 |     2|
|675   |    \GEN[21].adderNth  |CLA32bits__22                 |    92|
|676   |      ual0             |CLA16bits__22                 |    64|
|677   |        ual0           |CLA4bits__45                  |    12|
|678   |          pg0          |ModulePG__735                 |     1|
|679   |          pg1          |ModulePG__734                 |     2|
|680   |          pg2          |ModulePG__733                 |     2|
|681   |          pg3          |ModulePG__732                 |     2|
|682   |        ual1           |CLA4bits__parameterized1__45  |    16|
|683   |          pg0          |ModulePG__731                 |     2|
|684   |          pg1          |ModulePG__730                 |     2|
|685   |          pg2          |ModulePG__729                 |     2|
|686   |          pg3          |ModulePG__728                 |     2|
|687   |        ual2           |CLA4bits__parameterized3__45  |    16|
|688   |          pg0          |ModulePG__727                 |     2|
|689   |          pg1          |ModulePG__726                 |     2|
|690   |          pg2          |ModulePG__725                 |     2|
|691   |          pg3          |ModulePG__724                 |     2|
|692   |        ual3           |CLA4bits__parameterized5__45  |    16|
|693   |          pg0          |ModulePG__723                 |     2|
|694   |          pg1          |ModulePG__722                 |     2|
|695   |          pg2          |ModulePG__721                 |     2|
|696   |          pg3          |ModulePG__720                 |     2|
|697   |      ual1             |CLA16bits__parameterized1__22 |    28|
|698   |        ual0           |CLA4bits__44                  |    16|
|699   |          pg0          |ModulePG__719                 |     2|
|700   |          pg1          |ModulePG__718                 |     2|
|701   |          pg2          |ModulePG__717                 |     2|
|702   |          pg3          |ModulePG__716                 |     2|
|703   |        ual1           |CLA4bits__parameterized1__44  |    11|
|704   |          pg0          |ModulePG__715                 |     2|
|705   |          pg1          |ModulePG__714                 |     2|
|706   |          pg2          |ModulePG__713                 |     2|
|707   |    \GEN[22].adderNth  |CLA32bits                     |    92|
|708   |      ual0             |CLA16bits                     |    64|
|709   |        ual0           |CLA4bits__1                   |    12|
|710   |          pg0          |ModulePG__31                  |     1|
|711   |          pg1          |ModulePG__30                  |     2|
|712   |          pg2          |ModulePG__29                  |     2|
|713   |          pg3          |ModulePG__28                  |     2|
|714   |        ual1           |CLA4bits__parameterized1__1   |    16|
|715   |          pg0          |ModulePG__27                  |     2|
|716   |          pg1          |ModulePG__26                  |     2|
|717   |          pg2          |ModulePG__25                  |     2|
|718   |          pg3          |ModulePG__24                  |     2|
|719   |        ual2           |CLA4bits__parameterized3__1   |    16|
|720   |          pg0          |ModulePG__23                  |     2|
|721   |          pg1          |ModulePG__22                  |     2|
|722   |          pg2          |ModulePG__21                  |     2|
|723   |          pg3          |ModulePG__20                  |     2|
|724   |        ual3           |CLA4bits__parameterized5__1   |    16|
|725   |          pg0          |ModulePG__19                  |     2|
|726   |          pg1          |ModulePG__18                  |     2|
|727   |          pg2          |ModulePG__17                  |     2|
|728   |          pg3          |ModulePG__16                  |     2|
|729   |      ual1             |CLA16bits__parameterized1     |    28|
|730   |        ual0           |CLA4bits                      |    16|
|731   |          pg0          |ModulePG__1                   |     2|
|732   |          pg1          |ModulePG__2                   |     2|
|733   |          pg2          |ModulePG__3                   |     2|
|734   |          pg3          |ModulePG__4                   |     2|
|735   |        ual1           |CLA4bits__parameterized1      |    11|
|736   |          pg0          |ModulePG__5                   |     2|
|737   |          pg1          |ModulePG__6                   |     2|
|738   |          pg2          |ModulePG__7                   |     2|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 158 ; free virtual = 6736
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1713.984 ; gain = 130.520 ; free physical = 212 ; free virtual = 6791
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1713.984 ; gain = 505.793 ; free physical = 219 ; free virtual = 6797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1713.984 ; gain = 531.629 ; free physical = 206 ; free virtual = 6785
INFO: [Common 17-1381] The checkpoint '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.runs/synth_1/MultiplyFractionsWithZeroCheck.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MultiplyFractionsWithZeroCheck_utilization_synth.rpt -pb MultiplyFractionsWithZeroCheck_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1737.996 ; gain = 0.000 ; free physical = 205 ; free virtual = 6785
INFO: [Common 17-206] Exiting Vivado at Sun Oct 14 13:33:06 2018...
