#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 06 12:01:14 2017
# Process ID: 5584
# Current directory: z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example
# Command line: vivado.exe -source z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/GTH_transcievers_template.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ex.tcl
# Log file: z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/vivado.log
# Journal file: z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
source z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/GTH_transcievers_template.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ex.tcl
# set srcIpDir "z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/GTH_transcievers_template.srcs/sources_1/ip/gtwizard_0"
# create_project -name gtwizard_0_example -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 747.922 ; gain = 91.566
# set_property part xc7vx690tffg1761-2 [current_project]
# set_property target_language vhdl [current_project]
# set_property simulator_language MIXED [current_project]
# set_property coreContainer.enable false [current_project]
# set_property board_part xilinx.com:vc709:part0:1.8 [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir gtwizard_0.xci]] -name gtwizard_0
# reset_target {open_example} [get_ips gtwizard_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips gtwizard_0]] [get_ips gtwizard_0]
# add_files -scan_for_includes -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir gtwizard_0/example_design/support/gtwizard_0_common_reset.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/support/gtwizard_0_clock_module.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/support/gtwizard_0_common.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/support/gtwizard_0_gt_usrclk_source.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/support/gtwizard_0_support.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gtwizard_0_block_sync_sm.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gtwizard_0_descrambler.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gtwizard_0_exdes.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gtwizard_0_gt_frame_check.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gtwizard_0_gt_frame_gen.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gtwizard_0_scrambler.vhd]]
# add_files -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gt_rom_init_rx.dat]] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gt_rom_init_tx.dat]]
# set_property USED_IN_SIMULATION false [get_files [list [file join $srcIpDir gtwizard_0/example_design/gt_rom_init_rx.dat]]]
# set_property USED_IN_SIMULATION false [get_files [list [file join $srcIpDir gtwizard_0/example_design/gt_rom_init_tx.dat]]]
# add_files -quiet -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir gtwizard_0/example_design/gtwizard_0_exdes.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir gtwizard_0/simulation/gtwizard_0_tb.vhd]] \
#   [list [file join $srcIpDir gtwizard_0/simulation/sim_reset_gt_model.vhd]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir gtwizard_0/simulation/gtwizard_0_tb.vhd]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir gtwizard_0/simulation/sim_reset_gt_model.vhd]]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir gtwizard_0/simulation/functional/gt_rom_init_rx.dat]] \
#   [list [file join $srcIpDir gtwizard_0/simulation/functional/gt_rom_init_tx.dat]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir gtwizard_0/simulation/functional/gt_rom_init_rx.dat]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir gtwizard_0/simulation/functional/gt_rom_init_tx.dat]]]
# import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
# set_property TOP [lindex [find_top] 0] [current_fileset]
# if {[catch {source [file join $srcIpDir tcl/set_top.tcl]} errMsg]} {
#   puts "Error encountered while sourcing custom IP example design script."
#   puts "$errorInfo"
#   incr returnCode
# }
## get_filesets sim_1
## current_fileset
# if {[catch {source [file join $srcIpDir gtwizard_0/tcl/xci.tcl]} errMsg]} {
#   puts "Error encountered while sourcing custom IP example design script."
#   puts "$errorInfo"
#   incr returnCode
# }
## get_drc_checks NSTD-1
## get_drc_checks UCIO-1
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/xsim/gtwizard_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/xsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/modelsim/gtwizard_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/modelsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/questa/gtwizard_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/questa/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/ies/gtwizard_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/ies/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/vcs/gtwizard_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/vcs/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/riviera/gtwizard_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/riviera/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/activehdl/gtwizard_0.sh'
INFO: [exportsim-Tcl-25] Exported 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/gtwizard_0_example/gtwizard_0_example.ip_user_files/sim_scripts/gtwizard_0/activehdl/v7ht.tcl'
# set dfile "z:/COURSES/MASTERS/Vivado/GTH_transcievers_2/GTH_transcievers_template/GTH_transcievers_template.srcs/sources_1/ip/gtwizard_0/oepdone.txt"
# if { [ catch { set doneFile [open $dfile w] } ] } {
# } else { 
#   puts $doneFile "Open Example Project DONE"
#   close $doneFile
# }
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 06 12:01:45 2017...
