{"Source Block": ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@325:348@HdlStmIf", "    .D1 (~OUT_CLK_POLARITY),\n    .D2 (OUT_CLK_POLARITY),\n    .C (reference_clk),\n    .Q (hdmi_out_clk));\n  end\n  if (FPGA_TECHNOLOGY == INTEL_5SERIES) begin\n  altddio_out #(.WIDTH(1)) i_clk_oddr (\n    .aclr (1'b0),\n    .aset (1'b0),\n    .sclr (1'b0),\n    .sset (1'b0),\n    .oe (1'b1),\n    .outclocken (1'b1),\n    .datain_h (~OUT_CLK_POLARITY),\n    .datain_l (OUT_CLK_POLARITY),\n    .outclock (reference_clk),\n    .oe_out (),\n    .dataout (hdmi_out_clk));\n  end\n  if (FPGA_TECHNOLOGY == XILINX_7SERIES) begin\n  ODDR #(.INIT(1'b0)) i_clk_oddr (\n    .R (1'b0),\n    .S (1'b0),\n    .CE (1'b1),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[331, "  altddio_out #(.WIDTH(1)) i_clk_oddr (\n"]], "Add": [[331, "  altddio_out #(\n"], [331, "    .WIDTH(1)\n"], [331, "  ) i_clk_oddr (\n"]]}}