#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13e60d390 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x60000382be80 .param/l "num_cycles" 0 2 9, +C4<00000000000000000000000001000000>;
v0x600001f283f0_0 .var "Clk", 0 0;
v0x600001f28480_0 .var "Reset", 0 0;
v0x600001f28510_0 .var "Start", 0 0;
v0x600001f285a0_0 .var/i "counter", 31 0;
v0x600001f28630_0 .var/i "i", 31 0;
v0x600001f286c0_0 .var/i "outfile", 31 0;
S_0x13e60d500 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x13e60d390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
L_0x60000063eed0 .functor XOR 1, v0x600001f30750_0, v0x600001f3cea0_0, C4<0>, C4<0>;
L_0x60000063efb0 .functor AND 1, v0x600001f3fd50_0, L_0x60000063eed0, C4<1>, C4<1>;
L_0x60000063f020 .functor AND 1, L_0x600001c392c0, L_0x600001c39360, C4<1>, C4<1>;
L_0x60000063f1e0 .functor AND 1, v0x600001f3d5f0_0, L_0x600001c3b2a0, C4<1>, C4<1>;
L_0x60000063f330 .functor AND 1, v0x600001f3d5f0_0, L_0x600001c3b2a0, C4<1>, C4<1>;
L_0x60000063f3a0 .functor OR 1, L_0x60000063f330, L_0x60000063efb0, C4<0>, C4<0>;
v0x600001f34ab0_0 .net "ALUOp", 1 0, v0x600001f3d4d0_0;  1 drivers
v0x600001f34b40_0 .net "ALUSrc", 0 0, v0x600001f3d560_0;  1 drivers
v0x600001f34bd0_0 .net "ALU_Ctrl", 2 0, L_0x60000063f2c0;  1 drivers
v0x600001f34c60_0 .net "ALU_result", 31 0, L_0x60000063f250;  1 drivers
v0x600001f34cf0_0 .net "Branch", 0 0, v0x600001f3d5f0_0;  1 drivers
v0x600001f34d80_0 .net "Branch_address", 31 0, L_0x600001c39540;  1 drivers
v0x600001f34e10_0 .net "EX_MEM_ALU_result", 31 0, v0x600001f3e250_0;  1 drivers
v0x600001f34ea0_0 .net "EX_MEM_MUX_B_out", 31 0, v0x600001f3e370_0;  1 drivers
v0x600001f34f30_0 .net "EX_MEM_MemRead", 0 0, v0x600001f3e490_0;  1 drivers
v0x600001f34fc0_0 .net "EX_MEM_MemWrite", 0 0, v0x600001f3e5b0_0;  1 drivers
v0x600001f35050_0 .net "EX_MEM_MemtoReg", 0 0, v0x600001f3e6d0_0;  1 drivers
v0x600001f350e0_0 .net "EX_MEM_RegWrite", 0 0, v0x600001f3e7f0_0;  1 drivers
v0x600001f35170_0 .net "EX_MEM_rd", 4 0, v0x600001f3e9a0_0;  1 drivers
v0x600001f35200_0 .net "Forward_A", 1 0, v0x600001f3ec70_0;  1 drivers
v0x600001f35290_0 .net "Forward_B", 1 0, v0x600001f3ed00_0;  1 drivers
v0x600001f35320_0 .net "ID_EX_ALUOp", 1 0, v0x600001f3f9f0_0;  1 drivers
v0x600001f353b0_0 .net "ID_EX_ALUSrc", 0 0, v0x600001f3fb10_0;  1 drivers
v0x600001f35440_0 .net "ID_EX_Branch_address", 31 0, v0x600001f3fc30_0;  1 drivers
v0x600001f354d0_0 .net "ID_EX_MemRead", 0 0, v0x600001f3fe70_0;  1 drivers
v0x600001f35560_0 .net "ID_EX_MemWrite", 0 0, v0x600001f38120_0;  1 drivers
v0x600001f355f0_0 .net "ID_EX_MemtoReg", 0 0, v0x600001f30090_0;  1 drivers
v0x600001f35680_0 .net "ID_EX_RegWrite", 0 0, v0x600001f301b0_0;  1 drivers
v0x600001f35710_0 .net "ID_EX_funct", 9 0, v0x600001f303f0_0;  1 drivers
v0x600001f357a0_0 .net "ID_EX_immediate_32", 31 0, v0x600001f30510_0;  1 drivers
v0x600001f35830_0 .net "ID_EX_pc_next", 31 0, v0x600001f30630_0;  1 drivers
v0x600001f358c0_0 .net "ID_EX_prev_predict", 0 0, v0x600001f30750_0;  1 drivers
v0x600001f35950_0 .net "ID_EX_rd", 4 0, v0x600001f30870_0;  1 drivers
v0x600001f359e0_0 .net "ID_EX_rs1", 4 0, v0x600001f30ab0_0;  1 drivers
v0x600001f35a70_0 .net "ID_EX_rs1_data", 31 0, v0x600001f30990_0;  1 drivers
v0x600001f35b00_0 .net "ID_EX_rs2", 4 0, v0x600001f30cf0_0;  1 drivers
v0x600001f35b90_0 .net "ID_EX_rs2_data", 31 0, v0x600001f30bd0_0;  1 drivers
v0x600001f35c20_0 .net "ID_EX_update", 0 0, v0x600001f3fd50_0;  1 drivers
v0x600001f35cb0_0 .net "IF_ID_EX_Flush", 0 0, L_0x60000063efb0;  1 drivers
v0x600001f35d40_0 .net "IF_ID_PC", 31 0, v0x600001f30ea0_0;  1 drivers
v0x600001f35dd0_0 .net "IF_ID_inst", 31 0, v0x600001f30f30_0;  1 drivers
v0x600001f35e60_0 .net "MEM_WB_ALU_result", 31 0, v0x600001f31830_0;  1 drivers
v0x600001f35ef0_0 .net "MEM_WB_MemtoReg", 0 0, v0x600001f31950_0;  1 drivers
v0x600001f35f80_0 .net "MEM_WB_RegWrite", 0 0, v0x600001f31a70_0;  1 drivers
v0x600001f36010_0 .net "MEM_WB_rd", 4 0, v0x600001f31c20_0;  1 drivers
v0x600001f360a0_0 .net "MEM_WB_read_data", 31 0, v0x600001f31d40_0;  1 drivers
v0x600001f36130_0 .net "MUX_A_out", 31 0, L_0x600001c3a620;  1 drivers
v0x600001f361c0_0 .net "MUX_B_out", 31 0, L_0x600001c3a9e0;  1 drivers
v0x600001f36250_0 .net "MUX_PC_out", 31 0, L_0x600001c3a080;  1 drivers
v0x600001f362e0_0 .net "MUX_PC_out2", 31 0, L_0x600001c3a120;  1 drivers
v0x600001f36370_0 .net "MUX_out", 31 0, L_0x600001c3a1c0;  1 drivers
v0x600001f36400_0 .net "MemRead", 0 0, v0x600001f3d680_0;  1 drivers
v0x600001f36490_0 .net "MemWrite", 0 0, v0x600001f3d710_0;  1 drivers
v0x600001f36520_0 .net "MemtoReg", 0 0, v0x600001f3d7a0_0;  1 drivers
v0x600001f365b0_0 .net "NoOp", 0 0, L_0x60000063f640;  1 drivers
v0x600001f36640_0 .net "PCWrite", 0 0, L_0x600001c3aee0;  1 drivers
v0x600001f366d0_0 .net "RegWrite", 0 0, v0x600001f3d950_0;  1 drivers
L_0x140088010 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x600001f36760_0 .net/2u *"_ivl_0", 6 0, L_0x140088010;  1 drivers
L_0x140088058 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600001f367f0_0 .net/2u *"_ivl_10", 6 0, L_0x140088058;  1 drivers
v0x600001f36880_0 .net *"_ivl_12", 0 0, L_0x600001c381e0;  1 drivers
v0x600001f36910_0 .net *"_ivl_15", 0 0, L_0x600001c38280;  1 drivers
v0x600001f369a0_0 .net *"_ivl_17", 0 0, L_0x600001c388c0;  1 drivers
v0x600001f36a30_0 .net *"_ivl_19", 5 0, L_0x600001c385a0;  1 drivers
v0x600001f36ac0_0 .net *"_ivl_2", 0 0, L_0x600001c38b40;  1 drivers
v0x600001f36b50_0 .net *"_ivl_21", 3 0, L_0x600001c38640;  1 drivers
v0x600001f36be0_0 .net *"_ivl_22", 11 0, L_0x600001c38820;  1 drivers
v0x600001f36c70_0 .net *"_ivl_25", 11 0, L_0x600001c38be0;  1 drivers
v0x600001f36d00_0 .net *"_ivl_26", 11 0, L_0x600001c38c80;  1 drivers
v0x600001f36d90_0 .net *"_ivl_42", 0 0, L_0x60000063eed0;  1 drivers
v0x600001f36e20_0 .net *"_ivl_46", 31 0, L_0x600001c39220;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001f36eb0_0 .net *"_ivl_49", 30 0, L_0x1400880a0;  1 drivers
v0x600001f36f40_0 .net *"_ivl_5", 6 0, L_0x600001c38a00;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001f36fd0_0 .net/2u *"_ivl_50", 31 0, L_0x1400880e8;  1 drivers
v0x600001f37060_0 .net *"_ivl_52", 0 0, L_0x600001c392c0;  1 drivers
v0x600001f370f0_0 .net *"_ivl_54", 31 0, L_0x600001c39180;  1 drivers
L_0x140088130 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001f37180_0 .net *"_ivl_57", 30 0, L_0x140088130;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001f37210_0 .net/2u *"_ivl_58", 31 0, L_0x140088178;  1 drivers
v0x600001f372a0_0 .net *"_ivl_60", 0 0, L_0x600001c39360;  1 drivers
v0x600001f37330_0 .net *"_ivl_63", 0 0, L_0x60000063f020;  1 drivers
v0x600001f373c0_0 .net *"_ivl_7", 4 0, L_0x600001c38aa0;  1 drivers
v0x600001f37450_0 .net *"_ivl_70", 30 0, L_0x600001c395e0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001f374e0_0 .net *"_ivl_72", 0 0, L_0x140088208;  1 drivers
v0x600001f37570_0 .net *"_ivl_77", 0 0, L_0x60000063f330;  1 drivers
v0x600001f37600_0 .net *"_ivl_8", 11 0, L_0x600001c383c0;  1 drivers
L_0x140088448 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001f37690_0 .net/2u *"_ivl_82", 31 0, L_0x140088448;  1 drivers
v0x600001f37720_0 .net "clk_i", 0 0, v0x600001f283f0_0;  1 drivers
v0x600001f377b0_0 .net "funct3", 2 0, L_0x600001c38e60;  1 drivers
v0x600001f37840_0 .net "funct7", 6 0, L_0x600001c38f00;  1 drivers
v0x600001f378d0_0 .net "immediate", 11 0, L_0x600001c38d20;  1 drivers
v0x600001f37960_0 .net "immediate_32", 31 0, L_0x600001c3abc0;  1 drivers
v0x600001f379f0_0 .net "instruction", 31 0, L_0x60000063f090;  1 drivers
v0x600001f37a80_0 .net "op", 6 0, L_0x600001c38dc0;  1 drivers
v0x600001f37b10_0 .net "pc_r", 31 0, L_0x600001c394a0;  1 drivers
v0x600001f37ba0_0 .net "pc_res", 31 0, L_0x600001c39400;  1 drivers
v0x600001f37c30_0 .net "pc_w", 31 0, v0x600001f33690_0;  1 drivers
v0x600001f37cc0_0 .net "predict", 0 0, L_0x600001c3b2a0;  1 drivers
v0x600001f37d50_0 .net "rd", 4 0, L_0x600001c38fa0;  1 drivers
v0x600001f37de0_0 .net "rd_data", 31 0, L_0x600001c3a260;  1 drivers
v0x600001f37e70_0 .net "read_data", 31 0, L_0x600001c39ae0;  1 drivers
v0x600001f37f00_0 .net "rs1", 4 0, L_0x600001c39040;  1 drivers
v0x600001f28000_0 .net "rs1_data", 31 0, L_0x600001c39d60;  1 drivers
v0x600001f28090_0 .net "rs2", 4 0, L_0x600001c390e0;  1 drivers
v0x600001f28120_0 .net "rs2_data", 31 0, L_0x600001c39fe0;  1 drivers
v0x600001f281b0_0 .net "rst_i", 0 0, v0x600001f28480_0;  1 drivers
v0x600001f28240_0 .net "stall", 0 0, L_0x60000063f560;  1 drivers
v0x600001f282d0_0 .net "start_i", 0 0, v0x600001f28510_0;  1 drivers
v0x600001f28360_0 .net "zero", 0 0, v0x600001f3cea0_0;  1 drivers
L_0x600001c38b40 .cmp/eq 7, L_0x600001c38dc0, L_0x140088010;
L_0x600001c38a00 .part v0x600001f30f30_0, 25, 7;
L_0x600001c38aa0 .part v0x600001f30f30_0, 7, 5;
L_0x600001c383c0 .concat [ 5 7 0 0], L_0x600001c38aa0, L_0x600001c38a00;
L_0x600001c381e0 .cmp/eq 7, L_0x600001c38dc0, L_0x140088058;
L_0x600001c38280 .part v0x600001f30f30_0, 31, 1;
L_0x600001c388c0 .part v0x600001f30f30_0, 7, 1;
L_0x600001c385a0 .part v0x600001f30f30_0, 25, 6;
L_0x600001c38640 .part v0x600001f30f30_0, 8, 4;
L_0x600001c38820 .concat [ 4 6 1 1], L_0x600001c38640, L_0x600001c385a0, L_0x600001c388c0, L_0x600001c38280;
L_0x600001c38be0 .part v0x600001f30f30_0, 20, 12;
L_0x600001c38c80 .functor MUXZ 12, L_0x600001c38be0, L_0x600001c38820, L_0x600001c381e0, C4<>;
L_0x600001c38d20 .functor MUXZ 12, L_0x600001c38c80, L_0x600001c383c0, L_0x600001c38b40, C4<>;
L_0x600001c38dc0 .part v0x600001f30f30_0, 0, 7;
L_0x600001c38e60 .part v0x600001f30f30_0, 12, 3;
L_0x600001c38f00 .part v0x600001f30f30_0, 25, 7;
L_0x600001c38fa0 .part v0x600001f30f30_0, 7, 5;
L_0x600001c39040 .part v0x600001f30f30_0, 15, 5;
L_0x600001c390e0 .part v0x600001f30f30_0, 20, 5;
L_0x600001c39220 .concat [ 1 31 0 0], v0x600001f30750_0, L_0x1400880a0;
L_0x600001c392c0 .cmp/eq 32, L_0x600001c39220, L_0x1400880e8;
L_0x600001c39180 .concat [ 1 31 0 0], v0x600001f3cea0_0, L_0x140088130;
L_0x600001c39360 .cmp/eq 32, L_0x600001c39180, L_0x140088178;
L_0x600001c39400 .functor MUXZ 32, v0x600001f3fc30_0, v0x600001f30630_0, L_0x60000063f020, C4<>;
L_0x600001c395e0 .part L_0x600001c3abc0, 0, 31;
L_0x600001c39680 .concat [ 1 31 0 0], L_0x140088208, L_0x600001c395e0;
L_0x600001c3ac60 .concat [ 3 7 0 0], L_0x600001c38e60, L_0x600001c38f00;
L_0x600001c3ad00 .arith/sum 32, v0x600001f30ea0_0, L_0x140088448;
S_0x13e60bd70 .scope module, "ALU" "ALU" 3 233, 4 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_0x60000063f250 .functor BUFZ 32, v0x600001f3cc60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001f3cbd0_0 .net/s "ALUCtrl_i", 2 0, L_0x60000063f2c0;  alias, 1 drivers
v0x600001f3cc60_0 .var/s "data", 31 0;
v0x600001f3ccf0_0 .net/s "data1_i", 31 0, L_0x600001c3a620;  alias, 1 drivers
v0x600001f3cd80_0 .net/s "data2_i", 31 0, L_0x600001c3a1c0;  alias, 1 drivers
v0x600001f3ce10_0 .net/s "data_o", 31 0, L_0x60000063f250;  alias, 1 drivers
v0x600001f3cea0_0 .var "zero_o", 0 0;
E_0x600002311050 .event edge, v0x600001f3cbd0_0, v0x600001f3ccf0_0, v0x600001f3cd80_0;
S_0x13e60bee0 .scope module, "ALU_Control" "ALU_Control" 3 241, 5 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp_i";
    .port_info 1 /INPUT 10 "funct_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
L_0x60000063f2c0 .functor BUFZ 3, v0x600001f3cf30_0, C4<000>, C4<000>, C4<000>;
v0x600001f3cf30_0 .var "ALUCtrl", 2 0;
v0x600001f3cfc0_0 .net "ALUCtrl_o", 2 0, L_0x60000063f2c0;  alias, 1 drivers
v0x600001f3d050_0 .net "ALUOp_i", 1 0, v0x600001f3f9f0_0;  alias, 1 drivers
v0x600001f3d0e0_0 .net "funct_i", 9 0, v0x600001f303f0_0;  alias, 1 drivers
E_0x600002311230 .event edge, v0x600001f3d050_0, v0x600001f3d0e0_0;
S_0x13e6095b0 .scope module, "Add_Branch" "Adder" 3 142, 6 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x600001f3d170_0 .net "data1_in", 31 0, v0x600001f30ea0_0;  alias, 1 drivers
v0x600001f3d200_0 .net "data2_in", 31 0, L_0x600001c39680;  1 drivers
v0x600001f3d290_0 .net "data_o", 31 0, L_0x600001c39540;  alias, 1 drivers
L_0x600001c39540 .arith/sum 32, v0x600001f30ea0_0, L_0x600001c39680;
S_0x13e609720 .scope module, "Add_PC" "Adder" 3 136, 6 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x600001f3d320_0 .net "data1_in", 31 0, v0x600001f33690_0;  alias, 1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001f3d3b0_0 .net "data2_in", 31 0, L_0x1400881c0;  1 drivers
v0x600001f3d440_0 .net "data_o", 31 0, L_0x600001c394a0;  alias, 1 drivers
L_0x600001c394a0 .arith/sum 32, v0x600001f33690_0, L_0x1400881c0;
S_0x13e607c60 .scope module, "Control" "Control" 3 124, 7 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x600001f3d4d0_0 .var "ALUOp_o", 1 0;
v0x600001f3d560_0 .var "ALUSrc_o", 0 0;
v0x600001f3d5f0_0 .var "Branch_o", 0 0;
v0x600001f3d680_0 .var "MemRead_o", 0 0;
v0x600001f3d710_0 .var "MemWrite_o", 0 0;
v0x600001f3d7a0_0 .var "MemtoReg_o", 0 0;
v0x600001f3d830_0 .net "NoOp_i", 0 0, L_0x60000063f640;  alias, 1 drivers
v0x600001f3d8c0_0 .net "Op_i", 6 0, L_0x600001c38dc0;  alias, 1 drivers
v0x600001f3d950_0 .var "RegWrite_o", 0 0;
E_0x600002310510 .event edge, v0x600001f3d830_0, v0x600001f3d8c0_0;
S_0x13e607dd0 .scope module, "Data_Memory" "Data_Memory" 3 162, 8 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x600001f3da70_0 .net "MemRead_i", 0 0, v0x600001f3e490_0;  alias, 1 drivers
v0x600001f3db00_0 .net "MemWrite_i", 0 0, v0x600001f3e5b0_0;  alias, 1 drivers
v0x600001f3db90_0 .net *"_ivl_0", 31 0, L_0x600001c39900;  1 drivers
v0x600001f3dc20_0 .net *"_ivl_2", 31 0, L_0x600001c39a40;  1 drivers
v0x600001f3dcb0_0 .net *"_ivl_4", 29 0, L_0x600001c399a0;  1 drivers
L_0x140088298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f3dd40_0 .net *"_ivl_6", 1 0, L_0x140088298;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001f3ddd0_0 .net/2s *"_ivl_8", 31 0, L_0x1400882e0;  1 drivers
v0x600001f3de60_0 .net "addr_i", 31 0, v0x600001f3e250_0;  alias, 1 drivers
v0x600001f3def0_0 .net "clk_i", 0 0, v0x600001f283f0_0;  alias, 1 drivers
v0x600001f3df80_0 .net "data_i", 31 0, v0x600001f3e370_0;  alias, 1 drivers
v0x600001f3e010_0 .net "data_o", 31 0, L_0x600001c39ae0;  alias, 1 drivers
v0x600001f3e0a0 .array/s "memory", 1023 0, 31 0;
E_0x600002311020 .event posedge, v0x600001f3def0_0;
L_0x600001c39900 .array/port v0x600001f3e0a0, L_0x600001c39a40;
L_0x600001c399a0 .part v0x600001f3e250_0, 2, 30;
L_0x600001c39a40 .concat [ 30 2 0 0], L_0x600001c399a0, L_0x140088298;
L_0x600001c39ae0 .functor MUXZ 32, L_0x1400882e0, L_0x600001c39900, v0x600001f3e490_0, C4<>;
S_0x13e6075a0 .scope module, "EX_MEM" "EX_MEM" 3 302, 9 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "ALU_result_i";
    .port_info 8 /INPUT 32 "MUX_B_out_i";
    .port_info 9 /INPUT 5 "rd_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
    .port_info 12 /OUTPUT 1 "MemRead_o";
    .port_info 13 /OUTPUT 1 "MemWrite_o";
    .port_info 14 /OUTPUT 32 "ALU_result_o";
    .port_info 15 /OUTPUT 32 "MUX_B_out_o";
    .port_info 16 /OUTPUT 5 "rd_o";
v0x600001f3e1c0_0 .net "ALU_result_i", 31 0, L_0x60000063f250;  alias, 1 drivers
v0x600001f3e250_0 .var "ALU_result_o", 31 0;
v0x600001f3e2e0_0 .net "MUX_B_out_i", 31 0, L_0x600001c3a9e0;  alias, 1 drivers
v0x600001f3e370_0 .var "MUX_B_out_o", 31 0;
v0x600001f3e400_0 .net "MemRead_i", 0 0, v0x600001f3fe70_0;  alias, 1 drivers
v0x600001f3e490_0 .var "MemRead_o", 0 0;
v0x600001f3e520_0 .net "MemWrite_i", 0 0, v0x600001f38120_0;  alias, 1 drivers
v0x600001f3e5b0_0 .var "MemWrite_o", 0 0;
v0x600001f3e640_0 .net "MemtoReg_i", 0 0, v0x600001f30090_0;  alias, 1 drivers
v0x600001f3e6d0_0 .var "MemtoReg_o", 0 0;
v0x600001f3e760_0 .net "RegWrite_i", 0 0, v0x600001f301b0_0;  alias, 1 drivers
v0x600001f3e7f0_0 .var "RegWrite_o", 0 0;
v0x600001f3e880_0 .net "clk_i", 0 0, v0x600001f283f0_0;  alias, 1 drivers
v0x600001f3e910_0 .net "rd_i", 4 0, v0x600001f30870_0;  alias, 1 drivers
v0x600001f3e9a0_0 .var "rd_o", 4 0;
v0x600001f3ea30_0 .net "rst_i", 0 0, v0x600001f28480_0;  alias, 1 drivers
v0x600001f3eac0_0 .net "start_i", 0 0, v0x600001f28510_0;  alias, 1 drivers
S_0x13e607710 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 342, 10 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_rs1_i";
    .port_info 1 /INPUT 5 "ID_EX_rs2_i";
    .port_info 2 /INPUT 5 "EX_MEM_rd_i";
    .port_info 3 /INPUT 1 "EX_MEM_RegWrite_i";
    .port_info 4 /INPUT 5 "MEM_WB_rd_i";
    .port_info 5 /INPUT 1 "MEM_WB_RegWrite_i";
    .port_info 6 /OUTPUT 2 "Forward_A";
    .port_info 7 /OUTPUT 2 "Forward_B";
v0x600001f3e130_0 .net "EX_MEM_RegWrite_i", 0 0, v0x600001f3e7f0_0;  alias, 1 drivers
v0x600001f3ebe0_0 .net "EX_MEM_rd_i", 4 0, v0x600001f3e9a0_0;  alias, 1 drivers
v0x600001f3ec70_0 .var "Forward_A", 1 0;
v0x600001f3ed00_0 .var "Forward_B", 1 0;
v0x600001f3ed90_0 .net "ID_EX_rs1_i", 4 0, v0x600001f30ab0_0;  alias, 1 drivers
v0x600001f3ee20_0 .net "ID_EX_rs2_i", 4 0, v0x600001f30cf0_0;  alias, 1 drivers
v0x600001f3eeb0_0 .net "MEM_WB_RegWrite_i", 0 0, v0x600001f31a70_0;  alias, 1 drivers
v0x600001f3ef40_0 .net "MEM_WB_rd_i", 4 0, v0x600001f31c20_0;  alias, 1 drivers
E_0x600002310390/0 .event edge, v0x600001f3e7f0_0, v0x600001f3e9a0_0, v0x600001f3ed90_0, v0x600001f3ee20_0;
E_0x600002310390/1 .event edge, v0x600001f3eeb0_0, v0x600001f3ef40_0;
E_0x600002310390 .event/or E_0x600002310390/0, E_0x600002310390/1;
S_0x13e605b00 .scope module, "Hazard_Detection" "Hazard_Detection" 3 354, 11 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_i";
    .port_info 1 /INPUT 5 "rs2_i";
    .port_info 2 /INPUT 1 "ID_EX_MemRead_i";
    .port_info 3 /INPUT 5 "ID_EX_rd_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
L_0x60000063f410 .functor OR 1, L_0x600001c3ada0, L_0x600001c3ae40, C4<0>, C4<0>;
L_0x60000063f480 .functor AND 1, v0x600001f3fe70_0, L_0x60000063f410, C4<1>, C4<1>;
L_0x60000063f4f0 .functor OR 1, L_0x600001c3af80, L_0x600001c3b020, C4<0>, C4<0>;
L_0x60000063f560 .functor AND 1, v0x600001f3fe70_0, L_0x60000063f4f0, C4<1>, C4<1>;
L_0x60000063f5d0 .functor OR 1, L_0x600001c3b0c0, L_0x600001c3b160, C4<0>, C4<0>;
L_0x60000063f640 .functor AND 1, v0x600001f3fe70_0, L_0x60000063f5d0, C4<1>, C4<1>;
v0x600001f3efd0_0 .net "ID_EX_MemRead_i", 0 0, v0x600001f3fe70_0;  alias, 1 drivers
v0x600001f3f060_0 .net "ID_EX_rd_i", 4 0, v0x600001f30870_0;  alias, 1 drivers
v0x600001f3f0f0_0 .net "NoOp_o", 0 0, L_0x60000063f640;  alias, 1 drivers
v0x600001f3f180_0 .net "PCWrite_o", 0 0, L_0x600001c3aee0;  alias, 1 drivers
v0x600001f3f210_0 .net "Stall_o", 0 0, L_0x60000063f560;  alias, 1 drivers
v0x600001f3f2a0_0 .net *"_ivl_0", 0 0, L_0x600001c3ada0;  1 drivers
v0x600001f3f330_0 .net *"_ivl_10", 0 0, L_0x600001c3af80;  1 drivers
v0x600001f3f3c0_0 .net *"_ivl_12", 0 0, L_0x600001c3b020;  1 drivers
v0x600001f3f450_0 .net *"_ivl_15", 0 0, L_0x60000063f4f0;  1 drivers
v0x600001f3f4e0_0 .net *"_ivl_18", 0 0, L_0x600001c3b0c0;  1 drivers
v0x600001f3f570_0 .net *"_ivl_2", 0 0, L_0x600001c3ae40;  1 drivers
v0x600001f3f600_0 .net *"_ivl_20", 0 0, L_0x600001c3b160;  1 drivers
v0x600001f3f690_0 .net *"_ivl_23", 0 0, L_0x60000063f5d0;  1 drivers
v0x600001f3f720_0 .net *"_ivl_5", 0 0, L_0x60000063f410;  1 drivers
v0x600001f3f7b0_0 .net *"_ivl_7", 0 0, L_0x60000063f480;  1 drivers
v0x600001f3f840_0 .net "rs1_i", 4 0, L_0x600001c39040;  alias, 1 drivers
v0x600001f3f8d0_0 .net "rs2_i", 4 0, L_0x600001c390e0;  alias, 1 drivers
L_0x600001c3ada0 .cmp/eq 5, v0x600001f30870_0, L_0x600001c39040;
L_0x600001c3ae40 .cmp/eq 5, v0x600001f30870_0, L_0x600001c390e0;
L_0x600001c3aee0 .reduce/nor L_0x60000063f480;
L_0x600001c3af80 .cmp/eq 5, v0x600001f30870_0, L_0x600001c39040;
L_0x600001c3b020 .cmp/eq 5, v0x600001f30870_0, L_0x600001c390e0;
L_0x600001c3b0c0 .cmp/eq 5, v0x600001f30870_0, L_0x600001c39040;
L_0x600001c3b160 .cmp/eq 5, v0x600001f30870_0, L_0x600001c390e0;
S_0x13e605c70 .scope module, "ID_EX" "ID_EX" 3 260, 12 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 1 "RegWrite_i";
    .port_info 5 /INPUT 1 "MemtoReg_i";
    .port_info 6 /INPUT 1 "MemRead_i";
    .port_info 7 /INPUT 1 "MemWrite_i";
    .port_info 8 /INPUT 2 "ALUOp_i";
    .port_info 9 /INPUT 1 "ALUSrc_i";
    .port_info 10 /INPUT 32 "rs1_data_i";
    .port_info 11 /INPUT 32 "rs2_data_i";
    .port_info 12 /INPUT 32 "immediate_32_i";
    .port_info 13 /INPUT 5 "rs1_i";
    .port_info 14 /INPUT 5 "rs2_i";
    .port_info 15 /INPUT 5 "rd_i";
    .port_info 16 /INPUT 10 "funct_i";
    .port_info 17 /INPUT 1 "Branch_i";
    .port_info 18 /INPUT 32 "pc_next_i";
    .port_info 19 /INPUT 32 "Branch_address_i";
    .port_info 20 /INPUT 1 "prev_predict_i";
    .port_info 21 /OUTPUT 1 "RegWrite_o";
    .port_info 22 /OUTPUT 1 "MemtoReg_o";
    .port_info 23 /OUTPUT 1 "MemRead_o";
    .port_info 24 /OUTPUT 1 "MemWrite_o";
    .port_info 25 /OUTPUT 2 "ALUOp_o";
    .port_info 26 /OUTPUT 1 "ALUSrc_o";
    .port_info 27 /OUTPUT 32 "rs1_data_o";
    .port_info 28 /OUTPUT 32 "rs2_data_o";
    .port_info 29 /OUTPUT 32 "immediate_32_o";
    .port_info 30 /OUTPUT 5 "rs1_o";
    .port_info 31 /OUTPUT 5 "rs2_o";
    .port_info 32 /OUTPUT 5 "rd_o";
    .port_info 33 /OUTPUT 10 "funct_o";
    .port_info 34 /OUTPUT 1 "Branch_o";
    .port_info 35 /OUTPUT 32 "pc_next_o";
    .port_info 36 /OUTPUT 32 "Branch_address_o";
    .port_info 37 /OUTPUT 1 "prev_predict_o";
v0x600001f3f960_0 .net "ALUOp_i", 1 0, v0x600001f3d4d0_0;  alias, 1 drivers
v0x600001f3f9f0_0 .var "ALUOp_o", 1 0;
v0x600001f3fa80_0 .net "ALUSrc_i", 0 0, v0x600001f3d560_0;  alias, 1 drivers
v0x600001f3fb10_0 .var "ALUSrc_o", 0 0;
v0x600001f3fba0_0 .net "Branch_address_i", 31 0, L_0x600001c39540;  alias, 1 drivers
v0x600001f3fc30_0 .var "Branch_address_o", 31 0;
v0x600001f3fcc0_0 .net "Branch_i", 0 0, v0x600001f3d5f0_0;  alias, 1 drivers
v0x600001f3fd50_0 .var "Branch_o", 0 0;
v0x600001f3fde0_0 .net "MemRead_i", 0 0, v0x600001f3d680_0;  alias, 1 drivers
v0x600001f3fe70_0 .var "MemRead_o", 0 0;
v0x600001f3ff00_0 .net "MemWrite_i", 0 0, v0x600001f3d710_0;  alias, 1 drivers
v0x600001f38120_0 .var "MemWrite_o", 0 0;
v0x600001f30000_0 .net "MemtoReg_i", 0 0, v0x600001f3d7a0_0;  alias, 1 drivers
v0x600001f30090_0 .var "MemtoReg_o", 0 0;
v0x600001f30120_0 .net "RegWrite_i", 0 0, v0x600001f3d950_0;  alias, 1 drivers
v0x600001f301b0_0 .var "RegWrite_o", 0 0;
v0x600001f30240_0 .net "clk_i", 0 0, v0x600001f283f0_0;  alias, 1 drivers
v0x600001f302d0_0 .net "flush_i", 0 0, L_0x60000063efb0;  alias, 1 drivers
v0x600001f30360_0 .net "funct_i", 9 0, L_0x600001c3ac60;  1 drivers
v0x600001f303f0_0 .var "funct_o", 9 0;
v0x600001f30480_0 .net "immediate_32_i", 31 0, L_0x600001c3abc0;  alias, 1 drivers
v0x600001f30510_0 .var "immediate_32_o", 31 0;
v0x600001f305a0_0 .net "pc_next_i", 31 0, L_0x600001c3ad00;  1 drivers
v0x600001f30630_0 .var "pc_next_o", 31 0;
v0x600001f306c0_0 .net "prev_predict_i", 0 0, L_0x600001c3b2a0;  alias, 1 drivers
v0x600001f30750_0 .var "prev_predict_o", 0 0;
v0x600001f307e0_0 .net "rd_i", 4 0, L_0x600001c38fa0;  alias, 1 drivers
v0x600001f30870_0 .var "rd_o", 4 0;
v0x600001f30900_0 .net "rs1_data_i", 31 0, L_0x600001c39d60;  alias, 1 drivers
v0x600001f30990_0 .var "rs1_data_o", 31 0;
v0x600001f30a20_0 .net "rs1_i", 4 0, L_0x600001c39040;  alias, 1 drivers
v0x600001f30ab0_0 .var "rs1_o", 4 0;
v0x600001f30b40_0 .net "rs2_data_i", 31 0, L_0x600001c39fe0;  alias, 1 drivers
v0x600001f30bd0_0 .var "rs2_data_o", 31 0;
v0x600001f30c60_0 .net "rs2_i", 4 0, L_0x600001c390e0;  alias, 1 drivers
v0x600001f30cf0_0 .var "rs2_o", 4 0;
v0x600001f30d80_0 .net "rst_i", 0 0, v0x600001f28480_0;  alias, 1 drivers
v0x600001f30e10_0 .net "start_i", 0 0, v0x600001f28510_0;  alias, 1 drivers
E_0x600002310c30 .event posedge, v0x600001f3ea30_0, v0x600001f3def0_0;
S_0x13e6045d0 .scope module, "IF_ID" "IF_ID" 3 248, 13 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "flush_i";
    .port_info 5 /INPUT 32 "PC_i";
    .port_info 6 /INPUT 32 "instruction_i";
    .port_info 7 /OUTPUT 32 "IF_ID_inst_o";
    .port_info 8 /OUTPUT 32 "IF_ID_PC_o";
v0x600001f30ea0_0 .var "IF_ID_PC_o", 31 0;
v0x600001f30f30_0 .var "IF_ID_inst_o", 31 0;
v0x600001f30fc0_0 .net "PC_i", 31 0, v0x600001f33690_0;  alias, 1 drivers
v0x600001f31050_0 .net "clk_i", 0 0, v0x600001f283f0_0;  alias, 1 drivers
v0x600001f310e0_0 .net "flush_i", 0 0, L_0x60000063f3a0;  1 drivers
v0x600001f31170_0 .net "instruction_i", 31 0, L_0x60000063f090;  alias, 1 drivers
v0x600001f31200_0 .net "rst_i", 0 0, v0x600001f28480_0;  alias, 1 drivers
v0x600001f31290_0 .net "stall_i", 0 0, L_0x60000063f560;  alias, 1 drivers
v0x600001f31320_0 .net "start_i", 0 0, v0x600001f28510_0;  alias, 1 drivers
S_0x13e604740 .scope module, "Instruction_Memory" "Instruction_Memory" 3 157, 14 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x60000063f090 .functor BUFZ 32, L_0x600001c39720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001f313b0_0 .net *"_ivl_0", 31 0, L_0x600001c39720;  1 drivers
v0x600001f31440_0 .net *"_ivl_2", 31 0, L_0x600001c39860;  1 drivers
v0x600001f314d0_0 .net *"_ivl_4", 29 0, L_0x600001c397c0;  1 drivers
L_0x140088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f31560_0 .net *"_ivl_6", 1 0, L_0x140088250;  1 drivers
v0x600001f315f0_0 .net "addr_i", 31 0, v0x600001f33690_0;  alias, 1 drivers
v0x600001f31680_0 .net "instr_o", 31 0, L_0x60000063f090;  alias, 1 drivers
v0x600001f31710 .array "memory", 255 0, 31 0;
L_0x600001c39720 .array/port v0x600001f31710, L_0x600001c39860;
L_0x600001c397c0 .part v0x600001f33690_0, 2, 30;
L_0x600001c39860 .concat [ 30 2 0 0], L_0x600001c397c0, L_0x140088250;
S_0x13e628930 .scope module, "MEM_WB" "MEM_WB" 3 324, 15 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 32 "read_data_i";
    .port_info 6 /INPUT 32 "ALU_result_i";
    .port_info 7 /INPUT 5 "rd_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 32 "read_data_o";
    .port_info 11 /OUTPUT 32 "ALU_result_o";
    .port_info 12 /OUTPUT 5 "rd_o";
v0x600001f317a0_0 .net "ALU_result_i", 31 0, v0x600001f3e250_0;  alias, 1 drivers
v0x600001f31830_0 .var "ALU_result_o", 31 0;
v0x600001f318c0_0 .net "MemtoReg_i", 0 0, v0x600001f3e6d0_0;  alias, 1 drivers
v0x600001f31950_0 .var "MemtoReg_o", 0 0;
v0x600001f319e0_0 .net "RegWrite_i", 0 0, v0x600001f3e7f0_0;  alias, 1 drivers
v0x600001f31a70_0 .var "RegWrite_o", 0 0;
v0x600001f31b00_0 .net "clk_i", 0 0, v0x600001f283f0_0;  alias, 1 drivers
v0x600001f31b90_0 .net "rd_i", 4 0, v0x600001f3e9a0_0;  alias, 1 drivers
v0x600001f31c20_0 .var "rd_o", 4 0;
v0x600001f31cb0_0 .net "read_data_i", 31 0, L_0x600001c39ae0;  alias, 1 drivers
v0x600001f31d40_0 .var "read_data_o", 31 0;
v0x600001f31dd0_0 .net "rst_i", 0 0, v0x600001f28480_0;  alias, 1 drivers
v0x600001f31e60_0 .net "start_i", 0 0, v0x600001f28510_0;  alias, 1 drivers
S_0x13e628aa0 .scope module, "MUX32A" "MUX32" 3 183, 16 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x600001f31ef0_0 .net "data1_i", 31 0, L_0x600001c394a0;  alias, 1 drivers
v0x600001f31f80_0 .net "data2_i", 31 0, L_0x600001c39540;  alias, 1 drivers
v0x600001f32010_0 .net "data_o", 31 0, L_0x600001c3a080;  alias, 1 drivers
v0x600001f320a0_0 .net "select_i", 0 0, L_0x60000063f1e0;  1 drivers
L_0x600001c3a080 .functor MUXZ 32, L_0x600001c394a0, L_0x600001c39540, L_0x60000063f1e0, C4<>;
S_0x13e626f20 .scope module, "MUX32B" "MUX32" 3 191, 16 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x600001f32130_0 .net "data1_i", 31 0, L_0x600001c3a080;  alias, 1 drivers
v0x600001f321c0_0 .net "data2_i", 31 0, L_0x600001c39400;  alias, 1 drivers
v0x600001f32250_0 .net "data_o", 31 0, L_0x600001c3a120;  alias, 1 drivers
v0x600001f322e0_0 .net "select_i", 0 0, L_0x60000063efb0;  alias, 1 drivers
L_0x600001c3a120 .functor MUXZ 32, L_0x600001c3a080, L_0x600001c39400, L_0x60000063efb0, C4<>;
S_0x13e627090 .scope module, "MUX32W" "MUX32W" 3 205, 16 11 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemtoReg";
    .port_info 1 /INPUT 32 "ALU_result";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /OUTPUT 32 "data_o";
v0x600001f32370_0 .net "ALU_result", 31 0, v0x600001f31830_0;  alias, 1 drivers
v0x600001f32400_0 .net "MemtoReg", 0 0, v0x600001f31950_0;  alias, 1 drivers
v0x600001f32490_0 .net "data_o", 31 0, L_0x600001c3a260;  alias, 1 drivers
v0x600001f32520_0 .net "read_data", 31 0, v0x600001f31d40_0;  alias, 1 drivers
L_0x600001c3a260 .functor MUXZ 32, v0x600001f31830_0, v0x600001f31d40_0, v0x600001f31950_0, C4<>;
S_0x13e627200 .scope module, "MUX32_A" "MUX32_Forward" 3 212, 16 22 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "ID_EX_rs_data_i";
    .port_info 2 /INPUT 32 "EX_MEM_ALU_result_i";
    .port_info 3 /INPUT 32 "write_data_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x600001f325b0_0 .net "EX_MEM_ALU_result_i", 31 0, v0x600001f3e250_0;  alias, 1 drivers
v0x600001f32640_0 .net "Forward_i", 1 0, v0x600001f3ec70_0;  alias, 1 drivers
v0x600001f326d0_0 .net "ID_EX_rs_data_i", 31 0, v0x600001f30990_0;  alias, 1 drivers
v0x600001f32760_0 .net *"_ivl_1", 0 0, L_0x600001c3a300;  1 drivers
v0x600001f327f0_0 .net *"_ivl_10", 31 0, L_0x600001c3a580;  1 drivers
v0x600001f32880_0 .net *"_ivl_3", 0 0, L_0x600001c3a3a0;  1 drivers
L_0x1400883b8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001f32910_0 .net *"_ivl_4", 31 0, L_0x1400883b8;  1 drivers
v0x600001f329a0_0 .net *"_ivl_6", 31 0, L_0x600001c3a440;  1 drivers
v0x600001f32a30_0 .net *"_ivl_9", 0 0, L_0x600001c3a4e0;  1 drivers
v0x600001f32ac0_0 .net "data_o", 31 0, L_0x600001c3a620;  alias, 1 drivers
v0x600001f32b50_0 .net "write_data_i", 31 0, L_0x600001c3a260;  alias, 1 drivers
L_0x600001c3a300 .part v0x600001f3ec70_0, 1, 1;
L_0x600001c3a3a0 .part v0x600001f3ec70_0, 0, 1;
L_0x600001c3a440 .functor MUXZ 32, v0x600001f3e250_0, L_0x1400883b8, L_0x600001c3a3a0, C4<>;
L_0x600001c3a4e0 .part v0x600001f3ec70_0, 0, 1;
L_0x600001c3a580 .functor MUXZ 32, v0x600001f30990_0, L_0x600001c3a260, L_0x600001c3a4e0, C4<>;
L_0x600001c3a620 .functor MUXZ 32, L_0x600001c3a580, L_0x600001c3a440, L_0x600001c3a300, C4<>;
S_0x13e627370 .scope module, "MUX32_B" "MUX32_Forward" 3 220, 16 22 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "ID_EX_rs_data_i";
    .port_info 2 /INPUT 32 "EX_MEM_ALU_result_i";
    .port_info 3 /INPUT 32 "write_data_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x600001f32be0_0 .net "EX_MEM_ALU_result_i", 31 0, v0x600001f3e250_0;  alias, 1 drivers
v0x600001f32c70_0 .net "Forward_i", 1 0, v0x600001f3ed00_0;  alias, 1 drivers
v0x600001f32d00_0 .net "ID_EX_rs_data_i", 31 0, v0x600001f30bd0_0;  alias, 1 drivers
v0x600001f32d90_0 .net *"_ivl_1", 0 0, L_0x600001c3a6c0;  1 drivers
v0x600001f32e20_0 .net *"_ivl_10", 31 0, L_0x600001c3a940;  1 drivers
v0x600001f32eb0_0 .net *"_ivl_3", 0 0, L_0x600001c3a760;  1 drivers
L_0x140088400 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001f32f40_0 .net *"_ivl_4", 31 0, L_0x140088400;  1 drivers
v0x600001f32fd0_0 .net *"_ivl_6", 31 0, L_0x600001c3a800;  1 drivers
v0x600001f33060_0 .net *"_ivl_9", 0 0, L_0x600001c3a8a0;  1 drivers
v0x600001f330f0_0 .net "data_o", 31 0, L_0x600001c3a9e0;  alias, 1 drivers
v0x600001f33180_0 .net "write_data_i", 31 0, L_0x600001c3a260;  alias, 1 drivers
L_0x600001c3a6c0 .part v0x600001f3ed00_0, 1, 1;
L_0x600001c3a760 .part v0x600001f3ed00_0, 0, 1;
L_0x600001c3a800 .functor MUXZ 32, v0x600001f3e250_0, L_0x140088400, L_0x600001c3a760, C4<>;
L_0x600001c3a8a0 .part v0x600001f3ed00_0, 0, 1;
L_0x600001c3a940 .functor MUXZ 32, v0x600001f30bd0_0, L_0x600001c3a260, L_0x600001c3a8a0, C4<>;
L_0x600001c3a9e0 .functor MUXZ 32, L_0x600001c3a940, L_0x600001c3a800, L_0x600001c3a6c0, C4<>;
S_0x13e624e30 .scope module, "MUX_ALUSrc" "MUX32" 3 198, 16 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x600001f33210_0 .net "data1_i", 31 0, L_0x600001c3a9e0;  alias, 1 drivers
v0x600001f332a0_0 .net "data2_i", 31 0, v0x600001f30510_0;  alias, 1 drivers
v0x600001f33330_0 .net "data_o", 31 0, L_0x600001c3a1c0;  alias, 1 drivers
v0x600001f333c0_0 .net "select_i", 0 0, v0x600001f3fb10_0;  alias, 1 drivers
L_0x600001c3a1c0 .functor MUXZ 32, L_0x600001c3a9e0, v0x600001f30510_0, v0x600001f3fb10_0, C4<>;
S_0x13e624fa0 .scope module, "PC" "PC" 3 148, 17 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x600001f334e0_0 .net "PCWrite_i", 0 0, L_0x600001c3aee0;  alias, 1 drivers
v0x600001f33570_0 .net "clk_i", 0 0, v0x600001f283f0_0;  alias, 1 drivers
v0x600001f33600_0 .net "pc_i", 31 0, L_0x600001c3a120;  alias, 1 drivers
v0x600001f33690_0 .var "pc_o", 31 0;
v0x600001f33720_0 .net "rst_i", 0 0, v0x600001f28480_0;  alias, 1 drivers
v0x600001f337b0_0 .net "start_i", 0 0, v0x600001f28510_0;  alias, 1 drivers
S_0x13e625110 .scope module, "Registers" "Registers" 3 171, 18 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x60000063f100 .functor AND 1, L_0x600001c39b80, v0x600001f31a70_0, C4<1>, C4<1>;
L_0x60000063f170 .functor AND 1, L_0x600001c39e00, v0x600001f31a70_0, C4<1>, C4<1>;
v0x600001f33840_0 .net "RDaddr_i", 4 0, v0x600001f31c20_0;  alias, 1 drivers
v0x600001f338d0_0 .net "RDdata_i", 31 0, L_0x600001c3a260;  alias, 1 drivers
v0x600001f33960_0 .net "RS1addr_i", 4 0, L_0x600001c39040;  alias, 1 drivers
v0x600001f339f0_0 .net "RS1data_o", 31 0, L_0x600001c39d60;  alias, 1 drivers
v0x600001f33a80_0 .net "RS2addr_i", 4 0, L_0x600001c390e0;  alias, 1 drivers
v0x600001f33b10_0 .net "RS2data_o", 31 0, L_0x600001c39fe0;  alias, 1 drivers
v0x600001f33ba0_0 .net "RegWrite_i", 0 0, v0x600001f31a70_0;  alias, 1 drivers
v0x600001f33c30_0 .net *"_ivl_0", 0 0, L_0x600001c39b80;  1 drivers
v0x600001f33cc0_0 .net *"_ivl_12", 0 0, L_0x600001c39e00;  1 drivers
v0x600001f33d50_0 .net *"_ivl_15", 0 0, L_0x60000063f170;  1 drivers
v0x600001f33de0_0 .net *"_ivl_16", 31 0, L_0x600001c39ea0;  1 drivers
v0x600001f33e70_0 .net *"_ivl_18", 6 0, L_0x600001c39f40;  1 drivers
L_0x140088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f33f00_0 .net *"_ivl_21", 1 0, L_0x140088370;  1 drivers
v0x600001f34000_0 .net *"_ivl_3", 0 0, L_0x60000063f100;  1 drivers
v0x600001f34090_0 .net *"_ivl_4", 31 0, L_0x600001c39c20;  1 drivers
v0x600001f34120_0 .net *"_ivl_6", 6 0, L_0x600001c39cc0;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f341b0_0 .net *"_ivl_9", 1 0, L_0x140088328;  1 drivers
v0x600001f34240_0 .net "clk_i", 0 0, v0x600001f283f0_0;  alias, 1 drivers
v0x600001f342d0 .array/s "register", 31 0, 31 0;
L_0x600001c39b80 .cmp/eq 5, L_0x600001c39040, v0x600001f31c20_0;
L_0x600001c39c20 .array/port v0x600001f342d0, L_0x600001c39cc0;
L_0x600001c39cc0 .concat [ 5 2 0 0], L_0x600001c39040, L_0x140088328;
L_0x600001c39d60 .functor MUXZ 32, L_0x600001c39c20, L_0x600001c3a260, L_0x60000063f100, C4<>;
L_0x600001c39e00 .cmp/eq 5, L_0x600001c390e0, v0x600001f31c20_0;
L_0x600001c39ea0 .array/port v0x600001f342d0, L_0x600001c39f40;
L_0x600001c39f40 .concat [ 5 2 0 0], L_0x600001c390e0, L_0x140088370;
L_0x600001c39fe0 .functor MUXZ 32, L_0x600001c39ea0, L_0x600001c3a260, L_0x60000063f170, C4<>;
S_0x13e6238f0 .scope module, "Sign_Extend" "Sign_Extend" 3 228, 19 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x600001f34360_0 .net *"_ivl_1", 0 0, L_0x600001c3aa80;  1 drivers
v0x600001f343f0_0 .net *"_ivl_2", 19 0, L_0x600001c3ab20;  1 drivers
v0x600001f34480_0 .net "data_i", 11 0, L_0x600001c38d20;  alias, 1 drivers
v0x600001f34510_0 .net "data_o", 31 0, L_0x600001c3abc0;  alias, 1 drivers
L_0x600001c3aa80 .part L_0x600001c38d20, 11, 1;
LS_0x600001c3ab20_0_0 .concat [ 1 1 1 1], L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80;
LS_0x600001c3ab20_0_4 .concat [ 1 1 1 1], L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80;
LS_0x600001c3ab20_0_8 .concat [ 1 1 1 1], L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80;
LS_0x600001c3ab20_0_12 .concat [ 1 1 1 1], L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80;
LS_0x600001c3ab20_0_16 .concat [ 1 1 1 1], L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80, L_0x600001c3aa80;
LS_0x600001c3ab20_1_0 .concat [ 4 4 4 4], LS_0x600001c3ab20_0_0, LS_0x600001c3ab20_0_4, LS_0x600001c3ab20_0_8, LS_0x600001c3ab20_0_12;
LS_0x600001c3ab20_1_4 .concat [ 4 0 0 0], LS_0x600001c3ab20_0_16;
L_0x600001c3ab20 .concat [ 16 4 0 0], LS_0x600001c3ab20_1_0, LS_0x600001c3ab20_1_4;
L_0x600001c3abc0 .concat [ 12 20 0 0], L_0x600001c38d20, L_0x600001c3ab20;
S_0x13e623a60 .scope module, "branch_predictor" "branch_predictor" 3 366, 20 1 0, S_0x13e60d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 1 "update_i";
    .port_info 4 /INPUT 1 "result_i";
    .port_info 5 /OUTPUT 1 "predict_o";
v0x600001f34630_0 .net *"_ivl_1", 0 0, L_0x600001c3b200;  1 drivers
v0x600001f346c0_0 .net "clk_i", 0 0, v0x600001f283f0_0;  alias, 1 drivers
v0x600001f34750_0 .net "predict_o", 0 0, L_0x600001c3b2a0;  alias, 1 drivers
v0x600001f347e0_0 .net "result_i", 0 0, v0x600001f3cea0_0;  alias, 1 drivers
v0x600001f34870_0 .net "rst_i", 0 0, v0x600001f28480_0;  alias, 1 drivers
v0x600001f34900_0 .net "start_i", 0 0, v0x600001f28510_0;  alias, 1 drivers
v0x600001f34990_0 .var "state", 1 0;
v0x600001f34a20_0 .net "update_i", 0 0, v0x600001f3fd50_0;  alias, 1 drivers
L_0x600001c3b200 .part v0x600001f34990_0, 1, 1;
L_0x600001c3b2a0 .reduce/nor L_0x600001c3b200;
    .scope S_0x13e607c60;
T_0 ;
    %wait E_0x600002310510;
    %load/vec4 v0x600001f3d830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600001f3d8c0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001f3d4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d5f0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x600001f3d8c0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001f3d4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d5f0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x600001f3d8c0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001f3d4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d5f0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x600001f3d8c0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001f3d4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d5f0_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x600001f3d8c0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001f3d4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f3d5f0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f3d4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d5f0_0, 0, 1;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f3d4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3d5f0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13e624fa0;
T_1 ;
    %wait E_0x600002310c30;
    %load/vec4 v0x600001f33720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f33690_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600001f334e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600001f337b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x600001f33600_0;
    %assign/vec4 v0x600001f33690_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x600001f33690_0;
    %assign/vec4 v0x600001f33690_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13e607dd0;
T_2 ;
    %wait E_0x600002311020;
    %load/vec4 v0x600001f3db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600001f3df80_0;
    %load/vec4 v0x600001f3de60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f3e0a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13e625110;
T_3 ;
    %wait E_0x600002311020;
    %load/vec4 v0x600001f33ba0_0;
    %load/vec4 v0x600001f33840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x600001f338d0_0;
    %load/vec4 v0x600001f33840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f342d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13e60bd70;
T_4 ;
    %wait E_0x600002311050;
    %load/vec4 v0x600001f3cbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %and;
    %store/vec4 v0x600001f3cc60_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %xor;
    %store/vec4 v0x600001f3cc60_0, 0, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x600001f3cc60_0, 0, 32;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %add;
    %store/vec4 v0x600001f3cc60_0, 0, 32;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %sub;
    %store/vec4 v0x600001f3cc60_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %mul;
    %store/vec4 v0x600001f3cc60_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x600001f3cc60_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %sub;
    %store/vec4 v0x600001f3cc60_0, 0, 32;
    %load/vec4 v0x600001f3ccf0_0;
    %load/vec4 v0x600001f3cd80_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %pad/s 1;
    %store/vec4 v0x600001f3cea0_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13e60bee0;
T_5 ;
    %wait E_0x600002311230;
    %load/vec4 v0x600001f3d050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x600001f3d0e0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x600001f3d0e0_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001f3cf30_0, 0, 3;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13e6045d0;
T_6 ;
    %wait E_0x600002310c30;
    %load/vec4 v0x600001f31320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x600001f31290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600001f30fc0_0;
    %assign/vec4 v0x600001f30ea0_0, 0;
    %load/vec4 v0x600001f31170_0;
    %assign/vec4 v0x600001f30f30_0, 0;
T_6.2 ;
    %load/vec4 v0x600001f310e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f30ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f30f30_0, 0;
T_6.4 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13e605c70;
T_7 ;
    %wait E_0x600002310c30;
    %load/vec4 v0x600001f302d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f301b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f30090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f3fe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f38120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f3f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f3fb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f30990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f30bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f30510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001f30ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001f30cf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001f30870_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600001f303f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f3fd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f30630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f3fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f30750_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001f30120_0;
    %assign/vec4 v0x600001f301b0_0, 0;
    %load/vec4 v0x600001f30000_0;
    %assign/vec4 v0x600001f30090_0, 0;
    %load/vec4 v0x600001f3fde0_0;
    %assign/vec4 v0x600001f3fe70_0, 0;
    %load/vec4 v0x600001f3ff00_0;
    %assign/vec4 v0x600001f38120_0, 0;
    %load/vec4 v0x600001f3f960_0;
    %assign/vec4 v0x600001f3f9f0_0, 0;
    %load/vec4 v0x600001f3fa80_0;
    %assign/vec4 v0x600001f3fb10_0, 0;
    %load/vec4 v0x600001f30900_0;
    %assign/vec4 v0x600001f30990_0, 0;
    %load/vec4 v0x600001f30b40_0;
    %assign/vec4 v0x600001f30bd0_0, 0;
    %load/vec4 v0x600001f30480_0;
    %assign/vec4 v0x600001f30510_0, 0;
    %load/vec4 v0x600001f30a20_0;
    %assign/vec4 v0x600001f30ab0_0, 0;
    %load/vec4 v0x600001f30c60_0;
    %assign/vec4 v0x600001f30cf0_0, 0;
    %load/vec4 v0x600001f307e0_0;
    %assign/vec4 v0x600001f30870_0, 0;
    %load/vec4 v0x600001f30360_0;
    %assign/vec4 v0x600001f303f0_0, 0;
    %load/vec4 v0x600001f3fcc0_0;
    %assign/vec4 v0x600001f3fd50_0, 0;
    %load/vec4 v0x600001f305a0_0;
    %assign/vec4 v0x600001f30630_0, 0;
    %load/vec4 v0x600001f3fba0_0;
    %assign/vec4 v0x600001f3fc30_0, 0;
    %load/vec4 v0x600001f306c0_0;
    %assign/vec4 v0x600001f30750_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13e6075a0;
T_8 ;
    %wait E_0x600002311020;
    %load/vec4 v0x600001f3eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x600001f3e760_0;
    %assign/vec4 v0x600001f3e7f0_0, 0;
    %load/vec4 v0x600001f3e640_0;
    %assign/vec4 v0x600001f3e6d0_0, 0;
    %load/vec4 v0x600001f3e400_0;
    %assign/vec4 v0x600001f3e490_0, 0;
    %load/vec4 v0x600001f3e520_0;
    %assign/vec4 v0x600001f3e5b0_0, 0;
    %load/vec4 v0x600001f3e1c0_0;
    %assign/vec4 v0x600001f3e250_0, 0;
    %load/vec4 v0x600001f3e2e0_0;
    %assign/vec4 v0x600001f3e370_0, 0;
    %load/vec4 v0x600001f3e910_0;
    %assign/vec4 v0x600001f3e9a0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13e628930;
T_9 ;
    %wait E_0x600002311020;
    %load/vec4 v0x600001f31e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x600001f319e0_0;
    %assign/vec4 v0x600001f31a70_0, 0;
    %load/vec4 v0x600001f318c0_0;
    %assign/vec4 v0x600001f31950_0, 0;
    %load/vec4 v0x600001f31cb0_0;
    %assign/vec4 v0x600001f31d40_0, 0;
    %load/vec4 v0x600001f317a0_0;
    %assign/vec4 v0x600001f31830_0, 0;
    %load/vec4 v0x600001f31b90_0;
    %assign/vec4 v0x600001f31c20_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13e607710;
T_10 ;
    %wait E_0x600002310390;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f3ec70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f3ed00_0, 0, 2;
    %load/vec4 v0x600001f3e130_0;
    %load/vec4 v0x600001f3ebe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001f3ebe0_0;
    %load/vec4 v0x600001f3ed90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001f3ec70_0, 0, 2;
T_10.0 ;
    %load/vec4 v0x600001f3e130_0;
    %load/vec4 v0x600001f3ebe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001f3ebe0_0;
    %load/vec4 v0x600001f3ee20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001f3ed00_0, 0, 2;
T_10.2 ;
    %load/vec4 v0x600001f3eeb0_0;
    %load/vec4 v0x600001f3ef40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001f3e130_0;
    %load/vec4 v0x600001f3ebe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001f3ebe0_0;
    %load/vec4 v0x600001f3ed90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x600001f3ef40_0;
    %load/vec4 v0x600001f3ed90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001f3ec70_0, 0, 2;
T_10.4 ;
    %load/vec4 v0x600001f3eeb0_0;
    %load/vec4 v0x600001f3ef40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001f3e130_0;
    %load/vec4 v0x600001f3ebe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600001f3ebe0_0;
    %load/vec4 v0x600001f3ee20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x600001f3ef40_0;
    %load/vec4 v0x600001f3ee20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001f3ed00_0, 0, 2;
T_10.6 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x13e623a60;
T_11 ;
    %wait E_0x600002310c30;
    %load/vec4 v0x600001f34900_0;
    %load/vec4 v0x600001f34a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x600001f347e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x600001f34990_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x600001f34990_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001f34990_0, 0;
T_11.4 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x600001f34990_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x600001f34990_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001f34990_0, 0;
T_11.6 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13e60d390;
T_12 ;
    %delay 25, 0;
    %load/vec4 v0x600001f283f0_0;
    %inv;
    %store/vec4 v0x600001f283f0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13e60d390;
T_13 ;
    %vpi_call 2 20 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f285a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f28630_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x600001f28630_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001f28630_0;
    %store/vec4a v0x600001f31710, 4, 0;
    %load/vec4 v0x600001f28630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f28630_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f28630_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x600001f28630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001f28630_0;
    %store/vec4a v0x600001f3e0a0, 4, 0;
    %load/vec4 v0x600001f28630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f28630_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f3e0a0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f3e0a0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f3e0a0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f3e0a0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f3e0a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f28630_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x600001f28630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001f28630_0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %load/vec4 v0x600001f28630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f28630_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f342d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f30f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f30ea0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f301b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f30090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f38120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f3f9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3fb10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f30990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f30bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f30510_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001f30ab0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001f30cf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001f30870_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x600001f303f0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3e6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f3e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f3e250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f3e370_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001f3e9a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f31a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f31950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f31d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f31830_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001f31c20_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f34990_0, 0, 2;
    %vpi_call 2 92 "$readmemb", "instruction.txt", v0x600001f31710 {0 0 0};
    %vpi_func 2 96 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x600001f286c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f283f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f28480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f28510_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f28480_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f28480_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x13e60d390;
T_14 ;
    %wait E_0x600002311020;
    %load/vec4 v0x600001f285a0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call 2 113 "$finish" {0 0 0};
T_14.0 ;
    %vpi_call 2 117 "$fdisplay", v0x600001f286c0_0, "cycle = %6d, PC = %6d, ", v0x600001f285a0_0, v0x600001f33690_0 {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x600001f286c0_0, "Predict = %6d, IFID_Flush = %6d", v0x600001f34750_0, v0x600001f310e0_0 {0 0 0};
    %load/vec4 v0x600001f3fd50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %vpi_call 2 120 "$fdisplay", v0x600001f286c0_0, "ALU_out = %6d", v0x600001f3ce10_0 {0 0 0};
T_14.2 ;
    %vpi_call 2 124 "$fdisplay", v0x600001f286c0_0, "Registers" {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x600001f286c0_0, "x0 = %6d, x8  = %6d, x16 = %6d, x24 = %6d", &A<v0x600001f342d0, 0>, &A<v0x600001f342d0, 8>, &A<v0x600001f342d0, 16>, &A<v0x600001f342d0, 24> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x600001f286c0_0, "x1 = %6d, x9  = %6d, x17 = %6d, x25 = %6d", &A<v0x600001f342d0, 1>, &A<v0x600001f342d0, 9>, &A<v0x600001f342d0, 17>, &A<v0x600001f342d0, 25> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x600001f286c0_0, "x2 = %6d, x10 = %6d, x18 = %6d, x26 = %6d", &A<v0x600001f342d0, 2>, &A<v0x600001f342d0, 10>, &A<v0x600001f342d0, 18>, &A<v0x600001f342d0, 26> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x600001f286c0_0, "x3 = %6d, x11 = %6d, x19 = %6d, x27 = %6d", &A<v0x600001f342d0, 3>, &A<v0x600001f342d0, 11>, &A<v0x600001f342d0, 19>, &A<v0x600001f342d0, 27> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x600001f286c0_0, "x4 = %6d, x12 = %6d, x20 = %6d, x28 = %6d", &A<v0x600001f342d0, 4>, &A<v0x600001f342d0, 12>, &A<v0x600001f342d0, 20>, &A<v0x600001f342d0, 28> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x600001f286c0_0, "x5 = %6d, x13 = %6d, x21 = %6d, x29 = %6d", &A<v0x600001f342d0, 5>, &A<v0x600001f342d0, 13>, &A<v0x600001f342d0, 21>, &A<v0x600001f342d0, 29> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x600001f286c0_0, "x6 = %6d, x14 = %6d, x22 = %6d, x30 = %6d", &A<v0x600001f342d0, 6>, &A<v0x600001f342d0, 14>, &A<v0x600001f342d0, 22>, &A<v0x600001f342d0, 30> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x600001f286c0_0, "x7 = %6d, x15 = %6d, x23 = %6d, x31 = %6d", &A<v0x600001f342d0, 7>, &A<v0x600001f342d0, 15>, &A<v0x600001f342d0, 23>, &A<v0x600001f342d0, 31> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0x600001f286c0_0, "Data Memory: 0x00 = %6d", &A<v0x600001f3e0a0, 0> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x600001f286c0_0, "Data Memory: 0x04 = %6d", &A<v0x600001f3e0a0, 1> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v0x600001f286c0_0, "Data Memory: 0x08 = %6d", &A<v0x600001f3e0a0, 2> {0 0 0};
    %vpi_call 2 139 "$fdisplay", v0x600001f286c0_0, "Data Memory: 0x0C = %6d", &A<v0x600001f3e0a0, 3> {0 0 0};
    %vpi_call 2 140 "$fdisplay", v0x600001f286c0_0, "Data Memory: 0x10 = %6d", &A<v0x600001f3e0a0, 4> {0 0 0};
    %vpi_call 2 141 "$fdisplay", v0x600001f286c0_0, "Data Memory: 0x14 = %6d", &A<v0x600001f3e0a0, 5> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0x600001f286c0_0, "Data Memory: 0x18 = %6d", &A<v0x600001f3e0a0, 6> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0x600001f286c0_0, "Data Memory: 0x1C = %6d", &A<v0x600001f3e0a0, 7> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0x600001f286c0_0, "\012" {0 0 0};
    %load/vec4 v0x600001f285a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f285a0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "branch_predictor.v";
