--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31073 paths analyzed, 826 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.075ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X40Y114.C5), 1886 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.921ns (Levels of Logic = 13)
  Clock Path Skew:      -0.119ns (1.170 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOBDO11 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X61Y123.D4     net (fanout=18)       0.982   doutb<28>
    SLICE_X61Y123.D      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>1
    SLICE_X61Y123.C5     net (fanout=1)        0.194   U11/_n5274<31>
    SLICE_X61Y123.C      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>2
    SLICE_X61Y127.B6     net (fanout=1)        0.368   U11/_n5274<31>1
    SLICE_X61Y127.B      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>3
    SLICE_X61Y127.A4     net (fanout=1)        0.302   U11/_n5274<31>2
    SLICE_X61Y127.A      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>4
    SLICE_X53Y120.B6     net (fanout=1)        0.554   U11/_n5274<31>3
    SLICE_X53Y120.B      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>5
    SLICE_X53Y120.C5     net (fanout=1)        0.310   U11/_n5274<31>4
    SLICE_X53Y120.C      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>6
    SLICE_X52Y120.C6     net (fanout=12)       0.359   U11/_n5274
    SLICE_X52Y120.C      Tilo                  0.053   U11/Mmux__n5276_72
                                                       U11/Mmux_green3_SW0
    SLICE_X47Y114.B6     net (fanout=1)        0.542   N39
    SLICE_X47Y114.B      Tilo                  0.053   Green_2_OBUF
                                                       U11/Mmux_green3
    SLICE_X47Y114.C6     net (fanout=2)        0.138   Green_2_OBUF
    SLICE_X47Y114.CMUX   Tilo                  0.296   Green_2_OBUF
                                                       U5/MUX1_DispData/Mmux_o_328
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X46Y115.A2     net (fanout=13)       0.748   Disp_num<6>
    SLICE_X46Y115.A      Tilo                  0.053   Green_3_OBUF
                                                       U6/SM1/HTS6/MSEG/XLXI_8
    SLICE_X42Y114.D1     net (fanout=1)        0.711   U6/SM1/HTS6/MSEG/XLXN_28
    SLICE_X42Y114.D      Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X40Y114.D2     net (fanout=1)        0.562   U6/XLXN_390<55>
    SLICE_X40Y114.D      Tilo                  0.053   U6/M2/buffer<55>
                                                       U6/M2/mux11411
    SLICE_X40Y114.C5     net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X40Y114.CLK    Tas                  -0.020   U6/M2/buffer<55>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.921ns (2.939ns logic, 5.982ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.839ns (Levels of Logic = 13)
  Clock Path Skew:      -0.119ns (1.170 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOBDO11 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X61Y123.D4     net (fanout=18)       0.982   doutb<28>
    SLICE_X61Y123.D      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>1
    SLICE_X61Y123.C5     net (fanout=1)        0.194   U11/_n5274<31>
    SLICE_X61Y123.C      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>2
    SLICE_X61Y127.B6     net (fanout=1)        0.368   U11/_n5274<31>1
    SLICE_X61Y127.B      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>3
    SLICE_X61Y127.A4     net (fanout=1)        0.302   U11/_n5274<31>2
    SLICE_X61Y127.A      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>4
    SLICE_X53Y120.B6     net (fanout=1)        0.554   U11/_n5274<31>3
    SLICE_X53Y120.B      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>5
    SLICE_X53Y120.C5     net (fanout=1)        0.310   U11/_n5274<31>4
    SLICE_X53Y120.C      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>6
    SLICE_X50Y120.A6     net (fanout=12)       0.317   U11/_n5274
    SLICE_X50Y120.A      Tilo                  0.053   U11/Mmux__n5276_7
                                                       U11/Mmux_green4_SW0
    SLICE_X46Y115.B5     net (fanout=1)        0.521   N37
    SLICE_X46Y115.B      Tilo                  0.053   Green_3_OBUF
                                                       U11/Mmux_green4
    SLICE_X46Y115.C6     net (fanout=2)        0.146   Green_3_OBUF
    SLICE_X46Y115.CMUX   Tilo                  0.290   Green_3_OBUF
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X42Y114.A1     net (fanout=13)       0.963   Disp_num<7>
    SLICE_X42Y114.A      Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X42Y114.D3     net (fanout=2)        0.475   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X42Y114.D      Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X40Y114.D2     net (fanout=1)        0.562   U6/XLXN_390<55>
    SLICE_X40Y114.D      Tilo                  0.053   U6/M2/buffer<55>
                                                       U6/M2/mux11411
    SLICE_X40Y114.C5     net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X40Y114.CLK    Tas                  -0.020   U6/M2/buffer<55>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.839ns (2.933ns logic, 5.906ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.827ns (Levels of Logic = 13)
  Clock Path Skew:      -0.119ns (1.170 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOBDO11 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X61Y123.D4     net (fanout=18)       0.982   doutb<28>
    SLICE_X61Y123.D      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>1
    SLICE_X61Y123.C5     net (fanout=1)        0.194   U11/_n5274<31>
    SLICE_X61Y123.C      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>2
    SLICE_X61Y127.B6     net (fanout=1)        0.368   U11/_n5274<31>1
    SLICE_X61Y127.B      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>3
    SLICE_X61Y127.A4     net (fanout=1)        0.302   U11/_n5274<31>2
    SLICE_X61Y127.A      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>4
    SLICE_X53Y120.B6     net (fanout=1)        0.554   U11/_n5274<31>3
    SLICE_X53Y120.B      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>5
    SLICE_X53Y120.C5     net (fanout=1)        0.310   U11/_n5274<31>4
    SLICE_X53Y120.C      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>6
    SLICE_X51Y119.A6     net (fanout=12)       0.338   U11/_n5274
    SLICE_X51Y119.A      Tilo                  0.053   U11/Mmux__n5276_74
                                                       U11/Mmux_green2_SW0
    SLICE_X46Y114.B5     net (fanout=1)        0.520   N41
    SLICE_X46Y114.B      Tilo                  0.053   Green_1_OBUF
                                                       U11/Mmux_green2
    SLICE_X46Y114.C6     net (fanout=2)        0.146   Green_1_OBUF
    SLICE_X46Y114.CMUX   Tilo                  0.290   Green_1_OBUF
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X46Y115.A1     net (fanout=12)       0.695   Disp_num<5>
    SLICE_X46Y115.A      Tilo                  0.053   Green_3_OBUF
                                                       U6/SM1/HTS6/MSEG/XLXI_8
    SLICE_X42Y114.D1     net (fanout=1)        0.711   U6/SM1/HTS6/MSEG/XLXN_28
    SLICE_X42Y114.D      Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X40Y114.D2     net (fanout=1)        0.562   U6/XLXN_390<55>
    SLICE_X40Y114.D      Tilo                  0.053   U6/M2/buffer<55>
                                                       U6/M2/mux11411
    SLICE_X40Y114.C5     net (fanout=1)        0.212   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X40Y114.CLK    Tas                  -0.020   U6/M2/buffer<55>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      8.827ns (2.933ns logic, 5.894ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_61 (SLICE_X41Y120.A4), 789 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.818ns (Levels of Logic = 13)
  Clock Path Skew:      -0.125ns (1.164 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOBDO11 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X61Y123.D4     net (fanout=18)       0.982   doutb<28>
    SLICE_X61Y123.D      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>1
    SLICE_X61Y123.C5     net (fanout=1)        0.194   U11/_n5274<31>
    SLICE_X61Y123.C      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>2
    SLICE_X61Y127.B6     net (fanout=1)        0.368   U11/_n5274<31>1
    SLICE_X61Y127.B      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>3
    SLICE_X61Y127.A4     net (fanout=1)        0.302   U11/_n5274<31>2
    SLICE_X61Y127.A      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>4
    SLICE_X53Y120.B6     net (fanout=1)        0.554   U11/_n5274<31>3
    SLICE_X53Y120.B      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>5
    SLICE_X53Y120.C5     net (fanout=1)        0.310   U11/_n5274<31>4
    SLICE_X53Y120.C      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>6
    SLICE_X45Y120.A5     net (fanout=12)       0.538   U11/_n5274
    SLICE_X45Y120.A      Tilo                  0.053   U11/Mmux__n5279_72
                                                       U11/Mmux_blue3_SW0
    SLICE_X45Y119.B5     net (fanout=1)        0.294   N47
    SLICE_X45Y119.B      Tilo                  0.053   Blue_2_OBUF
                                                       U11/Mmux_blue3
    SLICE_X45Y119.C6     net (fanout=2)        0.138   Blue_2_OBUF
    SLICE_X45Y119.CMUX   Tilo                  0.296   Blue_2_OBUF
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X42Y120.A2     net (fanout=13)       0.816   Disp_num<2>
    SLICE_X42Y120.A      Tilo                  0.053   U6/XLXN_390<61>
                                                       U6/SM1/HTS7/MSEG/XLXI_20
    SLICE_X42Y120.D1     net (fanout=2)        0.478   U6/SM1/HTS7/MSEG/XLXN_74
    SLICE_X42Y120.D      Tilo                  0.053   U6/XLXN_390<61>
                                                       U6/SM1/HTS7/MSEG/XLXI_49
    SLICE_X41Y120.B1     net (fanout=1)        0.565   U6/XLXN_390<61>
    SLICE_X41Y120.B      Tilo                  0.053   U6/M2/buffer<62>
                                                       U6/M2/mux12111
    SLICE_X41Y120.A4     net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<61>
    SLICE_X41Y120.CLK    Tas                   0.018   U6/M2/buffer<62>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      8.818ns (2.977ns logic, 5.841ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.676ns (Levels of Logic = 13)
  Clock Path Skew:      -0.119ns (1.164 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOBDO4  Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X61Y123.D2     net (fanout=18)       0.840   doutb<4>
    SLICE_X61Y123.D      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>1
    SLICE_X61Y123.C5     net (fanout=1)        0.194   U11/_n5274<31>
    SLICE_X61Y123.C      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>2
    SLICE_X61Y127.B6     net (fanout=1)        0.368   U11/_n5274<31>1
    SLICE_X61Y127.B      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>3
    SLICE_X61Y127.A4     net (fanout=1)        0.302   U11/_n5274<31>2
    SLICE_X61Y127.A      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>4
    SLICE_X53Y120.B6     net (fanout=1)        0.554   U11/_n5274<31>3
    SLICE_X53Y120.B      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>5
    SLICE_X53Y120.C5     net (fanout=1)        0.310   U11/_n5274<31>4
    SLICE_X53Y120.C      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>6
    SLICE_X45Y120.A5     net (fanout=12)       0.538   U11/_n5274
    SLICE_X45Y120.A      Tilo                  0.053   U11/Mmux__n5279_72
                                                       U11/Mmux_blue3_SW0
    SLICE_X45Y119.B5     net (fanout=1)        0.294   N47
    SLICE_X45Y119.B      Tilo                  0.053   Blue_2_OBUF
                                                       U11/Mmux_blue3
    SLICE_X45Y119.C6     net (fanout=2)        0.138   Blue_2_OBUF
    SLICE_X45Y119.CMUX   Tilo                  0.296   Blue_2_OBUF
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X42Y120.A2     net (fanout=13)       0.816   Disp_num<2>
    SLICE_X42Y120.A      Tilo                  0.053   U6/XLXN_390<61>
                                                       U6/SM1/HTS7/MSEG/XLXI_20
    SLICE_X42Y120.D1     net (fanout=2)        0.478   U6/SM1/HTS7/MSEG/XLXN_74
    SLICE_X42Y120.D      Tilo                  0.053   U6/XLXN_390<61>
                                                       U6/SM1/HTS7/MSEG/XLXI_49
    SLICE_X41Y120.B1     net (fanout=1)        0.565   U6/XLXN_390<61>
    SLICE_X41Y120.B      Tilo                  0.053   U6/M2/buffer<62>
                                                       U6/M2/mux12111
    SLICE_X41Y120.A4     net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<61>
    SLICE_X41Y120.CLK    Tas                   0.018   U6/M2/buffer<62>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      8.676ns (2.977ns logic, 5.699ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.676ns (Levels of Logic = 13)
  Clock Path Skew:      -0.119ns (1.164 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOBDO4  Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X61Y123.D2     net (fanout=18)       0.840   doutb<4>
    SLICE_X61Y123.D      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>1
    SLICE_X61Y123.C5     net (fanout=1)        0.194   U11/_n5274<31>
    SLICE_X61Y123.C      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>2
    SLICE_X61Y127.B6     net (fanout=1)        0.368   U11/_n5274<31>1
    SLICE_X61Y127.B      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>3
    SLICE_X61Y127.A4     net (fanout=1)        0.302   U11/_n5274<31>2
    SLICE_X61Y127.A      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>4
    SLICE_X53Y120.B6     net (fanout=1)        0.554   U11/_n5274<31>3
    SLICE_X53Y120.B      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>5
    SLICE_X53Y120.C5     net (fanout=1)        0.310   U11/_n5274<31>4
    SLICE_X53Y120.C      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>6
    SLICE_X45Y120.A5     net (fanout=12)       0.538   U11/_n5274
    SLICE_X45Y120.A      Tilo                  0.053   U11/Mmux__n5279_72
                                                       U11/Mmux_blue3_SW0
    SLICE_X45Y119.B5     net (fanout=1)        0.294   N47
    SLICE_X45Y119.B      Tilo                  0.053   Blue_2_OBUF
                                                       U11/Mmux_blue3
    SLICE_X45Y119.C6     net (fanout=2)        0.138   Blue_2_OBUF
    SLICE_X45Y119.CMUX   Tilo                  0.296   Blue_2_OBUF
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X42Y120.A2     net (fanout=13)       0.816   Disp_num<2>
    SLICE_X42Y120.A      Tilo                  0.053   U6/XLXN_390<61>
                                                       U6/SM1/HTS7/MSEG/XLXI_20
    SLICE_X42Y120.D1     net (fanout=2)        0.478   U6/SM1/HTS7/MSEG/XLXN_74
    SLICE_X42Y120.D      Tilo                  0.053   U6/XLXN_390<61>
                                                       U6/SM1/HTS7/MSEG/XLXI_49
    SLICE_X41Y120.B1     net (fanout=1)        0.565   U6/XLXN_390<61>
    SLICE_X41Y120.B      Tilo                  0.053   U6/M2/buffer<62>
                                                       U6/M2/mux12111
    SLICE_X41Y120.A4     net (fanout=1)        0.302   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<61>
    SLICE_X41Y120.CLK    Tas                   0.018   U6/M2/buffer<62>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      8.676ns (2.977ns logic, 5.699ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X41Y114.C5), 1342 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.794ns (Levels of Logic = 14)
  Clock Path Skew:      -0.119ns (1.170 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOBDO11 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X61Y123.D4     net (fanout=18)       0.982   doutb<28>
    SLICE_X61Y123.D      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>1
    SLICE_X61Y123.C5     net (fanout=1)        0.194   U11/_n5274<31>
    SLICE_X61Y123.C      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>2
    SLICE_X61Y127.B6     net (fanout=1)        0.368   U11/_n5274<31>1
    SLICE_X61Y127.B      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>3
    SLICE_X61Y127.A4     net (fanout=1)        0.302   U11/_n5274<31>2
    SLICE_X61Y127.A      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>4
    SLICE_X53Y120.B6     net (fanout=1)        0.554   U11/_n5274<31>3
    SLICE_X53Y120.B      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>5
    SLICE_X53Y120.C5     net (fanout=1)        0.310   U11/_n5274<31>4
    SLICE_X53Y120.C      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>6
    SLICE_X52Y120.A5     net (fanout=12)       0.393   U11/_n5274
    SLICE_X52Y120.A      Tilo                  0.053   U11/Mmux__n5276_72
                                                       U11/Mmux_green1_SW0
    SLICE_X45Y114.B6     net (fanout=1)        0.556   N43
    SLICE_X45Y114.B      Tilo                  0.053   Green_0_OBUF
                                                       U11/Mmux_green1
    SLICE_X45Y114.C6     net (fanout=2)        0.138   Green_0_OBUF
    SLICE_X45Y114.CMUX   Tilo                  0.296   Green_0_OBUF
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X42Y114.C3     net (fanout=13)       0.715   Disp_num<4>
    SLICE_X42Y114.C      Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X43Y114.D2     net (fanout=2)        0.457   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X43Y114.D      Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y114.C5     net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y114.C      Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X41Y114.D5     net (fanout=1)        0.407   U6/XLXN_390<52>
    SLICE_X41Y114.D      Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X41Y114.C5     net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X41Y114.CLK    Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      8.794ns (3.030ns logic, 5.764ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.770ns (Levels of Logic = 9)
  Clock Path Skew:      -0.113ns (1.170 - 1.283)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOBDO1  Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X80Y135.A1     net (fanout=53)       1.685   doutb<1>
    SLICE_X80Y135.A      Tilo                  0.053   U11/Mmux__n5276_63
                                                       U11/Mmux__n5276_63
    SLICE_X52Y120.A1     net (fanout=1)        1.659   U11/Mmux__n5276_63
    SLICE_X52Y120.A      Tilo                  0.053   U11/Mmux__n5276_72
                                                       U11/Mmux_green1_SW0
    SLICE_X45Y114.B6     net (fanout=1)        0.556   N43
    SLICE_X45Y114.B      Tilo                  0.053   Green_0_OBUF
                                                       U11/Mmux_green1
    SLICE_X45Y114.C6     net (fanout=2)        0.138   Green_0_OBUF
    SLICE_X45Y114.CMUX   Tilo                  0.296   Green_0_OBUF
                                                       U5/MUX1_DispData/Mmux_o_326
                                                       U5/MUX1_DispData/Mmux_o_2_f7_25
    SLICE_X42Y114.C3     net (fanout=13)       0.715   Disp_num<4>
    SLICE_X42Y114.C      Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X43Y114.D2     net (fanout=2)        0.457   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X43Y114.D      Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y114.C5     net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y114.C      Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X41Y114.D5     net (fanout=1)        0.407   U6/XLXN_390<52>
    SLICE_X41Y114.D      Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X41Y114.C5     net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X41Y114.CLK    Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      8.770ns (2.765ns logic, 6.005ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.686ns (Levels of Logic = 14)
  Clock Path Skew:      -0.119ns (1.170 - 1.289)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y23.DOBDO11 Trcko_DOB             2.080   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    SLICE_X61Y123.D4     net (fanout=18)       0.982   doutb<28>
    SLICE_X61Y123.D      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>1
    SLICE_X61Y123.C5     net (fanout=1)        0.194   U11/_n5274<31>
    SLICE_X61Y123.C      Tilo                  0.053   U11/_n5274<31>
                                                       U11/_n5274<31>2
    SLICE_X61Y127.B6     net (fanout=1)        0.368   U11/_n5274<31>1
    SLICE_X61Y127.B      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>3
    SLICE_X61Y127.A4     net (fanout=1)        0.302   U11/_n5274<31>2
    SLICE_X61Y127.A      Tilo                  0.053   U11/_n5274<31>2
                                                       U11/_n5274<31>4
    SLICE_X53Y120.B6     net (fanout=1)        0.554   U11/_n5274<31>3
    SLICE_X53Y120.B      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>5
    SLICE_X53Y120.C5     net (fanout=1)        0.310   U11/_n5274<31>4
    SLICE_X53Y120.C      Tilo                  0.053   U11/_n5274
                                                       U11/_n5274<31>6
    SLICE_X50Y120.A6     net (fanout=12)       0.317   U11/_n5274
    SLICE_X50Y120.A      Tilo                  0.053   U11/Mmux__n5276_7
                                                       U11/Mmux_green4_SW0
    SLICE_X46Y115.B5     net (fanout=1)        0.521   N37
    SLICE_X46Y115.B      Tilo                  0.053   Green_3_OBUF
                                                       U11/Mmux_green4
    SLICE_X46Y115.C6     net (fanout=2)        0.146   Green_3_OBUF
    SLICE_X46Y115.CMUX   Tilo                  0.290   Green_3_OBUF
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X42Y114.C5     net (fanout=13)       0.716   Disp_num<7>
    SLICE_X42Y114.C      Tilo                  0.053   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X43Y114.D2     net (fanout=2)        0.457   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X43Y114.D      Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X43Y114.C5     net (fanout=1)        0.194   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X43Y114.C      Tilo                  0.053   U6/SM1/HTS6/MSEG/XLXN_211
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X41Y114.D5     net (fanout=1)        0.407   U6/XLXN_390<52>
    SLICE_X41Y114.D      Tilo                  0.053   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X41Y114.C5     net (fanout=1)        0.194   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X41Y114.CLK    Tas                   0.018   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      8.686ns (3.024ns logic, 5.662ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U9/counter1_13 (SLICE_X96Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_12 (FF)
  Destination:          U9/counter1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.786 - 0.522)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_12 to U9/counter1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y50.DQ      Tcko                  0.100   U9/counter1<12>
                                                       U9/counter1_12
    SLICE_X96Y49.A5      net (fanout=3)        0.153   U9/counter1<12>
    SLICE_X96Y49.CLK     Tah         (-Th)    -0.039   U9/counter1<15>
                                                       U9/counter1<12>_rt
                                                       U9/Mcount_counter1_cy<15>
                                                       U9/counter1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.139ns logic, 0.153ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter1_14 (SLICE_X96Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_12 (FF)
  Destination:          U9/counter1_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.786 - 0.522)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_12 to U9/counter1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y50.DQ      Tcko                  0.100   U9/counter1<12>
                                                       U9/counter1_12
    SLICE_X96Y49.A5      net (fanout=3)        0.153   U9/counter1<12>
    SLICE_X96Y49.CLK     Tah         (-Th)    -0.074   U9/counter1<15>
                                                       U9/counter1<12>_rt
                                                       U9/Mcount_counter1_cy<15>
                                                       U9/counter1_14
    -------------------------------------------------  ---------------------------
    Total                                      0.327ns (0.174ns logic, 0.153ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter1_15 (SLICE_X96Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter1_12 (FF)
  Destination:          U9/counter1_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.786 - 0.522)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter1_12 to U9/counter1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y50.DQ      Tcko                  0.100   U9/counter1<12>
                                                       U9/counter1_12
    SLICE_X96Y49.A5      net (fanout=3)        0.153   U9/counter1<12>
    SLICE_X96Y49.CLK     Tah         (-Th)    -0.087   U9/counter1<15>
                                                       U9/counter1<12>_rt
                                                       U9/Mcount_counter1_cy<15>
                                                       U9/counter1_15
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.187ns logic, 0.153ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y24.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y24.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    9.075|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31073 paths, 0 nets, and 2539 connections

Design statistics:
   Minimum period:   9.075ns{1}   (Maximum frequency: 110.193MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 21 12:30:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5146 MB



