--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 215043 paths analyzed, 3461 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.366ns.
--------------------------------------------------------------------------------
Slack:                  9.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.313ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.313ns (2.106ns logic, 8.207ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p1_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.123ns (Levels of Logic = 6)
  Clock Path Skew:      -0.116ns (0.600 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p1_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.D3      net (fanout=12)       1.145   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<3>1
                                                       M_p1_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.123ns (2.144ns logic, 7.979ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  9.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p1_tempr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.090ns (Levels of Logic = 6)
  Clock Path Skew:      -0.116ns (0.600 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p1_tempr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.C3      net (fanout=12)       1.112   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<4>1
                                                       M_p1_tempr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.090ns (2.144ns logic, 7.946ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  9.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p2_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.159ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p2_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.B3       net (fanout=12)       0.983   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<3>1
                                                       M_p2_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.159ns (2.106ns logic, 8.053ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  9.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p1_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.999ns (Levels of Logic = 6)
  Clock Path Skew:      -0.116ns (0.600 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p1_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X13Y47.D1      net (fanout=12)       0.789   M_state_q_M_sh7_shift<1>1
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<3>1
                                                       M_p1_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.999ns (2.140ns logic, 7.859ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  9.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p1_tempr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.032ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.662 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p1_tempr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y48.C2      net (fanout=12)       1.054   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y48.CLK     Tas                   0.373   M_p1_tempr_q[1]
                                                       M_state_q__n3043<6>1
                                                       M_p1_tempr_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.032ns (2.144ns logic, 7.888ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  9.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_13 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.073ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_13 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.BQ       Tcko                  0.476   button_condP1right/M_ctr_q[15]
                                                       button_condP1right/M_ctr_q_13
    SLICE_X5Y53.B2       net (fanout=2)        0.972   button_condP1right/M_ctr_q[13]
    SLICE_X5Y53.B        Tilo                  0.259   edge_detectorP1right/M_last_q
                                                       button_condP1right/out3
    SLICE_X7Y53.A4       net (fanout=3)        0.515   out2_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.073ns (2.106ns logic, 7.967ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  9.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p1_tempr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.023ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.662 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p1_tempr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y48.B1      net (fanout=12)       1.045   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y48.CLK     Tas                   0.373   M_p1_tempr_q[1]
                                                       M_state_q__n3043<7>1
                                                       M_p1_tempr_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.023ns (2.144ns logic, 7.879ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  9.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p2_tempr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.049ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p2_tempr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.A4       net (fanout=12)       0.873   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<4>1
                                                       M_p2_tempr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.049ns (2.106ns logic, 7.943ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  9.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_12 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_12 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.AQ       Tcko                  0.476   button_condP1right/M_ctr_q[15]
                                                       button_condP1right/M_ctr_q_12
    SLICE_X5Y53.B1       net (fanout=2)        0.950   button_condP1right/M_ctr_q[12]
    SLICE_X5Y53.B        Tilo                  0.259   edge_detectorP1right/M_last_q
                                                       button_condP1right/out3
    SLICE_X7Y53.A4       net (fanout=3)        0.515   out2_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.051ns (2.106ns logic, 7.945ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  9.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1enter/M_ctr_q_6 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.029ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.324 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1enter/M_ctr_q_6 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.CQ       Tcko                  0.525   button_condP1enter/M_ctr_q[7]
                                                       button_condP1enter/M_ctr_q_6
    SLICE_X9Y59.C1       net (fanout=2)        0.950   button_condP1enter/M_ctr_q[6]
    SLICE_X9Y59.C        Tilo                  0.259   out1_4
                                                       button_condP1enter/out1
    SLICE_X9Y59.A2       net (fanout=3)        0.549   out_4
    SLICE_X9Y59.A        Tilo                  0.259   out1_4
                                                       edge_detectorP1enter/out1
    SLICE_X13Y50.A1      net (fanout=13)       2.501   M_edge_detectorP1enter_out
    SLICE_X13Y50.A       Tilo                  0.259   M_state_q_M_sh7_shift<3>1
                                                       M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o<0>1
    SLICE_X13Y52.D3      net (fanout=9)        0.657   M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o
    SLICE_X13Y52.D       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C5      net (fanout=1)        0.406   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     10.029ns (2.414ns logic, 7.615ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  9.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1enter/M_ctr_q_6 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.990ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.324 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1enter/M_ctr_q_6 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.CQ       Tcko                  0.525   button_condP1enter/M_ctr_q[7]
                                                       button_condP1enter/M_ctr_q_6
    SLICE_X9Y59.C1       net (fanout=2)        0.950   button_condP1enter/M_ctr_q[6]
    SLICE_X9Y59.C        Tilo                  0.259   out1_4
                                                       button_condP1enter/out1
    SLICE_X9Y59.A2       net (fanout=3)        0.549   out_4
    SLICE_X9Y59.A        Tilo                  0.259   out1_4
                                                       edge_detectorP1enter/out1
    SLICE_X11Y47.D4      net (fanout=13)       2.174   M_edge_detectorP1enter_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.990ns (2.155ns logic, 7.835ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  9.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1enter/M_ctr_q_7 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.986ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.324 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1enter/M_ctr_q_7 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.DQ       Tcko                  0.525   button_condP1enter/M_ctr_q[7]
                                                       button_condP1enter/M_ctr_q_7
    SLICE_X9Y59.C2       net (fanout=2)        0.907   button_condP1enter/M_ctr_q[7]
    SLICE_X9Y59.C        Tilo                  0.259   out1_4
                                                       button_condP1enter/out1
    SLICE_X9Y59.A2       net (fanout=3)        0.549   out_4
    SLICE_X9Y59.A        Tilo                  0.259   out1_4
                                                       edge_detectorP1enter/out1
    SLICE_X13Y50.A1      net (fanout=13)       2.501   M_edge_detectorP1enter_out
    SLICE_X13Y50.A       Tilo                  0.259   M_state_q_M_sh7_shift<3>1
                                                       M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o<0>1
    SLICE_X13Y52.D3      net (fanout=9)        0.657   M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o
    SLICE_X13Y52.D       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C5      net (fanout=1)        0.406   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.986ns (2.414ns logic, 7.572ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  9.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_13 (FF)
  Destination:          M_p1_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.883ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_13 to M_p1_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.BQ       Tcko                  0.476   button_condP1right/M_ctr_q[15]
                                                       button_condP1right/M_ctr_q_13
    SLICE_X5Y53.B2       net (fanout=2)        0.972   button_condP1right/M_ctr_q[13]
    SLICE_X5Y53.B        Tilo                  0.259   edge_detectorP1right/M_last_q
                                                       button_condP1right/out3
    SLICE_X7Y53.A4       net (fanout=3)        0.515   out2_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.D3      net (fanout=12)       1.145   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<3>1
                                                       M_p1_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.883ns (2.144ns logic, 7.739ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  9.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p1_tempr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.875ns (Levels of Logic = 6)
  Clock Path Skew:      -0.116ns (0.600 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p1_tempr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.B6      net (fanout=12)       0.897   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<5>1
                                                       M_p1_tempr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.875ns (2.144ns logic, 7.731ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  9.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_12 (FF)
  Destination:          M_p1_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.861ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_12 to M_p1_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.AQ       Tcko                  0.476   button_condP1right/M_ctr_q[15]
                                                       button_condP1right/M_ctr_q_12
    SLICE_X5Y53.B1       net (fanout=2)        0.950   button_condP1right/M_ctr_q[12]
    SLICE_X5Y53.B        Tilo                  0.259   edge_detectorP1right/M_last_q
                                                       button_condP1right/out3
    SLICE_X7Y53.A4       net (fanout=3)        0.515   out2_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.D3      net (fanout=12)       1.145   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<3>1
                                                       M_p1_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.861ns (2.144ns logic, 7.717ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  9.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p2_tempr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.953ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p2_tempr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.C5       net (fanout=12)       0.777   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<2>1
                                                       M_p2_tempr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.953ns (2.106ns logic, 7.847ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_13 (FF)
  Destination:          M_p1_tempr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.850ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_13 to M_p1_tempr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.BQ       Tcko                  0.476   button_condP1right/M_ctr_q[15]
                                                       button_condP1right/M_ctr_q_13
    SLICE_X5Y53.B2       net (fanout=2)        0.972   button_condP1right/M_ctr_q[13]
    SLICE_X5Y53.B        Tilo                  0.259   edge_detectorP1right/M_last_q
                                                       button_condP1right/out3
    SLICE_X7Y53.A4       net (fanout=3)        0.515   out2_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.C3      net (fanout=12)       1.112   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<4>1
                                                       M_p1_tempr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.850ns (2.144ns logic, 7.706ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1enter/M_ctr_q_7 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.947ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.324 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1enter/M_ctr_q_7 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.DQ       Tcko                  0.525   button_condP1enter/M_ctr_q[7]
                                                       button_condP1enter/M_ctr_q_7
    SLICE_X9Y59.C2       net (fanout=2)        0.907   button_condP1enter/M_ctr_q[7]
    SLICE_X9Y59.C        Tilo                  0.259   out1_4
                                                       button_condP1enter/out1
    SLICE_X9Y59.A2       net (fanout=3)        0.549   out_4
    SLICE_X9Y59.A        Tilo                  0.259   out1_4
                                                       edge_detectorP1enter/out1
    SLICE_X11Y47.D4      net (fanout=13)       2.174   M_edge_detectorP1enter_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.947ns (2.155ns logic, 7.792ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1enter/M_ctr_q_6 (FF)
  Destination:          M_p1_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.839ns (Levels of Logic = 7)
  Clock Path Skew:      -0.106ns (0.600 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1enter/M_ctr_q_6 to M_p1_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.CQ       Tcko                  0.525   button_condP1enter/M_ctr_q[7]
                                                       button_condP1enter/M_ctr_q_6
    SLICE_X9Y59.C1       net (fanout=2)        0.950   button_condP1enter/M_ctr_q[6]
    SLICE_X9Y59.C        Tilo                  0.259   out1_4
                                                       button_condP1enter/out1
    SLICE_X9Y59.A2       net (fanout=3)        0.549   out_4
    SLICE_X9Y59.A        Tilo                  0.259   out1_4
                                                       edge_detectorP1enter/out1
    SLICE_X13Y50.A1      net (fanout=13)       2.501   M_edge_detectorP1enter_out
    SLICE_X13Y50.A       Tilo                  0.259   M_state_q_M_sh7_shift<3>1
                                                       M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o<0>1
    SLICE_X13Y52.D3      net (fanout=9)        0.657   M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o
    SLICE_X13Y52.D       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C5      net (fanout=1)        0.406   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.D3      net (fanout=12)       1.145   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<3>1
                                                       M_p1_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.839ns (2.452ns logic, 7.387ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  10.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_12 (FF)
  Destination:          M_p1_tempr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.828ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_12 to M_p1_tempr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.AQ       Tcko                  0.476   button_condP1right/M_ctr_q[15]
                                                       button_condP1right/M_ctr_q_12
    SLICE_X5Y53.B1       net (fanout=2)        0.950   button_condP1right/M_ctr_q[12]
    SLICE_X5Y53.B        Tilo                  0.259   edge_detectorP1right/M_last_q
                                                       button_condP1right/out3
    SLICE_X7Y53.A4       net (fanout=3)        0.515   out2_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.C3      net (fanout=12)       1.112   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<4>1
                                                       M_p1_tempr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.828ns (2.144ns logic, 7.684ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_7 (FF)
  Destination:          M_p1_tempr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.820ns (Levels of Logic = 6)
  Clock Path Skew:      -0.116ns (0.600 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_7 to M_p1_tempr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.DQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_7
    SLICE_X7Y53.C1       net (fanout=2)        0.970   button_condP1right/M_ctr_q[7]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X13Y47.B4      net (fanout=12)       0.610   M_state_q_M_sh7_shift<1>1
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<5>1
                                                       M_p1_tempr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.820ns (2.140ns logic, 7.680ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  10.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_13 (FF)
  Destination:          M_p2_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.919ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_13 to M_p2_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.BQ       Tcko                  0.476   button_condP1right/M_ctr_q[15]
                                                       button_condP1right/M_ctr_q_13
    SLICE_X5Y53.B2       net (fanout=2)        0.972   button_condP1right/M_ctr_q[13]
    SLICE_X5Y53.B        Tilo                  0.259   edge_detectorP1right/M_last_q
                                                       button_condP1right/out3
    SLICE_X7Y53.A4       net (fanout=3)        0.515   out2_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.B3       net (fanout=12)       0.983   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<3>1
                                                       M_p2_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.919ns (2.106ns logic, 7.813ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_18 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.917ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_18 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.476   button_condP1right/M_ctr_q[19]
                                                       button_condP1right/M_ctr_q_18
    SLICE_X7Y53.D1       net (fanout=2)        0.965   button_condP1right/M_ctr_q[18]
    SLICE_X7Y53.D        Tilo                  0.259   out1_5
                                                       button_condP1right/out2
    SLICE_X7Y53.A3       net (fanout=3)        0.366   out1_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.917ns (2.106ns logic, 7.811ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_17 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.914ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_17 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   button_condP1right/M_ctr_q[19]
                                                       button_condP1right/M_ctr_q_17
    SLICE_X7Y53.D2       net (fanout=2)        0.962   button_condP1right/M_ctr_q[17]
    SLICE_X7Y53.D        Tilo                  0.259   out1_5
                                                       button_condP1right/out2
    SLICE_X7Y53.A3       net (fanout=3)        0.366   out1_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.914ns (2.106ns logic, 7.808ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  10.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_6 (FF)
  Destination:          M_p2_tempr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.895ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_6 to M_p2_tempr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.CQ       Tcko                  0.476   button_condP1right/M_ctr_q[7]
                                                       button_condP1right/M_ctr_q_6
    SLICE_X7Y53.C3       net (fanout=2)        0.552   button_condP1right/M_ctr_q[6]
    SLICE_X7Y53.C        Tilo                  0.259   out1_5
                                                       button_condP1right/out1
    SLICE_X7Y53.A1       net (fanout=3)        0.757   out_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.D2       net (fanout=12)       1.137   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<1>5
                                                       M_p2_tempr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (2.106ns logic, 7.789ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1enter/M_ctr_q_6 (FF)
  Destination:          M_p1_tempr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.806ns (Levels of Logic = 7)
  Clock Path Skew:      -0.106ns (0.600 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1enter/M_ctr_q_6 to M_p1_tempr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.CQ       Tcko                  0.525   button_condP1enter/M_ctr_q[7]
                                                       button_condP1enter/M_ctr_q_6
    SLICE_X9Y59.C1       net (fanout=2)        0.950   button_condP1enter/M_ctr_q[6]
    SLICE_X9Y59.C        Tilo                  0.259   out1_4
                                                       button_condP1enter/out1
    SLICE_X9Y59.A2       net (fanout=3)        0.549   out_4
    SLICE_X9Y59.A        Tilo                  0.259   out1_4
                                                       edge_detectorP1enter/out1
    SLICE_X13Y50.A1      net (fanout=13)       2.501   M_edge_detectorP1enter_out
    SLICE_X13Y50.A       Tilo                  0.259   M_state_q_M_sh7_shift<3>1
                                                       M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o<0>1
    SLICE_X13Y52.D3      net (fanout=9)        0.657   M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o
    SLICE_X13Y52.D       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C5      net (fanout=1)        0.406   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.C3      net (fanout=12)       1.112   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<4>1
                                                       M_p1_tempr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.806ns (2.452ns logic, 7.354ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1right/M_ctr_q_12 (FF)
  Destination:          M_p2_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.897ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1right/M_ctr_q_12 to M_p2_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.AQ       Tcko                  0.476   button_condP1right/M_ctr_q[15]
                                                       button_condP1right/M_ctr_q_12
    SLICE_X5Y53.B1       net (fanout=2)        0.950   button_condP1right/M_ctr_q[12]
    SLICE_X5Y53.B        Tilo                  0.259   edge_detectorP1right/M_last_q
                                                       button_condP1right/out3
    SLICE_X7Y53.A4       net (fanout=3)        0.515   out2_5
    SLICE_X7Y53.A        Tilo                  0.259   out1_5
                                                       edge_detectorP1right/out1
    SLICE_X11Y47.D5      net (fanout=13)       2.318   M_edge_detectorP1right_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X12Y49.C4      net (fanout=2)        1.415   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X12Y49.C       Tilo                  0.255   M_p1_tempr_q[6]
                                                       M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.B3       net (fanout=12)       0.983   M_state_q_M_sh7_shift<1>1
    SLICE_X8Y49.CLK      Tas                   0.339   M_p2_tempr_q[6]
                                                       M_state_q__n2994<3>1
                                                       M_p2_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.897ns (2.106ns logic, 7.791ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1enter/M_ctr_q_6 (FF)
  Destination:          M_p1_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.800ns (Levels of Logic = 6)
  Clock Path Skew:      -0.106ns (0.600 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1enter/M_ctr_q_6 to M_p1_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.CQ       Tcko                  0.525   button_condP1enter/M_ctr_q[7]
                                                       button_condP1enter/M_ctr_q_6
    SLICE_X9Y59.C1       net (fanout=2)        0.950   button_condP1enter/M_ctr_q[6]
    SLICE_X9Y59.C        Tilo                  0.259   out1_4
                                                       button_condP1enter/out1
    SLICE_X9Y59.A2       net (fanout=3)        0.549   out_4
    SLICE_X9Y59.A        Tilo                  0.259   out1_4
                                                       edge_detectorP1enter/out1
    SLICE_X11Y47.D4      net (fanout=13)       2.174   M_edge_detectorP1enter_out
    SLICE_X11Y47.D       Tilo                  0.259   _n3296
                                                       _n32961
    SLICE_X13Y52.C2      net (fanout=4)        1.610   _n3296
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.D3      net (fanout=12)       1.145   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<3>1
                                                       M_p1_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.800ns (2.193ns logic, 7.607ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  10.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_condP1enter/M_ctr_q_7 (FF)
  Destination:          M_p1_tempr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 7)
  Clock Path Skew:      -0.106ns (0.600 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_condP1enter/M_ctr_q_7 to M_p1_tempr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.DQ       Tcko                  0.525   button_condP1enter/M_ctr_q[7]
                                                       button_condP1enter/M_ctr_q_7
    SLICE_X9Y59.C2       net (fanout=2)        0.907   button_condP1enter/M_ctr_q[7]
    SLICE_X9Y59.C        Tilo                  0.259   out1_4
                                                       button_condP1enter/out1
    SLICE_X9Y59.A2       net (fanout=3)        0.549   out_4
    SLICE_X9Y59.A        Tilo                  0.259   out1_4
                                                       edge_detectorP1enter/out1
    SLICE_X13Y50.A1      net (fanout=13)       2.501   M_edge_detectorP1enter_out
    SLICE_X13Y50.A       Tilo                  0.259   M_state_q_M_sh7_shift<3>1
                                                       M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o<0>1
    SLICE_X13Y52.D3      net (fanout=9)        0.657   M_edge_detectorP1up_out[0]_GND_1_o_equal_313_o
    SLICE_X13Y52.D       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C5      net (fanout=1)        0.406   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
    SLICE_X13Y52.C       Tilo                  0.259   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>2
                                                       M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT<0>3
    SLICE_X11Y49.A2      net (fanout=2)        1.179   M_edge_detectorP1up_out[0]_M_edge_detectorP2up_out[0]_select_77_OUT[0]
    SLICE_X11Y49.A       Tilo                  0.259   M_p2_tempr_q[2]
                                                       M_state_q_M_sh7_shift<1>21
    SLICE_X13Y47.D3      net (fanout=12)       1.145   M_state_q_M_sh7_shift<1>2
    SLICE_X13Y47.CLK     Tas                   0.373   M_p1_tempr_q[4]
                                                       M_state_q__n3043<3>1
                                                       M_p1_tempr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.796ns (2.452ns logic, 7.344ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP1left/M_sync_out/CLK
  Logical resource: button_condP2left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP1left/M_sync_out/CLK
  Logical resource: button_condP2enter/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP1left/M_sync_out/CLK
  Logical resource: button_condP1right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP1left/M_sync_out/CLK
  Logical resource: button_condP1up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP1left/M_sync_out/CLK
  Logical resource: button_condP1down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP1left/M_sync_out/CLK
  Logical resource: button_condP2down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP1left/M_sync_out/CLK
  Logical resource: button_condP1enter/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP1left/M_sync_out/CLK
  Logical resource: button_condP1left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP2right/M_sync_out/CLK
  Logical resource: button_condP2up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condP2right/M_sync_out/CLK
  Logical resource: button_condP2right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[3]/CLK
  Logical resource: dmP2o/M_counter_q_0/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[3]/CLK
  Logical resource: dmP2o/M_counter_q_1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[3]/CLK
  Logical resource: dmP2o/M_counter_q_2/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[3]/CLK
  Logical resource: dmP2o/M_counter_q_3/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[7]/CLK
  Logical resource: dmP2o/M_counter_q_4/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[7]/CLK
  Logical resource: dmP2o/M_counter_q_5/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[7]/CLK
  Logical resource: dmP2o/M_counter_q_6/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[7]/CLK
  Logical resource: dmP2o/M_counter_q_7/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[11]/CLK
  Logical resource: dmP2o/M_counter_q_8/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[11]/CLK
  Logical resource: dmP2o/M_counter_q_9/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[11]/CLK
  Logical resource: dmP2o/M_counter_q_10/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[11]/CLK
  Logical resource: dmP2o/M_counter_q_11/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dmP2o/M_counter_q[12]/CLK
  Logical resource: dmP2o/M_counter_q_12/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condP1enter/M_ctr_q[3]/CLK
  Logical resource: button_condP1enter/M_ctr_q_0/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condP1enter/M_ctr_q[3]/CLK
  Logical resource: button_condP1enter/M_ctr_q_1/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condP1enter/M_ctr_q[3]/CLK
  Logical resource: button_condP1enter/M_ctr_q_2/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condP1enter/M_ctr_q[3]/CLK
  Logical resource: button_condP1enter/M_ctr_q_3/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condP1enter/M_ctr_q[7]/CLK
  Logical resource: button_condP1enter/M_ctr_q_4/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_condP1enter/M_ctr_q[7]/CLK
  Logical resource: button_condP1enter/M_ctr_q_5/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.366|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 215043 paths, 0 nets, and 4492 connections

Design statistics:
   Minimum period:  10.366ns{1}   (Maximum frequency:  96.469MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 14 00:24:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



