Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Nov  5 21:39:06 2024
| Host         : echo-x250 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file eightBitAdder_timing_summary_routed.rpt -pb eightBitAdder_timing_summary_routed.pb -rpx eightBitAdder_timing_summary_routed.rpx -warn_on_violation
| Design       : eightBitAdder
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.664ns  (logic 4.425ns (45.785%)  route 5.239ns (54.215%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.498    A_IBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.115     2.613 r  SUM_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.704     3.316    OVERFLOW_2
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.277     3.593 r  SUM_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.691     4.284    OVERFLOW_4
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.289     4.573 r  SUM_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.659     5.232    OVERFLOW_6
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.277     5.509 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.606     7.115    C_out_OBUF
    R17                  OBUF (Prop_obuf_I_O)         2.549     9.664 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.664    C_out
    R17                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            SUM[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 4.237ns (44.804%)  route 5.220ns (55.196%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.498    A_IBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.115     2.613 r  SUM_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.704     3.316    OVERFLOW_2
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.277     3.593 r  SUM_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.691     4.284    OVERFLOW_4
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.289     4.573 r  SUM_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.665     5.239    OVERFLOW_6
    SLICE_X0Y64          LUT3 (Prop_lut3_I0_O)        0.267     5.506 r  SUM_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.580     7.086    SUM_OBUF[6]
    R15                  OBUF (Prop_obuf_I_O)         2.372     9.457 r  SUM_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.457    SUM[6]
    R15                                                               r  SUM[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            SUM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.449ns  (logic 4.239ns (44.861%)  route 5.210ns (55.139%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.498    A_IBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.115     2.613 r  SUM_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.704     3.316    OVERFLOW_2
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.277     3.593 r  SUM_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.691     4.284    OVERFLOW_4
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.289     4.573 r  SUM_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.659     5.232    OVERFLOW_6
    SLICE_X0Y64          LUT5 (Prop_lut5_I2_O)        0.267     5.499 r  SUM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.576     7.076    SUM_OBUF[7]
    P15                  OBUF (Prop_obuf_I_O)         2.373     9.449 r  SUM_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.449    SUM[7]
    P15                                                               r  SUM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            SUM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 3.976ns (46.654%)  route 4.546ns (53.346%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.498    A_IBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.115     2.613 r  SUM_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.704     3.316    OVERFLOW_2
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.277     3.593 r  SUM_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.691     4.284    OVERFLOW_4
    SLICE_X0Y63          LUT5 (Prop_lut5_I2_O)        0.275     4.559 r  SUM_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.571     6.131    SUM_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         2.391     8.522 r  SUM_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.522    SUM[5]
    T14                                                               r  SUM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            SUM[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 3.979ns (46.878%)  route 4.508ns (53.122%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.498    A_IBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.115     2.613 r  SUM_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.704     3.316    OVERFLOW_2
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.277     3.593 r  SUM_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.683     4.277    OVERFLOW_4
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.275     4.552 r  SUM_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.542     6.093    SUM_OBUF[4]
    T15                  OBUF (Prop_obuf_I_O)         2.394     8.487 r  SUM_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.487    SUM[4]
    T15                                                               r  SUM[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            SUM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 3.676ns (48.756%)  route 3.864ns (51.244%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.498    A_IBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.115     2.613 r  SUM_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.704     3.316    OVERFLOW_2
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.267     3.583 r  SUM_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.580     5.163    SUM_OBUF[3]
    R16                  OBUF (Prop_obuf_I_O)         2.376     7.540 r  SUM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.540    SUM[3]
    R16                                                               r  SUM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            SUM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 3.671ns (50.415%)  route 3.610ns (49.585%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.498    A_IBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I2_O)        0.115     2.613 r  SUM_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.361     2.973    OVERFLOW_2
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.267     3.240 r  SUM_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.910    SUM_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.371     7.281 r  SUM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.281    SUM[2]
    T16                                                               r  SUM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            SUM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 3.414ns (52.235%)  route 3.122ns (47.765%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.498    A_IBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.105     2.603 r  SUM_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.542     4.144    SUM_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.391     6.536 r  SUM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.536    SUM[1]
    V15                                                               r  SUM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            SUM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.396ns  (logic 3.410ns (53.312%)  route 2.986ns (46.688%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.444     2.362    A_IBUF[0]
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.105     2.467 r  SUM_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.542     4.009    SUM_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.387     6.396 r  SUM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.396    SUM[0]
    V16                                                               r  SUM[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            SUM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.417ns (65.235%)  route 0.755ns (34.765%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    V17                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  B_IBUF[5]_inst/O
                         net (fo=2, routed)           0.324     0.534    B_IBUF[5]
    SLICE_X0Y63          LUT5 (Prop_lut5_I4_O)        0.045     0.579 r  SUM_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.011    SUM_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.161     2.172 r  SUM_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.172    SUM[5]
    T14                                                               r  SUM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            SUM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.435ns (65.554%)  route 0.754ns (34.446%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.361     0.590    B_IBUF[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.045     0.635 r  SUM_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     1.028    SUM_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         1.161     2.190 r  SUM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.190    SUM[1]
    V15                                                               r  SUM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            SUM[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.401ns (63.009%)  route 0.822ns (36.991%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.400     0.614    B_IBUF[6]
    SLICE_X0Y64          LUT3 (Prop_lut3_I2_O)        0.045     0.659 r  SUM_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.082    SUM_OBUF[6]
    R15                  OBUF (Prop_obuf_I_O)         1.142     2.223 r  SUM_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.223    SUM[6]
    R15                                                               r  SUM[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            SUM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.415ns (63.574%)  route 0.811ns (36.426%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.389     0.612    B_IBUF[3]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.045     0.657 r  SUM_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.079    SUM_OBUF[3]
    R16                  OBUF (Prop_obuf_I_O)         1.147     2.226 r  SUM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.226    SUM[3]
    R16                                                               r  SUM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            SUM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.402ns (62.793%)  route 0.831ns (37.207%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.406     0.620    B_IBUF[6]
    SLICE_X0Y64          LUT5 (Prop_lut5_I1_O)        0.045     0.665 r  SUM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.090    SUM_OBUF[7]
    P15                  OBUF (Prop_obuf_I_O)         1.143     2.233 r  SUM_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.233    SUM[7]
    P15                                                               r  SUM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            SUM[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.428ns (62.216%)  route 0.867ns (37.784%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           0.452     0.671    B_IBUF[4]
    SLICE_X0Y63          LUT3 (Prop_lut3_I2_O)        0.045     0.716 r  SUM_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.132    SUM_OBUF[4]
    T15                  OBUF (Prop_obuf_I_O)         1.164     2.296 r  SUM_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.296    SUM[4]
    T15                                                               r  SUM[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_in
                            (input port)
  Destination:            SUM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.416ns (61.349%)  route 0.892ns (38.651%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  C_in (IN)
                         net (fo=0)                   0.000     0.000    C_in
    U17                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  C_in_IBUF_inst/O
                         net (fo=3, routed)           0.489     0.703    C_in_IBUF
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.748 r  SUM_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.151    SUM_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.157     2.308 r  SUM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.308    SUM[0]
    V16                                                               r  SUM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.475ns (62.949%)  route 0.868ns (37.051%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    U16                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  B_IBUF[6]_inst/O
                         net (fo=3, routed)           0.406     0.620    B_IBUF[6]
    SLICE_X0Y64          LUT5 (Prop_lut5_I1_O)        0.042     0.662 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.463     1.124    C_out_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.219     2.343 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.343    C_out
    R17                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            SUM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.423ns (58.413%)  route 1.013ns (41.587%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.563     0.799    B_IBUF[2]
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.045     0.844 r  SUM_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.451     1.295    SUM_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.141     2.436 r  SUM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.436    SUM[2]
    T16                                                               r  SUM[2] (OUT)
  -------------------------------------------------------------------    -------------------





