// Seed: 867831680
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_4;
  assign id_4 = id_2 - 1;
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    inout wor id_3
    , id_36,
    input tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    output tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    input wor id_11,
    input tri id_12,
    input wire id_13,
    input wor id_14,
    input wor id_15,
    input supply1 id_16,
    output wor id_17,
    output supply1 id_18,
    output supply0 id_19,
    input wire id_20,
    output uwire id_21,
    input wand id_22,
    output wire id_23,
    input wor id_24,
    input uwire id_25,
    output wire id_26,
    input tri1 id_27,
    input tri1 id_28,
    output tri1 id_29,
    input tri id_30,
    input tri0 id_31,
    output supply0 id_32,
    input wand id_33,
    output uwire id_34
);
  wire id_37;
  module_0(
      id_36, id_36, id_37
  );
endmodule
