git clone --depth 1 --no-tags https://github.com/GyeonggeunJung/KECE210.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765226269
git clone --depth 1 --no-tags https://github.com/ajoshia4/100daysofRTLcoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765004560
git clone --depth 1 --no-tags https://github.com/eric114610/Pikachu-Volleyball-LD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766114707
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766280960
git clone --depth 1 --no-tags https://github.com/MKXL354/Logic-Circuit-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766210828
git clone --depth 1 --no-tags https://github.com/jamestorre/I2C-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759876358
git clone --depth 1 --no-tags https://github.com/gary06548/Siamese-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766846548
git clone --depth 1 --no-tags https://github.com/shun6-6/AXI_FULL_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766903062
git clone --depth 1 --no-tags https://github.com/willthesandvvich/POSIX-thingies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761546441
git clone --depth 1 --no-tags https://github.com/NeedForSpeed1/FPGA_Car_Data_Mirror_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767006872
git clone --depth 1 --no-tags https://github.com/FurryAcetylCoA/verilator-bug1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765602326
git clone --depth 1 --no-tags https://github.com/knedler/ECE_275.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763760332
git clone --depth 1 --no-tags https://github.com/Shreejalsrai/VSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760527415
git clone --depth 1 --no-tags https://github.com/RanjithRSG/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761606847
git clone --depth 1 --no-tags https://github.com/BhattSoham/Verilog-Tutorial-for-Beginners.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764348876
git clone --depth 1 --no-tags https://github.com/ChipFlow/amaranth-cv32e40p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761682230
git clone --depth 1 --no-tags https://github.com/dpks2003/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763629385
git clone --depth 1 --no-tags https://github.com/YqGe585/Mandelbrot-Set-Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758176820
git clone --depth 1 --no-tags https://github.com/MuhammadWamiq003/oPenlane_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762631937
git clone --depth 1 --no-tags https://github.com/ajeethdani/ajeetkumarkdani.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760395684
git clone --depth 1 --no-tags https://github.com/vladimir-vasyuk/delqap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763942366
git clone --depth 1 --no-tags https://github.com/CN7S/2x4MeshNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763934028
git clone --depth 1 --no-tags https://github.com/akalivaty/NTUST_Course-Hardware_Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766966795
git clone --depth 1 --no-tags https://github.com/eddielin0926/ic-contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762728080
git clone --depth 1 --no-tags https://github.com/Abinash200200/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761581450
git clone --depth 1 --no-tags https://github.com/MariPM2/ICOM4215-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766318866
git clone --depth 1 --no-tags https://github.com/jimmy93029/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765557678
git clone --depth 1 --no-tags https://github.com/faramire/TT06-simple-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766661659
git clone --depth 1 --no-tags https://github.com/MIR-617/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761577387
git clone --depth 1 --no-tags https://github.com/jcubillosv/Digitalcito.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758100490
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Fabonacci_Series.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758369089
git clone --depth 1 --no-tags https://github.com/yelen103/yelen-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758818134
git clone --depth 1 --no-tags https://github.com/CharanMV2913/CORDICVHDL-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758864088
git clone --depth 1 --no-tags https://github.com/Linkyed/PBL-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758294009
git clone --depth 1 --no-tags https://github.com/SFCYang/8-bit-LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760200088
git clone --depth 1 --no-tags https://github.com/Alex17898/Timing-Circuit-Designs-and-Their-Applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759957007
git clone --depth 1 --no-tags https://github.com/albouquet/FPGA_Chenillard_SF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760526689
git clone --depth 1 --no-tags https://github.com/Nipunikumudika/32bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761078962
git clone --depth 1 --no-tags https://github.com/gabriel-nazario/Multiplexador-2x1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761507782
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tb_rdmx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761339907
git clone --depth 1 --no-tags https://github.com/SteveCoul/Tang-25k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761875984
git clone --depth 1 --no-tags https://github.com/emirhanerguun/VerilogPractices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761696107
git clone --depth 1 --no-tags https://github.com/KishorKumar0/FPGA-Task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757897313
git clone --depth 1 --no-tags https://github.com/dheerajbaiju501/Microwind_VLSI_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761758365
git clone --depth 1 --no-tags https://github.com/RandOsama/Semicon-JoSDC-23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758435766
git clone --depth 1 --no-tags https://github.com/Mekky7/design-of-spi-protocol-and-implementing-on-fpga-and-generate-bitstream-file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764766428
git clone --depth 1 --no-tags https://github.com/ChrisJH95/dac_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764558215
git clone --depth 1 --no-tags https://github.com/tbioren/comp-arch-crusaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761557109
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/HDR_Restorement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760993545
git clone --depth 1 --no-tags https://github.com/Sharmilas18/Command-Control-Robot-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762035605
git clone --depth 1 --no-tags https://github.com/muthuraman0508/or_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762259482
git clone --depth 1 --no-tags https://github.com/riy-1/risc-v-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763369791
git clone --depth 1 --no-tags https://github.com/ManikantaGunda/manikata_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763441109
git clone --depth 1 --no-tags https://github.com/Pa1mantri/VSDMemSOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764471328
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2021_univ_cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766069869
git clone --depth 1 --no-tags https://github.com/SMRiadHossain/FPGA_ANN_BHDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766049100
git clone --depth 1 --no-tags https://github.com/talshva/DDLS-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764086771
git clone --depth 1 --no-tags https://github.com/mahmoudhalim/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766220603
git clone --depth 1 --no-tags https://github.com/KaushalKulkarni2003/Verilog-Counter-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766244701
git clone --depth 1 --no-tags https://github.com/Satya1725/ImageProcessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766115618
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/64-Bit-Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766227683
git clone --depth 1 --no-tags https://github.com/SreehariTRajesh/MIPSMultiCycleProcessorVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766141145
git clone --depth 1 --no-tags https://github.com/rnat697/video-processing-embedded-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766806298
git clone --depth 1 --no-tags https://github.com/HajraKamran/OpenLane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766425515
git clone --depth 1 --no-tags https://github.com/Shanmukha190602/MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766579102
git clone --depth 1 --no-tags https://github.com/zgn111/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767322927
git clone --depth 1 --no-tags https://github.com/jai1712/FIR_filter_using_roba_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767391525
git clone --depth 1 --no-tags https://github.com/duhongk27/dudu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767010540
git clone --depth 1 --no-tags https://github.com/schandreas/jku-tt06-spi-led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767148265
git clone --depth 1 --no-tags https://github.com/karthisrinivasan/avlsi-testrun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767126308
git clone --depth 1 --no-tags https://github.com/Manvith-Prabhu/Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767557247
git clone --depth 1 --no-tags https://github.com/Helazhary/Datapath_Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767567242
git clone --depth 1 --no-tags https://github.com/RobinH08/JKU-TT06-FlappyBird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758196476
git clone --depth 1 --no-tags https://github.com/Laplacelite/git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759722088
git clone --depth 1 --no-tags https://github.com/mgalocy/simple-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767688733
git clone --depth 1 --no-tags https://github.com/Andrea-MiramonSerr/design_audio_driver_nc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758193869
git clone --depth 1 --no-tags https://github.com/jejepsen/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763746345
git clone --depth 1 --no-tags https://github.com/jejepsen/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763746143
git clone --depth 1 --no-tags https://github.com/Jvlegod/LITSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761246339
git clone --depth 1 --no-tags https://github.com/hunter951/Verification-of-DE1-SoC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764319825
git clone --depth 1 --no-tags https://github.com/chuanqifenghhh/shift_fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765769831
git clone --depth 1 --no-tags https://github.com/leoloe0125/SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766494358
git clone --depth 1 --no-tags https://github.com/RucheetaMetri/VSD1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759808551
git clone --depth 1 --no-tags https://github.com/Karthik010902/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761371546
git clone --depth 1 --no-tags https://github.com/yuejin-tan/fpga_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762387518
git clone --depth 1 --no-tags https://github.com/ashwinnair10/LD-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766790870
git clone --depth 1 --no-tags https://github.com/kiencantcode/Debouncing_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764781632
git clone --depth 1 --no-tags https://github.com/Chasebarn35/ECEN403FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758795605
git clone --depth 1 --no-tags https://github.com/CY0807/question-templet-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766196072
git clone --depth 1 --no-tags https://github.com/poojitha-lagidi/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763207046
git clone --depth 1 --no-tags https://github.com/shun6-6/GT_PHY_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766931414
git clone --depth 1 --no-tags https://github.com/semvlu/Digital_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763398295
git clone --depth 1 --no-tags https://github.com/davis7aj/456G7_S24_Archive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758669102
git clone --depth 1 --no-tags https://github.com/erfanasgari21/CAL-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767466366
git clone --depth 1 --no-tags https://github.com/aslak3/maxicore32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760178201
git clone --depth 1 --no-tags https://github.com/quyenpro123/softmax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761007653
git clone --depth 1 --no-tags https://github.com/JAGAN1971/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761582352
git clone --depth 1 --no-tags https://github.com/NathanJones98/Simple-CPU-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758294653
