Loading plugins phase: Elapsed time ==> 0s.160ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Final_Prep01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.111ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.097ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Final_Prep01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Final_Prep01.cyprj -dcpsoc3 Final_Prep01.v -verilog
======================================================================

======================================================================
Compiling:  Final_Prep01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Final_Prep01.cyprj -dcpsoc3 Final_Prep01.v -verilog
======================================================================

======================================================================
Compiling:  Final_Prep01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Final_Prep01.cyprj -dcpsoc3 -verilog Final_Prep01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 20 21:46:26 2021


======================================================================
Compiling:  Final_Prep01.v
Program  :   vpp
Options  :    -yv2 -q10 Final_Prep01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 20 21:46:26 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Final_Prep01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Final_Prep01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Final_Prep01.cyprj -dcpsoc3 -verilog Final_Prep01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 20 21:46:27 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\codegentemp\Final_Prep01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\codegentemp\Final_Prep01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Final_Prep01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Final_Prep01.cyprj -dcpsoc3 -verilog Final_Prep01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 20 21:46:30 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\codegentemp\Final_Prep01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\codegentemp\Final_Prep01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Motor_L:PWMUDB:km_run\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor_L:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor_L:PWMUDB:capt_rising\
	\PWM_Motor_L:PWMUDB:capt_falling\
	\PWM_Motor_L:PWMUDB:trig_rise\
	\PWM_Motor_L:PWMUDB:trig_fall\
	\PWM_Motor_L:PWMUDB:sc_kill\
	\PWM_Motor_L:PWMUDB:min_kill\
	\PWM_Motor_L:PWMUDB:km_tc\
	\PWM_Motor_L:PWMUDB:db_tc\
	\PWM_Motor_L:PWMUDB:dith_sel\
	\PWM_Motor_L:PWMUDB:compare2\
	\PWM_Motor_L:Net_101\
	Net_1165
	Net_1166
	\PWM_Motor_L:PWMUDB:cmp2\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_31\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_30\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_29\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_28\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_27\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_26\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_25\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_24\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_23\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_22\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_21\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_20\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_19\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_18\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_17\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_16\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_15\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_14\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_13\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_12\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_11\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_10\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_9\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_8\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_7\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_6\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_5\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_4\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_3\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_2\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_1\
	\PWM_Motor_L:PWMUDB:MODULE_1:b_0\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1161
	Net_1167
	\PWM_Motor_L:Net_113\
	\PWM_Motor_L:Net_107\
	\PWM_Motor_L:Net_114\
	\QuadDec_L:Net_1129\
	\QuadDec_L:Cnt16:Net_82\
	\QuadDec_L:Cnt16:Net_95\
	\QuadDec_L:Cnt16:Net_91\
	\QuadDec_L:Cnt16:Net_102\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_R:Net_1129\
	\QuadDec_R:Cnt16:Net_82\
	\QuadDec_R:Cnt16:Net_95\
	\QuadDec_R:Cnt16:Net_91\
	\QuadDec_R:Cnt16:Net_102\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_Motor_R:PWMUDB:km_run\
	\PWM_Motor_R:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor_R:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor_R:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor_R:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor_R:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor_R:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor_R:PWMUDB:capt_rising\
	\PWM_Motor_R:PWMUDB:capt_falling\
	\PWM_Motor_R:PWMUDB:trig_rise\
	\PWM_Motor_R:PWMUDB:trig_fall\
	\PWM_Motor_R:PWMUDB:sc_kill\
	\PWM_Motor_R:PWMUDB:min_kill\
	\PWM_Motor_R:PWMUDB:km_tc\
	\PWM_Motor_R:PWMUDB:db_tc\
	\PWM_Motor_R:PWMUDB:dith_sel\
	\PWM_Motor_R:PWMUDB:compare2\
	\PWM_Motor_R:Net_101\
	Net_1176
	Net_1177
	\PWM_Motor_R:PWMUDB:cmp2\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_31\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_30\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_29\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_28\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_27\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_26\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_25\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_24\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_23\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_22\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_21\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_20\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_19\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_18\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_17\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_16\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_15\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_14\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_13\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_12\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_11\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_10\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_9\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_8\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_7\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_6\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_5\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_4\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_3\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_2\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_1\
	\PWM_Motor_R:PWMUDB:MODULE_2:b_0\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1172
	Net_1178
	\PWM_Motor_R:Net_113\
	\PWM_Motor_R:Net_107\
	\PWM_Motor_R:Net_114\
	Net_4980
	Net_4985
	\PWM_Servo_RightBack:Net_114\
	\PWM_Color_L:PWMUDB:km_run\
	\PWM_Color_L:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Color_L:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Color_L:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Color_L:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Color_L:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Color_L:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Color_L:PWMUDB:capt_rising\
	\PWM_Color_L:PWMUDB:capt_falling\
	\PWM_Color_L:PWMUDB:trig_rise\
	\PWM_Color_L:PWMUDB:trig_fall\
	\PWM_Color_L:PWMUDB:sc_kill\
	\PWM_Color_L:PWMUDB:min_kill\
	\PWM_Color_L:PWMUDB:km_tc\
	\PWM_Color_L:PWMUDB:db_tc\
	\PWM_Color_L:PWMUDB:dith_sel\
	\PWM_Color_L:PWMUDB:compare2\
	\PWM_Color_L:Net_101\
	Net_3715
	Net_3716
	\PWM_Color_L:PWMUDB:MODULE_3:b_31\
	\PWM_Color_L:PWMUDB:MODULE_3:b_30\
	\PWM_Color_L:PWMUDB:MODULE_3:b_29\
	\PWM_Color_L:PWMUDB:MODULE_3:b_28\
	\PWM_Color_L:PWMUDB:MODULE_3:b_27\
	\PWM_Color_L:PWMUDB:MODULE_3:b_26\
	\PWM_Color_L:PWMUDB:MODULE_3:b_25\
	\PWM_Color_L:PWMUDB:MODULE_3:b_24\
	\PWM_Color_L:PWMUDB:MODULE_3:b_23\
	\PWM_Color_L:PWMUDB:MODULE_3:b_22\
	\PWM_Color_L:PWMUDB:MODULE_3:b_21\
	\PWM_Color_L:PWMUDB:MODULE_3:b_20\
	\PWM_Color_L:PWMUDB:MODULE_3:b_19\
	\PWM_Color_L:PWMUDB:MODULE_3:b_18\
	\PWM_Color_L:PWMUDB:MODULE_3:b_17\
	\PWM_Color_L:PWMUDB:MODULE_3:b_16\
	\PWM_Color_L:PWMUDB:MODULE_3:b_15\
	\PWM_Color_L:PWMUDB:MODULE_3:b_14\
	\PWM_Color_L:PWMUDB:MODULE_3:b_13\
	\PWM_Color_L:PWMUDB:MODULE_3:b_12\
	\PWM_Color_L:PWMUDB:MODULE_3:b_11\
	\PWM_Color_L:PWMUDB:MODULE_3:b_10\
	\PWM_Color_L:PWMUDB:MODULE_3:b_9\
	\PWM_Color_L:PWMUDB:MODULE_3:b_8\
	\PWM_Color_L:PWMUDB:MODULE_3:b_7\
	\PWM_Color_L:PWMUDB:MODULE_3:b_6\
	\PWM_Color_L:PWMUDB:MODULE_3:b_5\
	\PWM_Color_L:PWMUDB:MODULE_3:b_4\
	\PWM_Color_L:PWMUDB:MODULE_3:b_3\
	\PWM_Color_L:PWMUDB:MODULE_3:b_2\
	\PWM_Color_L:PWMUDB:MODULE_3:b_1\
	\PWM_Color_L:PWMUDB:MODULE_3:b_0\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3717
	\PWM_Color_L:Net_113\
	\PWM_Color_L:Net_107\
	\PWM_Color_L:Net_114\
	Net_4671
	Net_4672
	\Counter_1:Net_49\
	\Counter_1:Net_82\
	\Counter_1:Net_95\
	\Counter_1:Net_91\
	\Counter_1:Net_102\
	\Counter_1:CounterUDB:ctrl_cmod_2\
	\Counter_1:CounterUDB:ctrl_cmod_1\
	\Counter_1:CounterUDB:ctrl_cmod_0\
	Net_4668
	Net_3658
	Net_3659
	Net_3660
	Net_3661
	Net_3662
	Net_3663
	Net_3664
	Net_3372
	Net_3377
	\PWM_Servo_LF:Net_114\
	\PWM_Color_R:PWMUDB:km_run\
	\PWM_Color_R:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Color_R:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Color_R:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Color_R:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Color_R:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Color_R:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Color_R:PWMUDB:capt_rising\
	\PWM_Color_R:PWMUDB:capt_falling\
	\PWM_Color_R:PWMUDB:trig_rise\
	\PWM_Color_R:PWMUDB:trig_fall\
	\PWM_Color_R:PWMUDB:sc_kill\
	\PWM_Color_R:PWMUDB:min_kill\
	\PWM_Color_R:PWMUDB:km_tc\
	\PWM_Color_R:PWMUDB:db_tc\
	\PWM_Color_R:PWMUDB:dith_sel\
	\PWM_Color_R:PWMUDB:compare2\
	\PWM_Color_R:Net_101\
	Net_4873
	Net_4874
	\PWM_Color_R:PWMUDB:MODULE_4:b_31\
	\PWM_Color_R:PWMUDB:MODULE_4:b_30\
	\PWM_Color_R:PWMUDB:MODULE_4:b_29\
	\PWM_Color_R:PWMUDB:MODULE_4:b_28\
	\PWM_Color_R:PWMUDB:MODULE_4:b_27\
	\PWM_Color_R:PWMUDB:MODULE_4:b_26\
	\PWM_Color_R:PWMUDB:MODULE_4:b_25\
	\PWM_Color_R:PWMUDB:MODULE_4:b_24\
	\PWM_Color_R:PWMUDB:MODULE_4:b_23\
	\PWM_Color_R:PWMUDB:MODULE_4:b_22\
	\PWM_Color_R:PWMUDB:MODULE_4:b_21\
	\PWM_Color_R:PWMUDB:MODULE_4:b_20\
	\PWM_Color_R:PWMUDB:MODULE_4:b_19\
	\PWM_Color_R:PWMUDB:MODULE_4:b_18\
	\PWM_Color_R:PWMUDB:MODULE_4:b_17\
	\PWM_Color_R:PWMUDB:MODULE_4:b_16\
	\PWM_Color_R:PWMUDB:MODULE_4:b_15\
	\PWM_Color_R:PWMUDB:MODULE_4:b_14\
	\PWM_Color_R:PWMUDB:MODULE_4:b_13\
	\PWM_Color_R:PWMUDB:MODULE_4:b_12\
	\PWM_Color_R:PWMUDB:MODULE_4:b_11\
	\PWM_Color_R:PWMUDB:MODULE_4:b_10\
	\PWM_Color_R:PWMUDB:MODULE_4:b_9\
	\PWM_Color_R:PWMUDB:MODULE_4:b_8\
	\PWM_Color_R:PWMUDB:MODULE_4:b_7\
	\PWM_Color_R:PWMUDB:MODULE_4:b_6\
	\PWM_Color_R:PWMUDB:MODULE_4:b_5\
	\PWM_Color_R:PWMUDB:MODULE_4:b_4\
	\PWM_Color_R:PWMUDB:MODULE_4:b_3\
	\PWM_Color_R:PWMUDB:MODULE_4:b_2\
	\PWM_Color_R:PWMUDB:MODULE_4:b_1\
	\PWM_Color_R:PWMUDB:MODULE_4:b_0\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4875
	\PWM_Color_R:Net_113\
	\PWM_Color_R:Net_107\
	\PWM_Color_R:Net_114\
	Net_4198
	Net_4199
	\Counter_2:Net_49\
	\Counter_2:Net_82\
	\Counter_2:Net_95\
	\Counter_2:Net_91\
	\Counter_2:Net_102\
	\Counter_2:CounterUDB:ctrl_cmod_2\
	\Counter_2:CounterUDB:ctrl_cmod_1\
	\Counter_2:CounterUDB:ctrl_cmod_0\
	Net_4195
	Net_4186
	Net_4187
	Net_4188
	Net_4189
	Net_4190
	Net_4191
	Net_4192
	Net_3422
	Net_3427
	\PWM_Servo_RF:Net_114\
	Net_4940
	Net_4945
	\PWM_Servo_LB:Net_114\

    Synthesized names
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 600 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Motor_L_IN_2_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Motor_L:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Motor_L:PWMUDB:trig_out\ to tmpOE__Motor_L_IN_1_net_0
Aliasing Net_10 to zero
Aliasing \PWM_Motor_L:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Motor_L:PWMUDB:ltch_kill_reg\\R\ to \PWM_Motor_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_L:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Motor_L:PWMUDB:min_kill_reg\\R\ to \PWM_Motor_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_L:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Motor_L:PWMUDB:final_kill\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Motor_L:PWMUDB:dith_count_1\\R\ to \PWM_Motor_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_L:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Motor_L:PWMUDB:dith_count_0\\R\ to \PWM_Motor_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_L:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Motor_L:PWMUDB:cs_addr_0\ to \PWM_Motor_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_L:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Motor_L:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Motor_1_ENA_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:underflow\ to \QuadDec_L:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:tc_i\ to \QuadDec_L:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_L:bQuadDec:status_4\ to zero
Aliasing \QuadDec_L:bQuadDec:status_5\ to zero
Aliasing \QuadDec_L:bQuadDec:status_6\ to zero
Aliasing \QuadDec_L:Net_1229\ to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Motor_1_Phase_A_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Motor_1_Phase_B_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Motor_R_IN_3_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Motor_R_IN_4_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing Net_21 to zero
Aliasing tmpOE__Motor_2_ENB_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:underflow\ to \QuadDec_R:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:tc_i\ to \QuadDec_R:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_R:bQuadDec:status_4\ to zero
Aliasing \QuadDec_R:bQuadDec:status_5\ to zero
Aliasing \QuadDec_R:bQuadDec:status_6\ to zero
Aliasing \QuadDec_R:Net_1229\ to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Motor_2_Phase_A_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Motor_2_Phase_B_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Motor_R:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Motor_R:PWMUDB:trig_out\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Motor_R:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Motor_R:PWMUDB:ltch_kill_reg\\R\ to \PWM_Motor_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_R:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Motor_R:PWMUDB:min_kill_reg\\R\ to \PWM_Motor_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_R:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Motor_R:PWMUDB:final_kill\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Motor_R:PWMUDB:dith_count_1\\R\ to \PWM_Motor_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_R:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Motor_R:PWMUDB:dith_count_0\\R\ to \PWM_Motor_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_R:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Motor_R:PWMUDB:cs_addr_0\ to \PWM_Motor_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_R:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Motor_R:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__PWM_Out_RightBack_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Servo_RightBack:Net_113\ to tmpOE__Motor_L_IN_1_net_0
Aliasing Net_5007 to zero
Aliasing \PWM_Color_L:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Color_L:PWMUDB:trig_out\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_L:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:trig_disable\\R\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:trig_disable\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:ltch_kill_reg\\R\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:min_kill_reg\\R\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:final_kill\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_L:PWMUDB:dith_count_1\\R\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:dith_count_0\\R\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:status_6\ to zero
Aliasing \PWM_Color_L:PWMUDB:status_4\ to zero
Aliasing \PWM_Color_L:PWMUDB:cmp2\ to zero
Aliasing \PWM_Color_L:PWMUDB:cmp1_status_reg\\R\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:cmp2_status_reg\\R\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:final_kill_reg\\R\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Color_L:PWMUDB:cs_addr_0\ to \PWM_Color_L:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_L:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Color_L:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \Counter_1:Net_89\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \Counter_1:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_1:CounterUDB:ctrl_capmode_0\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \Counter_1:CounterUDB:tc_i\ to \Counter_1:CounterUDB:reload_tc\
Aliasing tmpOE__Color_output_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__S1_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__S0_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \PWM_Servo_LF:Net_113\ to tmpOE__Motor_L_IN_1_net_0
Aliasing Net_90 to zero
Aliasing tmpOE__PWM_Out_LF_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__Push_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__LED_OUT_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_R:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Color_R:PWMUDB:trig_out\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_R:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:trig_disable\\R\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:trig_disable\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:ltch_kill_reg\\R\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:min_kill_reg\\R\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:final_kill\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_R:PWMUDB:dith_count_1\\R\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:dith_count_0\\R\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:status_6\ to zero
Aliasing \PWM_Color_R:PWMUDB:status_4\ to zero
Aliasing \PWM_Color_R:PWMUDB:cmp2\ to zero
Aliasing \PWM_Color_R:PWMUDB:cmp1_status_reg\\R\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:cmp2_status_reg\\R\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:final_kill_reg\\R\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Color_R:PWMUDB:cs_addr_0\ to \PWM_Color_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Color_R:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Color_R:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \Counter_2:Net_89\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \Counter_2:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_2:CounterUDB:ctrl_capmode_0\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \Counter_2:CounterUDB:tc_i\ to \Counter_2:CounterUDB:reload_tc\
Aliasing tmpOE__Color_output_1_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__LED_1_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__S0_1_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__S1_1_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__S2_1_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__S3_1_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing \PWM_Servo_RF:Net_113\ to tmpOE__Motor_L_IN_1_net_0
Aliasing Net_1635 to zero
Aliasing tmpOE__PWM_Out_RF_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__PWM_Out_LB_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing Net_4902 to zero
Aliasing \PWM_Servo_LB:Net_113\ to tmpOE__Motor_L_IN_1_net_0
Aliasing tmpOE__IR_net_0 to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Motor_L:PWMUDB:min_kill_reg\\D\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Motor_L:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Motor_L:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Motor_L:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Motor_R:PWMUDB:min_kill_reg\\D\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Motor_R:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Motor_R:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Motor_R:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_L:PWMUDB:min_kill_reg\\D\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_L:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Color_L:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Color_L:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_L:PWMUDB:prevCompare1\\D\ to \PWM_Color_L:PWMUDB:pwm_temp\
Aliasing \PWM_Color_L:PWMUDB:tc_i_reg\\D\ to \PWM_Color_L:PWMUDB:status_2\
Aliasing \Counter_1:CounterUDB:cmp_out_reg_i\\D\ to \Counter_1:CounterUDB:prevCompare\\D\
Aliasing \PWM_Color_R:PWMUDB:min_kill_reg\\D\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_R:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Color_R:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Color_R:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Motor_L_IN_1_net_0
Aliasing \PWM_Color_R:PWMUDB:prevCompare1\\D\ to \PWM_Color_R:PWMUDB:pwm_temp\
Aliasing \PWM_Color_R:PWMUDB:tc_i_reg\\D\ to \PWM_Color_R:PWMUDB:status_2\
Aliasing \Counter_2:CounterUDB:cmp_out_reg_i\\D\ to \Counter_2:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_L_IN_2_net_0[9] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:ctrl_enable\[28] = \PWM_Motor_L:PWMUDB:control_7\[20]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:hwCapture\[38] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:hwEnable\[39] = \PWM_Motor_L:PWMUDB:control_7\[20]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:trig_out\[43] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:runmode_enable\\R\[45] = zero[2]
Removing Lhs of wire Net_10[46] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:runmode_enable\\S\[47] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_enable\[48] = \PWM_Motor_L:PWMUDB:runmode_enable\[44]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:ltch_kill_reg\\R\[52] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:ltch_kill_reg\\S\[53] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:min_kill_reg\\R\[54] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:min_kill_reg\\S\[55] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_kill\[58] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_1\[62] = \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_1\[328]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:add_vi_vv_MODGEN_1_0\[64] = \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_0\[329]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:dith_count_1\\R\[65] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:dith_count_1\\S\[66] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:dith_count_0\\R\[67] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:dith_count_0\\S\[68] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cs_addr_2\[70] = \PWM_Motor_L:PWMUDB:tc_i\[50]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cs_addr_1\[71] = \PWM_Motor_L:PWMUDB:runmode_enable\[44]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:cs_addr_0\[72] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:compare1\[154] = \PWM_Motor_L:PWMUDB:cmp1_less\[124]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm1_i\[159] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm2_i\[161] = zero[2]
Removing Rhs of wire \PWM_Motor_L:Net_96\[164] = \PWM_Motor_L:PWMUDB:pwm_i_reg\[156]
Removing Rhs of wire \PWM_Motor_L:PWMUDB:pwm_temp\[167] = \PWM_Motor_L:PWMUDB:cmp1\[168]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_23\[210] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_22\[211] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_21\[212] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_20\[213] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_19\[214] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_18\[215] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_17\[216] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_16\[217] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_15\[218] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_14\[219] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_13\[220] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_12\[221] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_11\[222] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_10\[223] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_9\[224] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_8\[225] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_7\[226] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_6\[227] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_5\[228] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_4\[229] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_3\[230] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_2\[231] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_1\[232] = \PWM_Motor_L:PWMUDB:MODIN1_1\[233]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODIN1_1\[233] = \PWM_Motor_L:PWMUDB:dith_count_1\[61]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:a_0\[234] = \PWM_Motor_L:PWMUDB:MODIN1_0\[235]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODIN1_0\[235] = \PWM_Motor_L:PWMUDB:dith_count_0\[63]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[367] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[368] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire Net_104[369] = \PWM_Motor_L:Net_96\[164]
Removing Lhs of wire tmpOE__Motor_1_ENA_net_0[378] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_L:Net_1275\[387] = \QuadDec_L:Cnt16:Net_49\[388]
Removing Rhs of wire \QuadDec_L:Net_1275\[387] = \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\[444]
Removing Lhs of wire \QuadDec_L:Cnt16:Net_89\[390] = \QuadDec_L:Net_1251\[391]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[400] = zero[2]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\[401] = zero[2]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_enable\[413] = \QuadDec_L:Cnt16:CounterUDB:control_7\[405]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_rising\[415] = zero[2]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_falling\[416] = \QuadDec_L:Cnt16:CounterUDB:prevCapture\[414]
Removing Rhs of wire \QuadDec_L:Net_1260\[420] = \QuadDec_L:bQuadDec:state_2\[558]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:final_enable\[422] = \QuadDec_L:Cnt16:CounterUDB:control_7\[405]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:counter_enable\[423] = \QuadDec_L:Cnt16:CounterUDB:control_7\[405]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_0\[424] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_status\[425]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_1\[426] = \QuadDec_L:Cnt16:CounterUDB:per_zero\[427]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_2\[428] = \QuadDec_L:Cnt16:CounterUDB:overflow_status\[429]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_3\[430] = \QuadDec_L:Cnt16:CounterUDB:underflow_status\[431]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:status_4\[432] = \QuadDec_L:Cnt16:CounterUDB:hwCapture\[418]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_5\[433] = \QuadDec_L:Cnt16:CounterUDB:fifo_full\[434]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_6\[435] = \QuadDec_L:Cnt16:CounterUDB:fifo_nempty\[436]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow\[438] = \QuadDec_L:Cnt16:CounterUDB:per_FF\[439]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow\[440] = \QuadDec_L:Cnt16:CounterUDB:status_1\[426]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_i\[443] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[421]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[445] = \QuadDec_L:Cnt16:CounterUDB:cmp_equal\[446]
Removing Rhs of wire \QuadDec_L:Net_1264\[449] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\[448]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:dp_dir\[453] = \QuadDec_L:Net_1251\[391]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_2\[454] = \QuadDec_L:Net_1251\[391]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_1\[455] = \QuadDec_L:Cnt16:CounterUDB:count_enable\[452]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_0\[456] = \QuadDec_L:Cnt16:CounterUDB:reload\[419]
Removing Lhs of wire \QuadDec_L:Net_1290\[533] = \QuadDec_L:Net_1275\[387]
Removing Lhs of wire \QuadDec_L:bQuadDec:index_filt\[556] = \QuadDec_L:Net_1232\[557]
Removing Lhs of wire \QuadDec_L:Net_1232\[557] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_L:bQuadDec:error\[559] = \QuadDec_L:bQuadDec:state_3\[560]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_0\[563] = \QuadDec_L:Net_530\[564]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_1\[565] = \QuadDec_L:Net_611\[566]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_2\[567] = \QuadDec_L:Net_1260\[420]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_3\[568] = \QuadDec_L:bQuadDec:error\[559]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_4\[569] = zero[2]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_5\[570] = zero[2]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_6\[571] = zero[2]
Removing Lhs of wire \QuadDec_L:Net_1229\[575] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_L:Net_1272\[576] = \QuadDec_L:Net_1264\[449]
Removing Lhs of wire tmpOE__Motor_1_Phase_A_net_0[579] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_1_Phase_B_net_0[584] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_R_IN_3_net_0[589] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_R_IN_4_net_0[595] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire Net_21[600] = zero[2]
Removing Lhs of wire tmpOE__Motor_2_ENB_net_0[602] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire Net_126[603] = \PWM_Motor_R:Net_96\[961]
Removing Rhs of wire Net_126[603] = \PWM_Motor_R:PWMUDB:pwm_i_reg\[953]
Removing Rhs of wire \QuadDec_R:Net_1275\[612] = \QuadDec_R:Cnt16:Net_49\[613]
Removing Rhs of wire \QuadDec_R:Net_1275\[612] = \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\[669]
Removing Lhs of wire \QuadDec_R:Cnt16:Net_89\[615] = \QuadDec_R:Net_1251\[616]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\[625] = zero[2]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\[626] = zero[2]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_enable\[638] = \QuadDec_R:Cnt16:CounterUDB:control_7\[630]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_rising\[640] = zero[2]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_falling\[641] = \QuadDec_R:Cnt16:CounterUDB:prevCapture\[639]
Removing Rhs of wire \QuadDec_R:Net_1260\[645] = \QuadDec_R:bQuadDec:state_2\[783]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:final_enable\[647] = \QuadDec_R:Cnt16:CounterUDB:control_7\[630]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:counter_enable\[648] = \QuadDec_R:Cnt16:CounterUDB:control_7\[630]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_0\[649] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_status\[650]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_1\[651] = \QuadDec_R:Cnt16:CounterUDB:per_zero\[652]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_2\[653] = \QuadDec_R:Cnt16:CounterUDB:overflow_status\[654]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_3\[655] = \QuadDec_R:Cnt16:CounterUDB:underflow_status\[656]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:status_4\[657] = \QuadDec_R:Cnt16:CounterUDB:hwCapture\[643]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_5\[658] = \QuadDec_R:Cnt16:CounterUDB:fifo_full\[659]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_6\[660] = \QuadDec_R:Cnt16:CounterUDB:fifo_nempty\[661]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow\[663] = \QuadDec_R:Cnt16:CounterUDB:per_FF\[664]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow\[665] = \QuadDec_R:Cnt16:CounterUDB:status_1\[651]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_i\[668] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[646]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[670] = \QuadDec_R:Cnt16:CounterUDB:cmp_equal\[671]
Removing Rhs of wire \QuadDec_R:Net_1264\[674] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\[673]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:dp_dir\[678] = \QuadDec_R:Net_1251\[616]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_2\[679] = \QuadDec_R:Net_1251\[616]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_1\[680] = \QuadDec_R:Cnt16:CounterUDB:count_enable\[677]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_0\[681] = \QuadDec_R:Cnt16:CounterUDB:reload\[644]
Removing Lhs of wire \QuadDec_R:Net_1290\[758] = \QuadDec_R:Net_1275\[612]
Removing Lhs of wire \QuadDec_R:bQuadDec:index_filt\[781] = \QuadDec_R:Net_1232\[782]
Removing Lhs of wire \QuadDec_R:Net_1232\[782] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire \QuadDec_R:bQuadDec:error\[784] = \QuadDec_R:bQuadDec:state_3\[785]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_0\[788] = \QuadDec_R:Net_530\[789]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_1\[790] = \QuadDec_R:Net_611\[791]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_2\[792] = \QuadDec_R:Net_1260\[645]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_3\[793] = \QuadDec_R:bQuadDec:error\[784]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_4\[794] = zero[2]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_5\[795] = zero[2]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_6\[796] = zero[2]
Removing Lhs of wire \QuadDec_R:Net_1229\[800] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \QuadDec_R:Net_1272\[801] = \QuadDec_R:Net_1264\[674]
Removing Lhs of wire tmpOE__Motor_2_Phase_A_net_0[804] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Motor_2_Phase_B_net_0[809] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:ctrl_enable\[826] = \PWM_Motor_R:PWMUDB:control_7\[818]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:hwCapture\[836] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:hwEnable\[837] = \PWM_Motor_R:PWMUDB:control_7\[818]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:trig_out\[841] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:runmode_enable\\R\[843] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:runmode_enable\\S\[844] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:final_enable\[845] = \PWM_Motor_R:PWMUDB:runmode_enable\[842]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:ltch_kill_reg\\R\[849] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:ltch_kill_reg\\S\[850] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:min_kill_reg\\R\[851] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:min_kill_reg\\S\[852] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:final_kill\[855] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_1\[859] = \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_1\[1125]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:add_vi_vv_MODGEN_2_0\[861] = \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_0\[1126]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:dith_count_1\\R\[862] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:dith_count_1\\S\[863] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:dith_count_0\\R\[864] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:dith_count_0\\S\[865] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:cs_addr_2\[867] = \PWM_Motor_R:PWMUDB:tc_i\[847]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:cs_addr_1\[868] = \PWM_Motor_R:PWMUDB:runmode_enable\[842]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:cs_addr_0\[869] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:compare1\[951] = \PWM_Motor_R:PWMUDB:cmp1_less\[921]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:pwm1_i\[956] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:pwm2_i\[958] = zero[2]
Removing Rhs of wire \PWM_Motor_R:PWMUDB:pwm_temp\[964] = \PWM_Motor_R:PWMUDB:cmp1\[965]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_23\[1007] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_22\[1008] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_21\[1009] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_20\[1010] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_19\[1011] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_18\[1012] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_17\[1013] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_16\[1014] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_15\[1015] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_14\[1016] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_13\[1017] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_12\[1018] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_11\[1019] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_10\[1020] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_9\[1021] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_8\[1022] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_7\[1023] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_6\[1024] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_5\[1025] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_4\[1026] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_3\[1027] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_2\[1028] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_1\[1029] = \PWM_Motor_R:PWMUDB:MODIN2_1\[1030]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODIN2_1\[1030] = \PWM_Motor_R:PWMUDB:dith_count_1\[858]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:a_0\[1031] = \PWM_Motor_R:PWMUDB:MODIN2_0\[1032]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODIN2_0\[1032] = \PWM_Motor_R:PWMUDB:dith_count_0\[860]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1164] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1165] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__PWM_Out_RightBack_net_0[1173] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire Net_4912[1174] = \PWM_Servo_RightBack:Net_57\[1185]
Removing Lhs of wire \PWM_Servo_RightBack:Net_107\[1181] = zero[2]
Removing Lhs of wire \PWM_Servo_RightBack:Net_113\[1182] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire Net_5007[1183] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:ctrl_enable\[1205] = \PWM_Color_L:PWMUDB:control_7\[1197]
Removing Lhs of wire \PWM_Color_L:PWMUDB:hwCapture\[1215] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:hwEnable\[1216] = \PWM_Color_L:PWMUDB:control_7\[1197]
Removing Lhs of wire \PWM_Color_L:PWMUDB:trig_out\[1220] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_L:PWMUDB:runmode_enable\\R\[1224] = Net_150[1225]
Removing Rhs of wire Net_150[1225] = \Control_Reg_1:control_out_0\[1858]
Removing Rhs of wire Net_150[1225] = \Control_Reg_1:control_0\[1881]
Removing Lhs of wire \PWM_Color_L:PWMUDB:runmode_enable\\S\[1226] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:trig_disable\\R\[1227] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:trig_disable\\S\[1228] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:final_enable\[1229] = \PWM_Color_L:PWMUDB:runmode_enable\[1221]
Removing Lhs of wire \PWM_Color_L:PWMUDB:ltch_kill_reg\\R\[1232] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:ltch_kill_reg\\S\[1233] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:min_kill_reg\\R\[1234] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:min_kill_reg\\S\[1235] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:final_kill\[1238] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_1\[1242] = \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_1\[1529]
Removing Lhs of wire \PWM_Color_L:PWMUDB:add_vi_vv_MODGEN_3_0\[1244] = \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_0\[1530]
Removing Lhs of wire \PWM_Color_L:PWMUDB:dith_count_1\\R\[1245] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:dith_count_1\\S\[1246] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:dith_count_0\\R\[1247] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:dith_count_0\\S\[1248] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:status_6\[1251] = zero[2]
Removing Rhs of wire \PWM_Color_L:PWMUDB:status_5\[1252] = \PWM_Color_L:PWMUDB:final_kill_reg\[1266]
Removing Lhs of wire \PWM_Color_L:PWMUDB:status_4\[1253] = zero[2]
Removing Rhs of wire \PWM_Color_L:PWMUDB:status_3\[1254] = \PWM_Color_L:PWMUDB:fifo_full\[1273]
Removing Rhs of wire \PWM_Color_L:PWMUDB:status_1\[1256] = \PWM_Color_L:PWMUDB:cmp2_status_reg\[1265]
Removing Rhs of wire \PWM_Color_L:PWMUDB:status_0\[1257] = \PWM_Color_L:PWMUDB:cmp1_status_reg\[1264]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cmp2_status\[1262] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cmp2\[1263] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cmp1_status_reg\\R\[1267] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cmp1_status_reg\\S\[1268] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cmp2_status_reg\\R\[1269] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cmp2_status_reg\\S\[1270] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:final_kill_reg\\R\[1271] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:final_kill_reg\\S\[1272] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cs_addr_2\[1274] = \PWM_Color_L:PWMUDB:tc_i\[1222]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cs_addr_1\[1275] = \PWM_Color_L:PWMUDB:runmode_enable\[1221]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cs_addr_0\[1276] = Net_150[1225]
Removing Lhs of wire \PWM_Color_L:PWMUDB:compare1\[1357] = \PWM_Color_L:PWMUDB:cmp1_less\[1328]
Removing Lhs of wire \PWM_Color_L:PWMUDB:pwm1_i\[1362] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:pwm2_i\[1364] = zero[2]
Removing Rhs of wire \PWM_Color_L:Net_96\[1367] = \PWM_Color_L:PWMUDB:pwm_i_reg\[1359]
Removing Lhs of wire \PWM_Color_L:PWMUDB:pwm_temp\[1370] = \PWM_Color_L:PWMUDB:cmp1\[1260]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_23\[1411] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_22\[1412] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_21\[1413] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_20\[1414] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_19\[1415] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_18\[1416] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_17\[1417] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_16\[1418] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_15\[1419] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_14\[1420] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_13\[1421] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_12\[1422] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_11\[1423] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_10\[1424] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_9\[1425] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_8\[1426] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_7\[1427] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_6\[1428] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_5\[1429] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_4\[1430] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_3\[1431] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_2\[1432] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_1\[1433] = \PWM_Color_L:PWMUDB:MODIN3_1\[1434]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODIN3_1\[1434] = \PWM_Color_L:PWMUDB:dith_count_1\[1241]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:a_0\[1435] = \PWM_Color_L:PWMUDB:MODIN3_0\[1436]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODIN3_0\[1436] = \PWM_Color_L:PWMUDB:dith_count_0\[1243]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1568] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1569] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire Net_147[1570] = \PWM_Color_L:Net_96\[1367]
Removing Rhs of wire Net_143[1571] = \PWM_Color_L:Net_55\[1258]
Removing Lhs of wire \Counter_1:Net_89\[1581] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_1\[1590] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_capmode_0\[1591] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Counter_1:CounterUDB:ctrl_enable\[1603] = \Counter_1:CounterUDB:control_7\[1595]
Removing Lhs of wire \Counter_1:CounterUDB:final_enable\[1611] = \Counter_1:CounterUDB:control_7\[1595]
Removing Rhs of wire \Counter_1:CounterUDB:status_0\[1616] = \Counter_1:CounterUDB:cmp_out_status\[1617]
Removing Rhs of wire \Counter_1:CounterUDB:status_1\[1618] = \Counter_1:CounterUDB:per_zero\[1619]
Removing Lhs of wire \Counter_1:CounterUDB:status_2\[1620] = \Counter_1:CounterUDB:overflow_status\[1613]
Removing Lhs of wire \Counter_1:CounterUDB:status_3\[1621] = \Counter_1:CounterUDB:underflow_status\[1614]
Removing Lhs of wire \Counter_1:CounterUDB:status_4\[1622] = \Counter_1:CounterUDB:hwCapture\[1608]
Removing Rhs of wire \Counter_1:CounterUDB:status_5\[1623] = \Counter_1:CounterUDB:fifo_full\[1624]
Removing Rhs of wire \Counter_1:CounterUDB:status_6\[1625] = \Counter_1:CounterUDB:fifo_nempty\[1626]
Removing Lhs of wire \Counter_1:CounterUDB:dp_dir\[1629] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Counter_1:CounterUDB:tc_i\[1634] = \Counter_1:CounterUDB:reload_tc\[1610]
Removing Rhs of wire \Counter_1:CounterUDB:cmp_out_i\[1636] = \Counter_1:CounterUDB:cmp_less\[1637]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_2\[1644] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_1\[1645] = \Counter_1:CounterUDB:count_enable\[1643]
Removing Lhs of wire \Counter_1:CounterUDB:cs_addr_0\[1646] = \Counter_1:CounterUDB:reload\[1609]
Removing Lhs of wire tmpOE__Color_output_net_0[1822] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S3_net_0[1827] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[1833] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S1_net_0[1839] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S0_net_0[1845] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[1851] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Control_Reg_1:clk\[1856] = zero[2]
Removing Lhs of wire \Control_Reg_1:rst\[1857] = zero[2]
Removing Lhs of wire \PWM_Servo_LF:Net_107\[1884] = zero[2]
Removing Lhs of wire \PWM_Servo_LF:Net_113\[1885] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire Net_90[1886] = zero[2]
Removing Rhs of wire Net_376[1890] = \PWM_Servo_LF:Net_57\[1888]
Removing Lhs of wire tmpOE__PWM_Out_LF_net_0[1896] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__Push_net_0[1902] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__LED_OUT_net_0[1908] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_R:PWMUDB:ctrl_enable\[1927] = \PWM_Color_R:PWMUDB:control_7\[1919]
Removing Lhs of wire \PWM_Color_R:PWMUDB:hwCapture\[1937] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:hwEnable\[1938] = \PWM_Color_R:PWMUDB:control_7\[1919]
Removing Lhs of wire \PWM_Color_R:PWMUDB:trig_out\[1942] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_R:PWMUDB:runmode_enable\\R\[1946] = Net_4016[1947]
Removing Rhs of wire Net_4016[1947] = \Control_Reg_2:control_out_0\[2580]
Removing Rhs of wire Net_4016[1947] = \Control_Reg_2:control_0\[2603]
Removing Lhs of wire \PWM_Color_R:PWMUDB:runmode_enable\\S\[1948] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:trig_disable\\R\[1949] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:trig_disable\\S\[1950] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:final_enable\[1951] = \PWM_Color_R:PWMUDB:runmode_enable\[1943]
Removing Lhs of wire \PWM_Color_R:PWMUDB:ltch_kill_reg\\R\[1954] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:ltch_kill_reg\\S\[1955] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:min_kill_reg\\R\[1956] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:min_kill_reg\\S\[1957] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:final_kill\[1960] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_1\[1964] = \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_1\[2251]
Removing Lhs of wire \PWM_Color_R:PWMUDB:add_vi_vv_MODGEN_4_0\[1966] = \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_0\[2252]
Removing Lhs of wire \PWM_Color_R:PWMUDB:dith_count_1\\R\[1967] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:dith_count_1\\S\[1968] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:dith_count_0\\R\[1969] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:dith_count_0\\S\[1970] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:status_6\[1973] = zero[2]
Removing Rhs of wire \PWM_Color_R:PWMUDB:status_5\[1974] = \PWM_Color_R:PWMUDB:final_kill_reg\[1988]
Removing Lhs of wire \PWM_Color_R:PWMUDB:status_4\[1975] = zero[2]
Removing Rhs of wire \PWM_Color_R:PWMUDB:status_3\[1976] = \PWM_Color_R:PWMUDB:fifo_full\[1995]
Removing Rhs of wire \PWM_Color_R:PWMUDB:status_1\[1978] = \PWM_Color_R:PWMUDB:cmp2_status_reg\[1987]
Removing Rhs of wire \PWM_Color_R:PWMUDB:status_0\[1979] = \PWM_Color_R:PWMUDB:cmp1_status_reg\[1986]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cmp2_status\[1984] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cmp2\[1985] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cmp1_status_reg\\R\[1989] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cmp1_status_reg\\S\[1990] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cmp2_status_reg\\R\[1991] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cmp2_status_reg\\S\[1992] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:final_kill_reg\\R\[1993] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:final_kill_reg\\S\[1994] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cs_addr_2\[1996] = \PWM_Color_R:PWMUDB:tc_i\[1944]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cs_addr_1\[1997] = \PWM_Color_R:PWMUDB:runmode_enable\[1943]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cs_addr_0\[1998] = Net_4016[1947]
Removing Lhs of wire \PWM_Color_R:PWMUDB:compare1\[2079] = \PWM_Color_R:PWMUDB:cmp1_less\[2050]
Removing Lhs of wire \PWM_Color_R:PWMUDB:pwm1_i\[2084] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:pwm2_i\[2086] = zero[2]
Removing Rhs of wire \PWM_Color_R:Net_96\[2089] = \PWM_Color_R:PWMUDB:pwm_i_reg\[2081]
Removing Lhs of wire \PWM_Color_R:PWMUDB:pwm_temp\[2092] = \PWM_Color_R:PWMUDB:cmp1\[1982]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_23\[2133] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_22\[2134] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_21\[2135] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_20\[2136] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_19\[2137] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_18\[2138] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_17\[2139] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_16\[2140] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_15\[2141] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_14\[2142] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_13\[2143] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_12\[2144] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_11\[2145] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_10\[2146] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_9\[2147] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_8\[2148] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_7\[2149] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_6\[2150] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_5\[2151] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_4\[2152] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_3\[2153] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_2\[2154] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_1\[2155] = \PWM_Color_R:PWMUDB:MODIN4_1\[2156]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODIN4_1\[2156] = \PWM_Color_R:PWMUDB:dith_count_1\[1963]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:a_0\[2157] = \PWM_Color_R:PWMUDB:MODIN4_0\[2158]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODIN4_0\[2158] = \PWM_Color_R:PWMUDB:dith_count_0\[1965]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[2290] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[2291] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire Net_3685[2292] = \PWM_Color_R:Net_96\[2089]
Removing Rhs of wire Net_3681[2293] = \PWM_Color_R:Net_55\[1980]
Removing Lhs of wire \Counter_2:Net_89\[2303] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Counter_2:CounterUDB:ctrl_capmode_1\[2312] = zero[2]
Removing Lhs of wire \Counter_2:CounterUDB:ctrl_capmode_0\[2313] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Counter_2:CounterUDB:ctrl_enable\[2325] = \Counter_2:CounterUDB:control_7\[2317]
Removing Lhs of wire \Counter_2:CounterUDB:final_enable\[2333] = \Counter_2:CounterUDB:control_7\[2317]
Removing Rhs of wire \Counter_2:CounterUDB:status_0\[2338] = \Counter_2:CounterUDB:cmp_out_status\[2339]
Removing Rhs of wire \Counter_2:CounterUDB:status_1\[2340] = \Counter_2:CounterUDB:per_zero\[2341]
Removing Lhs of wire \Counter_2:CounterUDB:status_2\[2342] = \Counter_2:CounterUDB:overflow_status\[2335]
Removing Lhs of wire \Counter_2:CounterUDB:status_3\[2343] = \Counter_2:CounterUDB:underflow_status\[2336]
Removing Lhs of wire \Counter_2:CounterUDB:status_4\[2344] = \Counter_2:CounterUDB:hwCapture\[2330]
Removing Rhs of wire \Counter_2:CounterUDB:status_5\[2345] = \Counter_2:CounterUDB:fifo_full\[2346]
Removing Rhs of wire \Counter_2:CounterUDB:status_6\[2347] = \Counter_2:CounterUDB:fifo_nempty\[2348]
Removing Lhs of wire \Counter_2:CounterUDB:dp_dir\[2351] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Counter_2:CounterUDB:tc_i\[2356] = \Counter_2:CounterUDB:reload_tc\[2332]
Removing Rhs of wire \Counter_2:CounterUDB:cmp_out_i\[2358] = \Counter_2:CounterUDB:cmp_less\[2359]
Removing Lhs of wire \Counter_2:CounterUDB:cs_addr_2\[2366] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Counter_2:CounterUDB:cs_addr_1\[2367] = \Counter_2:CounterUDB:count_enable\[2365]
Removing Lhs of wire \Counter_2:CounterUDB:cs_addr_0\[2368] = \Counter_2:CounterUDB:reload\[2331]
Removing Lhs of wire tmpOE__Color_output_1_net_0[2544] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__LED_1_net_0[2549] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S0_1_net_0[2555] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S1_1_net_0[2561] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S2_1_net_0[2567] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__S3_1_net_0[2573] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \Control_Reg_2:clk\[2578] = zero[2]
Removing Lhs of wire \Control_Reg_2:rst\[2579] = zero[2]
Removing Lhs of wire \PWM_Servo_RF:Net_107\[2606] = zero[2]
Removing Lhs of wire \PWM_Servo_RF:Net_113\[2607] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire Net_1635[2608] = zero[2]
Removing Rhs of wire Net_1638[2612] = \PWM_Servo_RF:Net_57\[2610]
Removing Lhs of wire tmpOE__PWM_Out_RF_net_0[2617] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__PWM_Out_LB_net_0[2624] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Rhs of wire Net_4905[2625] = \PWM_Servo_LB:Net_57\[2637]
Removing Lhs of wire Net_4902[2630] = zero[2]
Removing Lhs of wire \PWM_Servo_LB:Net_107\[2634] = zero[2]
Removing Lhs of wire \PWM_Servo_LB:Net_113\[2635] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire tmpOE__IR_net_0[2643] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:min_kill_reg\\D\[2648] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:prevCapture\\D\[2649] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:trig_last\\D\[2650] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:ltch_kill_reg\\D\[2653] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm_i_reg\\D\[2656] = \PWM_Motor_L:PWMUDB:pwm_i\[157]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm1_i_reg\\D\[2657] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:pwm2_i_reg\\D\[2658] = zero[2]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\[2661] = zero[2]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\\D\[2662] = \QuadDec_L:Cnt16:CounterUDB:overflow\[438]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\\D\[2663] = \QuadDec_L:Cnt16:CounterUDB:status_1\[426]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\\D\[2664] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[421]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\[2665] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[445]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2666] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[445]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:count_stored_i\\D\[2667] = \QuadDec_L:Net_1203\[451]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\[2676] = zero[2]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\\D\[2677] = \QuadDec_R:Cnt16:CounterUDB:overflow\[663]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\\D\[2678] = \QuadDec_R:Cnt16:CounterUDB:status_1\[651]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\\D\[2679] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[646]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\[2680] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[670]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2681] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[670]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:count_stored_i\\D\[2682] = \QuadDec_R:Net_1203\[676]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:min_kill_reg\\D\[2690] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:prevCapture\\D\[2691] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:trig_last\\D\[2692] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:ltch_kill_reg\\D\[2695] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:pwm_i_reg\\D\[2698] = \PWM_Motor_R:PWMUDB:pwm_i\[954]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:pwm1_i_reg\\D\[2699] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:pwm2_i_reg\\D\[2700] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:min_kill_reg\\D\[2702] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_L:PWMUDB:prevCapture\\D\[2703] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:trig_last\\D\[2704] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:ltch_kill_reg\\D\[2708] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_L:PWMUDB:prevCompare1\\D\[2711] = \PWM_Color_L:PWMUDB:cmp1\[1260]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cmp1_status_reg\\D\[2712] = \PWM_Color_L:PWMUDB:cmp1_status\[1261]
Removing Lhs of wire \PWM_Color_L:PWMUDB:cmp2_status_reg\\D\[2713] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:pwm_i_reg\\D\[2715] = \PWM_Color_L:PWMUDB:pwm_i\[1360]
Removing Lhs of wire \PWM_Color_L:PWMUDB:pwm1_i_reg\\D\[2716] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:pwm2_i_reg\\D\[2717] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:tc_i_reg\\D\[2718] = \PWM_Color_L:PWMUDB:status_2\[1255]
Removing Lhs of wire \Counter_1:CounterUDB:prevCapture\\D\[2719] = Net_147[1570]
Removing Lhs of wire \Counter_1:CounterUDB:overflow_reg_i\\D\[2721] = \Counter_1:CounterUDB:overflow\[1628]
Removing Lhs of wire \Counter_1:CounterUDB:underflow_reg_i\\D\[2722] = \Counter_1:CounterUDB:underflow\[1631]
Removing Lhs of wire \Counter_1:CounterUDB:tc_reg_i\\D\[2723] = \Counter_1:CounterUDB:reload_tc\[1610]
Removing Lhs of wire \Counter_1:CounterUDB:prevCompare\\D\[2724] = \Counter_1:CounterUDB:cmp_out_i\[1636]
Removing Lhs of wire \Counter_1:CounterUDB:cmp_out_reg_i\\D\[2725] = \Counter_1:CounterUDB:cmp_out_i\[1636]
Removing Lhs of wire \Counter_1:CounterUDB:count_stored_i\\D\[2726] = Net_54[1642]
Removing Lhs of wire \PWM_Color_R:PWMUDB:min_kill_reg\\D\[2727] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_R:PWMUDB:prevCapture\\D\[2728] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:trig_last\\D\[2729] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:ltch_kill_reg\\D\[2733] = tmpOE__Motor_L_IN_1_net_0[1]
Removing Lhs of wire \PWM_Color_R:PWMUDB:prevCompare1\\D\[2736] = \PWM_Color_R:PWMUDB:cmp1\[1982]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cmp1_status_reg\\D\[2737] = \PWM_Color_R:PWMUDB:cmp1_status\[1983]
Removing Lhs of wire \PWM_Color_R:PWMUDB:cmp2_status_reg\\D\[2738] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:pwm_i_reg\\D\[2740] = \PWM_Color_R:PWMUDB:pwm_i\[2082]
Removing Lhs of wire \PWM_Color_R:PWMUDB:pwm1_i_reg\\D\[2741] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:pwm2_i_reg\\D\[2742] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:tc_i_reg\\D\[2743] = \PWM_Color_R:PWMUDB:status_2\[1977]
Removing Lhs of wire \Counter_2:CounterUDB:prevCapture\\D\[2744] = Net_3685[2292]
Removing Lhs of wire \Counter_2:CounterUDB:overflow_reg_i\\D\[2746] = \Counter_2:CounterUDB:overflow\[2350]
Removing Lhs of wire \Counter_2:CounterUDB:underflow_reg_i\\D\[2747] = \Counter_2:CounterUDB:underflow\[2353]
Removing Lhs of wire \Counter_2:CounterUDB:tc_reg_i\\D\[2748] = \Counter_2:CounterUDB:reload_tc\[2332]
Removing Lhs of wire \Counter_2:CounterUDB:prevCompare\\D\[2749] = \Counter_2:CounterUDB:cmp_out_i\[2358]
Removing Lhs of wire \Counter_2:CounterUDB:cmp_out_reg_i\\D\[2750] = \Counter_2:CounterUDB:cmp_out_i\[2358]
Removing Lhs of wire \Counter_2:CounterUDB:count_stored_i\\D\[2751] = Net_3692[2364]

------------------------------------------------------
Aliased 0 equations, 489 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Motor_L_IN_1_net_0' (cost = 0):
tmpOE__Motor_L_IN_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:pwm_temp\' (cost = 0):
\PWM_Motor_L:PWMUDB:pwm_temp\ <= (\PWM_Motor_L:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Motor_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor_L:PWMUDB:dith_count_1\ and \PWM_Motor_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_L:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_L:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_L:Cnt16:CounterUDB:status_1\
	OR \QuadDec_L:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:A_j\' (cost = 1):
\QuadDec_L:bQuadDec:A_j\ <= ((\QuadDec_L:bQuadDec:quad_A_delayed_0\ and \QuadDec_L:bQuadDec:quad_A_delayed_1\ and \QuadDec_L:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:A_k\' (cost = 3):
\QuadDec_L:bQuadDec:A_k\ <= ((not \QuadDec_L:bQuadDec:quad_A_delayed_0\ and not \QuadDec_L:bQuadDec:quad_A_delayed_1\ and not \QuadDec_L:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:B_j\' (cost = 1):
\QuadDec_L:bQuadDec:B_j\ <= ((\QuadDec_L:bQuadDec:quad_B_delayed_0\ and \QuadDec_L:bQuadDec:quad_B_delayed_1\ and \QuadDec_L:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:B_k\' (cost = 3):
\QuadDec_L:bQuadDec:B_k\ <= ((not \QuadDec_L:bQuadDec:quad_B_delayed_0\ and not \QuadDec_L:bQuadDec:quad_B_delayed_1\ and not \QuadDec_L:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:Net_1151\' (cost = 0):
\QuadDec_L:Net_1151\ <= (not \QuadDec_L:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_L:Net_1287\' (cost = 0):
\QuadDec_L:Net_1287\ <= (not \QuadDec_L:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_R:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_R:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_R:Cnt16:CounterUDB:status_1\
	OR \QuadDec_R:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:A_j\' (cost = 1):
\QuadDec_R:bQuadDec:A_j\ <= ((\QuadDec_R:bQuadDec:quad_A_delayed_0\ and \QuadDec_R:bQuadDec:quad_A_delayed_1\ and \QuadDec_R:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:A_k\' (cost = 3):
\QuadDec_R:bQuadDec:A_k\ <= ((not \QuadDec_R:bQuadDec:quad_A_delayed_0\ and not \QuadDec_R:bQuadDec:quad_A_delayed_1\ and not \QuadDec_R:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:B_j\' (cost = 1):
\QuadDec_R:bQuadDec:B_j\ <= ((\QuadDec_R:bQuadDec:quad_B_delayed_0\ and \QuadDec_R:bQuadDec:quad_B_delayed_1\ and \QuadDec_R:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:B_k\' (cost = 3):
\QuadDec_R:bQuadDec:B_k\ <= ((not \QuadDec_R:bQuadDec:quad_B_delayed_0\ and not \QuadDec_R:bQuadDec:quad_B_delayed_1\ and not \QuadDec_R:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1151\' (cost = 0):
\QuadDec_R:Net_1151\ <= (not \QuadDec_R:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_R:Net_1287\' (cost = 0):
\QuadDec_R:Net_1287\ <= (not \QuadDec_R:Net_1264\);

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:pwm_temp\' (cost = 0):
\PWM_Motor_R:PWMUDB:pwm_temp\ <= (\PWM_Motor_R:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_Motor_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor_R:PWMUDB:dith_count_1\ and \PWM_Motor_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:cmp1\' (cost = 0):
\PWM_Color_L:PWMUDB:cmp1\ <= (\PWM_Color_L:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Color_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_Color_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Color_L:PWMUDB:dith_count_1\ and \PWM_Color_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_rising\' (cost = 2):
\Counter_1:CounterUDB:capt_rising\ <= ((not \Counter_1:CounterUDB:prevCapture\ and Net_147));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_falling\' (cost = 1):
\Counter_1:CounterUDB:capt_falling\ <= ((not Net_147 and \Counter_1:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_1:CounterUDB:capt_either_edge\ <= ((not Net_147 and \Counter_1:CounterUDB:prevCapture\)
	OR (not \Counter_1:CounterUDB:prevCapture\ and Net_147));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:hwCapture\' (cost = 1):
\Counter_1:CounterUDB:hwCapture\ <= ((not \Counter_1:CounterUDB:prevCapture\ and Net_147));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:overflow\' (cost = 0):
\Counter_1:CounterUDB:overflow\ <= (\Counter_1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:underflow\' (cost = 0):
\Counter_1:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:overflow_status\' (cost = 1):
\Counter_1:CounterUDB:overflow_status\ <= ((not \Counter_1:CounterUDB:overflow_reg_i\ and \Counter_1:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:underflow_status\' (cost = 0):
\Counter_1:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:counter_enable\' (cost = 1):
\Counter_1:CounterUDB:counter_enable\ <= ((not \Counter_1:CounterUDB:disable_run_i\ and \Counter_1:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:cmp1\' (cost = 0):
\PWM_Color_R:PWMUDB:cmp1\ <= (\PWM_Color_R:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Color_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_Color_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Color_R:PWMUDB:dith_count_1\ and \PWM_Color_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:capt_rising\' (cost = 2):
\Counter_2:CounterUDB:capt_rising\ <= ((not \Counter_2:CounterUDB:prevCapture\ and Net_3685));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:capt_falling\' (cost = 1):
\Counter_2:CounterUDB:capt_falling\ <= ((not Net_3685 and \Counter_2:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_2:CounterUDB:capt_either_edge\ <= ((not Net_3685 and \Counter_2:CounterUDB:prevCapture\)
	OR (not \Counter_2:CounterUDB:prevCapture\ and Net_3685));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:hwCapture\' (cost = 1):
\Counter_2:CounterUDB:hwCapture\ <= ((not \Counter_2:CounterUDB:prevCapture\ and Net_3685));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:overflow\' (cost = 0):
\Counter_2:CounterUDB:overflow\ <= (\Counter_2:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:underflow\' (cost = 0):
\Counter_2:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:overflow_status\' (cost = 1):
\Counter_2:CounterUDB:overflow_status\ <= ((not \Counter_2:CounterUDB:overflow_reg_i\ and \Counter_2:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:underflow_status\' (cost = 0):
\Counter_2:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:counter_enable\' (cost = 1):
\Counter_2:CounterUDB:counter_enable\ <= ((not \Counter_2:CounterUDB:disable_run_i\ and \Counter_2:CounterUDB:control_7\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Motor_L:PWMUDB:dith_count_0\ and \PWM_Motor_L:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor_L:PWMUDB:dith_count_1\ and \PWM_Motor_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_L:Net_1248\' (cost = 2):
\QuadDec_L:Net_1248\ <= ((not \QuadDec_L:Net_1264\ and \QuadDec_L:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1248\' (cost = 2):
\QuadDec_R:Net_1248\ <= ((not \QuadDec_R:Net_1264\ and \QuadDec_R:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_Motor_R:PWMUDB:dith_count_0\ and \PWM_Motor_R:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor_R:PWMUDB:dith_count_1\ and \PWM_Motor_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_Color_L:PWMUDB:dith_count_0\ and \PWM_Color_L:PWMUDB:dith_count_1\)
	OR (not \PWM_Color_L:PWMUDB:dith_count_1\ and \PWM_Color_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:CounterUDB:reload_tc\' (cost = 0):
\Counter_1:CounterUDB:reload_tc\ <= (\Counter_1:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_Color_R:PWMUDB:dith_count_0\ and \PWM_Color_R:PWMUDB:dith_count_1\)
	OR (not \PWM_Color_R:PWMUDB:dith_count_1\ and \PWM_Color_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_2:CounterUDB:reload_tc\' (cost = 0):
\Counter_2:CounterUDB:reload_tc\ <= (\Counter_2:CounterUDB:per_equal\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 136 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Motor_L:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec_L:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Motor_R:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Color_L:PWMUDB:final_capture\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_1:CounterUDB:underflow_status\ to zero
Aliasing \Counter_1:CounterUDB:underflow\ to zero
Aliasing \PWM_Color_R:PWMUDB:final_capture\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_2:CounterUDB:underflow_status\ to zero
Aliasing \Counter_2:CounterUDB:underflow\ to zero
Aliasing \PWM_Color_L:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Color_R:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_Motor_L:PWMUDB:final_capture\[74] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[338] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[348] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[358] = zero[2]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:hwCapture\[418] = zero[2]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:hwCapture\[643] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:final_capture\[871] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1135] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1145] = zero[2]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1155] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:final_capture\[1278] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1539] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1549] = zero[2]
Removing Lhs of wire \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1559] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:underflow_status\[1614] = zero[2]
Removing Lhs of wire \Counter_1:CounterUDB:underflow\[1631] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:final_capture\[2000] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[2261] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[2271] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[2281] = zero[2]
Removing Lhs of wire \Counter_2:CounterUDB:underflow_status\[2336] = zero[2]
Removing Lhs of wire \Counter_2:CounterUDB:underflow\[2353] = zero[2]
Removing Lhs of wire \PWM_Motor_L:PWMUDB:runmode_enable\\D\[2651] = \PWM_Motor_L:PWMUDB:control_7\[20]
Removing Lhs of wire \PWM_Motor_R:PWMUDB:runmode_enable\\D\[2693] = \PWM_Motor_R:PWMUDB:control_7\[818]
Removing Lhs of wire \PWM_Color_L:PWMUDB:final_kill_reg\\D\[2714] = zero[2]
Removing Lhs of wire \PWM_Color_R:PWMUDB:final_kill_reg\\D\[2739] = zero[2]

------------------------------------------------------
Aliased 0 equations, 26 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Final_Prep01.cyprj" -dcpsoc3 Final_Prep01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.236ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 20 October 2021 21:46:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\User\Documents\PSoC Creator\Z4\Final_Prep01.cydsn\Final_Prep01.cyprj -d CY8C5888LTI-LP097 Final_Prep01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motor_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motor_R:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Color_L:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Color_R:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Motor_L:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_L:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_L:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_L:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_L:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_R:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_R:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_R:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_R:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_R:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_L:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_L:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_L:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_L:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_L:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_L:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_1:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_R:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_R:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_R:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_R:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_R:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Color_R:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_2:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_18
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=3, Signal=Net_73
    Digital Clock 2: Automatic-assigning  clock 'Clock_5'. Fanout=3, Signal=Net_3678
    Digital Clock 3: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_86
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_4898
    Digital Clock 5: Automatic-assigning  clock 'Clock_7'. Fanout=1, Signal=Net_4911
    Digital Clock 6: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_4886
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Motor_L:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor_R:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Color_L:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Color_R:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Counter_2:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Counter_2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_R:Net_1264\, Duplicate of \QuadDec_R:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_R:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Net_1264\ (fanout=2)

    Removing \QuadDec_L:Net_1264\, Duplicate of \QuadDec_L:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_L:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Motor_L_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_L_IN_1(0)__PA ,
            pad => Motor_L_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_L_IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_L_IN_2(0)__PA ,
            pad => Motor_L_IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_ENA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_ENA(0)__PA ,
            pin_input => Net_104 ,
            pad => Motor_1_ENA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_Phase_A(0)__PA ,
            fb => Net_3278 ,
            pad => Motor_1_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_Phase_B(0)__PA ,
            fb => Net_17 ,
            pad => Motor_1_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_R_IN_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_R_IN_3(0)__PA ,
            pad => Motor_R_IN_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_R_IN_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_R_IN_4(0)__PA ,
            pad => Motor_R_IN_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_ENB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_ENB(0)__PA ,
            pin_input => Net_126 ,
            pad => Motor_2_ENB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_Phase_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_Phase_A(0)__PA ,
            fb => Net_22 ,
            pad => Motor_2_Phase_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_Phase_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_Phase_B(0)__PA ,
            fb => Net_23 ,
            pad => Motor_2_Phase_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Out_RightBack(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out_RightBack(0)__PA ,
            pin_input => Net_4912 ,
            pad => PWM_Out_RightBack(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_output(0)__PA ,
            fb => Net_54 ,
            pad => Color_output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            pad => S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Out_LF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out_LF(0)__PA ,
            pin_input => Net_376 ,
            pad => PWM_Out_LF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Push(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Push(0)__PA ,
            pad => Push(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OUT(0)__PA ,
            pad => LED_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_output_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_output_1(0)__PA ,
            fb => Net_3692 ,
            pad => Color_output_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S0_1(0)__PA ,
            pad => S0_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1_1(0)__PA ,
            pad => S1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2_1(0)__PA ,
            pad => S2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3_1(0)__PA ,
            pad => S3_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Out_RF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out_RF(0)__PA ,
            pin_input => Net_1638 ,
            pad => PWM_Out_RF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Out_LB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out_LB(0)__PA ,
            pin_input => Net_4905 ,
            pad => PWM_Out_LB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IR(0)__PA ,
            pad => IR(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Color_L:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_L:PWMUDB:runmode_enable\ * \PWM_Color_L:PWMUDB:tc_i\
        );
        Output = \PWM_Color_L:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_147 * !\Counter_1:CounterUDB:prevCapture\
        );
        Output = \Counter_1:CounterUDB:hwCapture\ (fanout=5)

    MacroCell: Name=\Counter_1:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_150 * !Net_147 * !\Counter_1:CounterUDB:per_equal\
            + !Net_150 * \Counter_1:CounterUDB:prevCapture\ * 
              !\Counter_1:CounterUDB:per_equal\
        );
        Output = \Counter_1:CounterUDB:reload\ (fanout=4)

    MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:per_equal\ * 
              !\Counter_1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:disable_run_i\ * 
              !\Counter_1:CounterUDB:count_stored_i\ * Net_54
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\PWM_Color_R:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_R:PWMUDB:runmode_enable\ * \PWM_Color_R:PWMUDB:tc_i\
        );
        Output = \PWM_Color_R:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3685 * !\Counter_2:CounterUDB:prevCapture\
        );
        Output = \Counter_2:CounterUDB:hwCapture\ (fanout=5)

    MacroCell: Name=\Counter_2:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4016 * !Net_3685 * !\Counter_2:CounterUDB:per_equal\
            + !Net_4016 * \Counter_2:CounterUDB:prevCapture\ * 
              !\Counter_2:CounterUDB:per_equal\
        );
        Output = \Counter_2:CounterUDB:reload\ (fanout=4)

    MacroCell: Name=\Counter_2:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:cmp_out_i\ * 
              !\Counter_2:CounterUDB:prevCompare\
        );
        Output = \Counter_2:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:per_equal\ * 
              !\Counter_2:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_2:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:control_7\ * 
              !\Counter_2:CounterUDB:disable_run_i\ * 
              !\Counter_2:CounterUDB:count_stored_i\ * Net_3692
        );
        Output = \Counter_2:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=12)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3278
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_22
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PWM_Motor_L:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:control_7\
        );
        Output = \PWM_Motor_L:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_104, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:runmode_enable\ * 
              \PWM_Motor_L:PWMUDB:cmp1_less\
        );
        Output = Net_104 (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\
            + \QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\
            + \QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\
            + \QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\
            + \QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\PWM_Motor_R:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_R:PWMUDB:control_7\
        );
        Output = \PWM_Motor_R:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_126, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_R:PWMUDB:runmode_enable\ * 
              \PWM_Motor_R:PWMUDB:cmp1_less\
        );
        Output = Net_126 (fanout=1)

    MacroCell: Name=\PWM_Color_L:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_73) => Global
            Reset  = (Net_150)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Color_L:PWMUDB:control_7\ * 
              !\PWM_Color_L:PWMUDB:runmode_enable\ * 
              !\PWM_Color_L:PWMUDB:trig_disable\
            + \PWM_Color_L:PWMUDB:control_7\ * 
              \PWM_Color_L:PWMUDB:runmode_enable\ * 
              !\PWM_Color_L:PWMUDB:tc_i\
        );
        Output = \PWM_Color_L:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\PWM_Color_L:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Reset  = (Net_150)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_L:PWMUDB:control_7\ * 
              \PWM_Color_L:PWMUDB:runmode_enable\ * \PWM_Color_L:PWMUDB:tc_i\ * 
              !\PWM_Color_L:PWMUDB:trig_disable\
        );
        Output = \PWM_Color_L:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_Color_L:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_L:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Color_L:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Reset  = (Net_150)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Color_L:PWMUDB:prevCompare1\ * 
              \PWM_Color_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_L:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_147, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_L:PWMUDB:runmode_enable\ * 
              \PWM_Color_L:PWMUDB:cmp1_less\
        );
        Output = Net_147 (fanout=3)

    MacroCell: Name=\Counter_1:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_147
        );
        Output = \Counter_1:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Counter_1:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Counter_1:CounterUDB:disable_run_i\
            + !Net_150 * \Counter_1:CounterUDB:per_equal\ * 
              !\Counter_1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Counter_1:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:per_equal\
        );
        Output = \Counter_1:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_54
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM_Color_R:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3678) => Global
            Reset  = (Net_4016)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Color_R:PWMUDB:control_7\ * 
              !\PWM_Color_R:PWMUDB:runmode_enable\ * 
              !\PWM_Color_R:PWMUDB:trig_disable\
            + \PWM_Color_R:PWMUDB:control_7\ * 
              \PWM_Color_R:PWMUDB:runmode_enable\ * 
              !\PWM_Color_R:PWMUDB:tc_i\
        );
        Output = \PWM_Color_R:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\PWM_Color_R:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Reset  = (Net_4016)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_R:PWMUDB:control_7\ * 
              \PWM_Color_R:PWMUDB:runmode_enable\ * \PWM_Color_R:PWMUDB:tc_i\ * 
              !\PWM_Color_R:PWMUDB:trig_disable\
        );
        Output = \PWM_Color_R:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM_Color_R:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_R:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Color_R:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Reset  = (Net_4016)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Color_R:PWMUDB:prevCompare1\ * 
              \PWM_Color_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_R:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3685, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_R:PWMUDB:runmode_enable\ * 
              \PWM_Color_R:PWMUDB:cmp1_less\
        );
        Output = Net_3685 (fanout=3)

    MacroCell: Name=\Counter_2:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3685
        );
        Output = \Counter_2:CounterUDB:prevCapture\ (fanout=2)

    MacroCell: Name=\Counter_2:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4016 * \Counter_2:CounterUDB:disable_run_i\
            + !Net_4016 * \Counter_2:CounterUDB:per_equal\ * 
              !\Counter_2:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_2:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Counter_2:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:per_equal\
        );
        Output = \Counter_2:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter_2:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:cmp_out_i\
        );
        Output = \Counter_2:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_2:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3692
        );
        Output = \Counter_2:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \PWM_Motor_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor_L:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Motor_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \PWM_Motor_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor_L:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor_L:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Motor_L:PWMUDB:tc_i\ ,
            chain_in => \PWM_Motor_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \PWM_Motor_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor_R:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Motor_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_18 ,
            cs_addr_2 => \PWM_Motor_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor_R:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor_R:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Motor_R:PWMUDB:tc_i\ ,
            chain_in => \PWM_Motor_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Color_L:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_73 ,
            cs_addr_2 => \PWM_Color_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Color_L:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_150 ,
            chain_out => \PWM_Color_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Color_L:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Color_L:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_73 ,
            cs_addr_2 => \PWM_Color_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Color_L:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_150 ,
            cl0_comb => \PWM_Color_L:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Color_L:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Color_L:PWMUDB:status_3\ ,
            chain_in => \PWM_Color_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Color_L:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_73 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_73 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_73 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_73 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
            f0_load => \Counter_1:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_1:CounterUDB:per_equal\ ,
            z0_comb => \Counter_1:CounterUDB:status_1\ ,
            cl1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ ,
            chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\PWM_Color_R:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_3678 ,
            cs_addr_2 => \PWM_Color_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Color_R:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_4016 ,
            chain_out => \PWM_Color_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Color_R:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Color_R:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_3678 ,
            cs_addr_2 => \PWM_Color_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Color_R:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_4016 ,
            cl0_comb => \PWM_Color_R:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Color_R:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Color_R:PWMUDB:status_3\ ,
            chain_in => \PWM_Color_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Color_R:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Counter_2:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_3678 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_2:CounterUDB:reload\ ,
            f0_load => \Counter_2:CounterUDB:hwCapture\ ,
            chain_out => \Counter_2:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_2:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_2:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_3678 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_2:CounterUDB:reload\ ,
            f0_load => \Counter_2:CounterUDB:hwCapture\ ,
            chain_in => \Counter_2:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_2:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_2:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_2:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_2:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_3678 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_2:CounterUDB:reload\ ,
            f0_load => \Counter_2:CounterUDB:hwCapture\ ,
            chain_in => \Counter_2:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_2:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_2:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_2:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_2:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_3678 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_2:CounterUDB:reload\ ,
            f0_load => \Counter_2:CounterUDB:hwCapture\ ,
            ce0_comb => \Counter_2:CounterUDB:per_equal\ ,
            z0_comb => \Counter_2:CounterUDB:status_1\ ,
            cl1_comb => \Counter_2:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_2:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_2:CounterUDB:status_5\ ,
            chain_in => \Counter_2:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_2:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_L:Net_1260\ ,
            clock => Net_18 ,
            status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_3 => \QuadDec_L:bQuadDec:error\ ,
            status_2 => \QuadDec_L:Net_1260\ ,
            status_1 => \QuadDec_L:Net_611\ ,
            status_0 => \QuadDec_L:Net_530\ ,
            interrupt => Net_3073 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_R:Net_1260\ ,
            clock => Net_18 ,
            status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_18 ,
            status_3 => \QuadDec_R:bQuadDec:error\ ,
            status_2 => \QuadDec_R:Net_1260\ ,
            status_1 => \QuadDec_R:Net_611\ ,
            status_0 => \QuadDec_R:Net_530\ ,
            interrupt => Net_20 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Color_L:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_150 ,
            clock => Net_73 ,
            status_3 => \PWM_Color_L:PWMUDB:status_3\ ,
            status_2 => \PWM_Color_L:PWMUDB:status_2\ ,
            status_0 => \PWM_Color_L:PWMUDB:status_0\ ,
            interrupt => Net_143 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_150 ,
            clock => Net_73 ,
            status_6 => \Counter_1:CounterUDB:status_6\ ,
            status_5 => \Counter_1:CounterUDB:status_5\ ,
            status_4 => \Counter_1:CounterUDB:hwCapture\ ,
            status_2 => \Counter_1:CounterUDB:overflow_status\ ,
            status_1 => \Counter_1:CounterUDB:status_1\ ,
            status_0 => \Counter_1:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Color_R:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_4016 ,
            clock => Net_3678 ,
            status_3 => \PWM_Color_R:PWMUDB:status_3\ ,
            status_2 => \PWM_Color_R:PWMUDB:status_2\ ,
            status_0 => \PWM_Color_R:PWMUDB:status_0\ ,
            interrupt => Net_3681 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_2:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_4016 ,
            clock => Net_3678 ,
            status_6 => \Counter_2:CounterUDB:status_6\ ,
            status_5 => \Counter_2:CounterUDB:status_5\ ,
            status_4 => \Counter_2:CounterUDB:hwCapture\ ,
            status_2 => \Counter_2:CounterUDB:overflow_status\ ,
            status_1 => \Counter_2:CounterUDB:status_1\ ,
            status_0 => \Counter_2:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \PWM_Motor_L:PWMUDB:control_7\ ,
            control_6 => \PWM_Motor_L:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor_L:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor_L:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor_L:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor_L:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor_L:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor_L:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Motor_R:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_18 ,
            control_7 => \PWM_Motor_R:PWMUDB:control_7\ ,
            control_6 => \PWM_Motor_R:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor_R:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor_R:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor_R:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor_R:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor_R:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor_R:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Color_L:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_73 ,
            control_7 => \PWM_Color_L:PWMUDB:control_7\ ,
            control_6 => \PWM_Color_L:PWMUDB:control_6\ ,
            control_5 => \PWM_Color_L:PWMUDB:control_5\ ,
            control_4 => \PWM_Color_L:PWMUDB:control_4\ ,
            control_3 => \PWM_Color_L:PWMUDB:control_3\ ,
            control_2 => \PWM_Color_L:PWMUDB:control_2\ ,
            control_1 => \PWM_Color_L:PWMUDB:control_1\ ,
            control_0 => \PWM_Color_L:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_73 ,
            control_7 => \Counter_1:CounterUDB:control_7\ ,
            control_6 => \Counter_1:CounterUDB:control_6\ ,
            control_5 => \Counter_1:CounterUDB:control_5\ ,
            control_4 => \Counter_1:CounterUDB:control_4\ ,
            control_3 => \Counter_1:CounterUDB:control_3\ ,
            control_2 => \Counter_1:CounterUDB:control_2\ ,
            control_1 => \Counter_1:CounterUDB:control_1\ ,
            control_0 => \Counter_1:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_150 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_Color_R:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3678 ,
            control_7 => \PWM_Color_R:PWMUDB:control_7\ ,
            control_6 => \PWM_Color_R:PWMUDB:control_6\ ,
            control_5 => \PWM_Color_R:PWMUDB:control_5\ ,
            control_4 => \PWM_Color_R:PWMUDB:control_4\ ,
            control_3 => \PWM_Color_R:PWMUDB:control_3\ ,
            control_2 => \PWM_Color_R:PWMUDB:control_2\ ,
            control_1 => \PWM_Color_R:PWMUDB:control_1\ ,
            control_0 => \PWM_Color_R:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_2:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_3678 ,
            control_7 => \Counter_2:CounterUDB:control_7\ ,
            control_6 => \Counter_2:CounterUDB:control_6\ ,
            control_5 => \Counter_2:CounterUDB:control_5\ ,
            control_4 => \Counter_2:CounterUDB:control_4\ ,
            control_3 => \Counter_2:CounterUDB:control_3\ ,
            control_2 => \Counter_2:CounterUDB:control_2\ ,
            control_1 => \Counter_2:CounterUDB:control_1\ ,
            control_0 => \Counter_2:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => \Control_Reg_2:control_2\ ,
            control_1 => \Control_Reg_2:control_1\ ,
            control_0 => Net_4016 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec_L:isr\
        PORT MAP (
            interrupt => Net_3073 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_R:isr\
        PORT MAP (
            interrupt => Net_20 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_143 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_3681 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   32 :   16 :   48 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   91 :  101 :  192 : 47.40 %
  Unique P-terms              :  142 :  242 :  384 : 36.98 %
  Total P-terms               :  146 :      :      :        
  Datapath Cells              :   20 :    4 :   24 : 83.33 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :   10 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.297ms
Tech Mapping phase: Elapsed time ==> 0s.423ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : Color_output(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Color_output_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : IR(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : LED(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LED_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_OUT(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Motor_1_ENA(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Motor_1_Phase_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Motor_1_Phase_B(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_2_ENB(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Motor_2_Phase_A(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Motor_2_Phase_B(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Motor_L_IN_1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Motor_L_IN_2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_R_IN_3(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Motor_R_IN_4(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PWM_Out_LB(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PWM_Out_LF(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : PWM_Out_RF(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PWM_Out_RightBack(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Push(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : S0(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : S0_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : S1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : S1_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : S2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : S2_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : S3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : S3_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.415ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   45 :    3 :   48 :  93.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.22
                   Pterms :            3.24
               Macrocells :            2.02
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       7.08 :       3.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\
            + \QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_104, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:runmode_enable\ * 
              \PWM_Motor_L:PWMUDB:cmp1_less\
        );
        Output = Net_104 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \PWM_Motor_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor_L:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Motor_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_73 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_1:CounterUDB:per_equal\ ,
        z0_comb => \Counter_1:CounterUDB:status_1\ ,
        cl1_comb => \Counter_1:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_1:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_1:CounterUDB:status_5\ ,
        chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_3 => \QuadDec_L:bQuadDec:error\ ,
        status_2 => \QuadDec_L:Net_1260\ ,
        status_1 => \QuadDec_L:Net_611\ ,
        status_0 => \QuadDec_L:Net_530\ ,
        interrupt => Net_3073 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => \Control_Reg_2:control_2\ ,
        control_1 => \Control_Reg_2:control_1\ ,
        control_0 => Net_4016 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Counter_2:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4016 * !Net_3685 * !\Counter_2:CounterUDB:per_equal\
            + !Net_4016 * \Counter_2:CounterUDB:prevCapture\ * 
              !\Counter_2:CounterUDB:per_equal\
        );
        Output = \Counter_2:CounterUDB:reload\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_2:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3685
        );
        Output = \Counter_2:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_L:Net_1260\ ,
        clock => Net_18 ,
        status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_2:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3685 * !\Counter_2:CounterUDB:prevCapture\
        );
        Output = \Counter_2:CounterUDB:hwCapture\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_2:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4016 * \Counter_2:CounterUDB:disable_run_i\
            + !Net_4016 * \Counter_2:CounterUDB:per_equal\ * 
              !\Counter_2:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_2:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_2:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_3678 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_2:CounterUDB:reload\ ,
        f0_load => \Counter_2:CounterUDB:hwCapture\ ,
        chain_out => \Counter_2:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_2:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\PWM_Color_R:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_4016 ,
        clock => Net_3678 ,
        status_3 => \PWM_Color_R:PWMUDB:status_3\ ,
        status_2 => \PWM_Color_R:PWMUDB:status_2\ ,
        status_0 => \PWM_Color_R:PWMUDB:status_0\ ,
        interrupt => Net_3681 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_2:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:per_equal\ * 
              !\Counter_2:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_2:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Color_R:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3678) => Global
            Reset  = (Net_4016)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Color_R:PWMUDB:control_7\ * 
              !\PWM_Color_R:PWMUDB:runmode_enable\ * 
              !\PWM_Color_R:PWMUDB:trig_disable\
            + \PWM_Color_R:PWMUDB:control_7\ * 
              \PWM_Color_R:PWMUDB:runmode_enable\ * 
              !\PWM_Color_R:PWMUDB:tc_i\
        );
        Output = \PWM_Color_R:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter_2:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:per_equal\
        );
        Output = \Counter_2:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_2:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:control_7\ * 
              !\Counter_2:CounterUDB:disable_run_i\ * 
              !\Counter_2:CounterUDB:count_stored_i\ * Net_3692
        );
        Output = \Counter_2:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_2:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3692
        );
        Output = \Counter_2:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_2:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_3678 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_2:CounterUDB:reload\ ,
        f0_load => \Counter_2:CounterUDB:hwCapture\ ,
        ce0_comb => \Counter_2:CounterUDB:per_equal\ ,
        z0_comb => \Counter_2:CounterUDB:status_1\ ,
        cl1_comb => \Counter_2:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_2:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_2:CounterUDB:status_5\ ,
        chain_in => \Counter_2:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_2:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Counter_2:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_4016 ,
        clock => Net_3678 ,
        status_6 => \Counter_2:CounterUDB:status_6\ ,
        status_5 => \Counter_2:CounterUDB:status_5\ ,
        status_4 => \Counter_2:CounterUDB:hwCapture\ ,
        status_2 => \Counter_2:CounterUDB:overflow_status\ ,
        status_1 => \Counter_2:CounterUDB:status_1\ ,
        status_0 => \Counter_2:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_2:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_3678 ,
        control_7 => \Counter_2:CounterUDB:control_7\ ,
        control_6 => \Counter_2:CounterUDB:control_6\ ,
        control_5 => \Counter_2:CounterUDB:control_5\ ,
        control_4 => \Counter_2:CounterUDB:control_4\ ,
        control_3 => \Counter_2:CounterUDB:control_3\ ,
        control_2 => \Counter_2:CounterUDB:control_2\ ,
        control_1 => \Counter_2:CounterUDB:control_1\ ,
        control_0 => \Counter_2:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_2:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:cmp_out_i\ * 
              !\Counter_2:CounterUDB:prevCompare\
        );
        Output = \Counter_2:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Color_R:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_R:PWMUDB:runmode_enable\ * \PWM_Color_R:PWMUDB:tc_i\
        );
        Output = \PWM_Color_R:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_2:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_2:CounterUDB:cmp_out_i\
        );
        Output = \Counter_2:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Color_R:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_R:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Color_R:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Reset  = (Net_4016)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Color_R:PWMUDB:prevCompare1\ * 
              \PWM_Color_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_R:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Color_R:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Reset  = (Net_4016)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_R:PWMUDB:control_7\ * 
              \PWM_Color_R:PWMUDB:runmode_enable\ * \PWM_Color_R:PWMUDB:tc_i\ * 
              !\PWM_Color_R:PWMUDB:trig_disable\
        );
        Output = \PWM_Color_R:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Color_R:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_3678 ,
        cs_addr_2 => \PWM_Color_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Color_R:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_4016 ,
        chain_out => \PWM_Color_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Color_R:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Color_R:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3678 ,
        control_7 => \PWM_Color_R:PWMUDB:control_7\ ,
        control_6 => \PWM_Color_R:PWMUDB:control_6\ ,
        control_5 => \PWM_Color_R:PWMUDB:control_5\ ,
        control_4 => \PWM_Color_R:PWMUDB:control_4\ ,
        control_3 => \PWM_Color_R:PWMUDB:control_3\ ,
        control_2 => \PWM_Color_R:PWMUDB:control_2\ ,
        control_1 => \PWM_Color_R:PWMUDB:control_1\ ,
        control_0 => \PWM_Color_R:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor_L:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_L:PWMUDB:control_7\
        );
        Output = \PWM_Motor_L:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \PWM_Motor_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor_L:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor_L:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Motor_L:PWMUDB:tc_i\ ,
        chain_in => \PWM_Motor_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \PWM_Motor_L:PWMUDB:control_7\ ,
        control_6 => \PWM_Motor_L:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor_L:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor_L:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor_L:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor_L:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor_L:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor_L:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_73 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_1:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\ * 
              !\Counter_1:CounterUDB:prevCompare\
        );
        Output = \Counter_1:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:cmp_out_i\
        );
        Output = \Counter_1:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3278
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_2:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_3678 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_2:CounterUDB:reload\ ,
        f0_load => \Counter_2:CounterUDB:hwCapture\ ,
        chain_in => \Counter_2:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_2:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_2:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_2:CounterUDB:sC32:counterdp:u2\

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_2:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_3678 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_2:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_2:CounterUDB:reload\ ,
        f0_load => \Counter_2:CounterUDB:hwCapture\ ,
        chain_in => \Counter_2:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_2:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_2:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_2:CounterUDB:sC32:counterdp:u3\

controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3685, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3678) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_R:PWMUDB:runmode_enable\ * 
              \PWM_Color_R:PWMUDB:cmp1_less\
        );
        Output = Net_3685 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Color_R:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_3678 ,
        cs_addr_2 => \PWM_Color_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Color_R:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_4016 ,
        cl0_comb => \PWM_Color_R:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Color_R:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Color_R:PWMUDB:status_3\ ,
        chain_in => \PWM_Color_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Color_R:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\
            + \QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Color_L:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_73 ,
        cs_addr_2 => \PWM_Color_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Color_L:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_150 ,
        chain_out => \PWM_Color_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Color_L:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:per_equal\
        );
        Output = \Counter_1:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_73 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        chain_in => \Counter_1:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_1:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\PWM_Color_L:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_73 ,
        control_7 => \PWM_Color_L:PWMUDB:control_7\ ,
        control_6 => \PWM_Color_L:PWMUDB:control_6\ ,
        control_5 => \PWM_Color_L:PWMUDB:control_5\ ,
        control_4 => \PWM_Color_L:PWMUDB:control_4\ ,
        control_3 => \PWM_Color_L:PWMUDB:control_3\ ,
        control_2 => \PWM_Color_L:PWMUDB:control_2\ ,
        control_1 => \PWM_Color_L:PWMUDB:control_1\ ,
        control_0 => \PWM_Color_L:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:per_equal\ * 
              !\Counter_1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Counter_1:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_150 ,
        clock => Net_73 ,
        status_6 => \Counter_1:CounterUDB:status_6\ ,
        status_5 => \Counter_1:CounterUDB:status_5\ ,
        status_4 => \Counter_1:CounterUDB:hwCapture\ ,
        status_2 => \Counter_1:CounterUDB:overflow_status\ ,
        status_1 => \Counter_1:CounterUDB:status_1\ ,
        status_0 => \Counter_1:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_18 ,
        status_3 => \QuadDec_R:bQuadDec:error\ ,
        status_2 => \QuadDec_R:Net_1260\ ,
        status_1 => \QuadDec_R:Net_611\ ,
        status_0 => \QuadDec_R:Net_530\ ,
        interrupt => Net_20 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_126, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_R:PWMUDB:runmode_enable\ * 
              \PWM_Motor_R:PWMUDB:cmp1_less\
        );
        Output = Net_126 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor_R:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_R:PWMUDB:control_7\
        );
        Output = \PWM_Motor_R:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \PWM_Motor_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor_R:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor_R:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Motor_R:PWMUDB:tc_i\ ,
        chain_in => \PWM_Motor_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_Motor_R:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \PWM_Motor_R:PWMUDB:control_7\ ,
        control_6 => \PWM_Motor_R:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor_R:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor_R:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor_R:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor_R:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor_R:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor_R:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\
            + \QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_147, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_L:PWMUDB:runmode_enable\ * 
              \PWM_Color_L:PWMUDB:cmp1_less\
        );
        Output = Net_147 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Color_L:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_L:PWMUDB:runmode_enable\ * \PWM_Color_L:PWMUDB:tc_i\
        );
        Output = \PWM_Color_L:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_54
        );
        Output = \Counter_1:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Color_L:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_73 ,
        cs_addr_2 => \PWM_Color_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Color_L:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_150 ,
        cl0_comb => \PWM_Color_L:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Color_L:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Color_L:PWMUDB:status_3\ ,
        chain_in => \PWM_Color_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Color_L:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Color_L:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_150 ,
        clock => Net_73 ,
        status_3 => \PWM_Color_L:PWMUDB:status_3\ ,
        status_2 => \PWM_Color_L:PWMUDB:status_2\ ,
        status_0 => \PWM_Color_L:PWMUDB:status_0\ ,
        interrupt => Net_143 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Counter_1:CounterUDB:disable_run_i\
            + !Net_150 * \Counter_1:CounterUDB:per_equal\ * 
              !\Counter_1:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_1:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Color_L:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_73) => Global
            Reset  = (Net_150)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_Color_L:PWMUDB:control_7\ * 
              !\PWM_Color_L:PWMUDB:runmode_enable\ * 
              !\PWM_Color_L:PWMUDB:trig_disable\
            + \PWM_Color_L:PWMUDB:control_7\ * 
              \PWM_Color_L:PWMUDB:runmode_enable\ * 
              !\PWM_Color_L:PWMUDB:tc_i\
        );
        Output = \PWM_Color_L:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_1:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_147
        );
        Output = \Counter_1:CounterUDB:prevCapture\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Color_L:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_L:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_1:CounterUDB:control_7\ * 
              !\Counter_1:CounterUDB:disable_run_i\ * 
              !\Counter_1:CounterUDB:count_stored_i\ * Net_54
        );
        Output = \Counter_1:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Color_L:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Reset  = (Net_150)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Color_L:PWMUDB:control_7\ * 
              \PWM_Color_L:PWMUDB:runmode_enable\ * \PWM_Color_L:PWMUDB:tc_i\ * 
              !\PWM_Color_L:PWMUDB:trig_disable\
        );
        Output = \PWM_Color_L:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Color_L:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_73) => Global
            Reset  = (Net_150)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Color_L:PWMUDB:prevCompare1\ * 
              \PWM_Color_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_Color_L:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_1:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_147 * !\Counter_1:CounterUDB:prevCapture\
        );
        Output = \Counter_1:CounterUDB:hwCapture\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_1:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_73 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_1:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_1:CounterUDB:reload\ ,
        f0_load => \Counter_1:CounterUDB:hwCapture\ ,
        chain_out => \Counter_1:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_1:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\Counter_1:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_73 ,
        control_7 => \Counter_1:CounterUDB:control_7\ ,
        control_6 => \Counter_1:CounterUDB:control_6\ ,
        control_5 => \Counter_1:CounterUDB:control_5\ ,
        control_4 => \Counter_1:CounterUDB:control_4\ ,
        control_3 => \Counter_1:CounterUDB:control_3\ ,
        control_2 => \Counter_1:CounterUDB:control_2\ ,
        control_1 => \Counter_1:CounterUDB:control_1\ ,
        control_0 => \Counter_1:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Counter_1:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_150 * !Net_147 * !\Counter_1:CounterUDB:per_equal\
            + !Net_150 * \Counter_1:CounterUDB:prevCapture\ * 
              !\Counter_1:CounterUDB:per_equal\
        );
        Output = \Counter_1:CounterUDB:reload\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_R:Net_1260\ ,
        clock => Net_18 ,
        status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_150 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_22
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\
            + \QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_18 ,
        cs_addr_2 => \PWM_Motor_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor_R:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Motor_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_18) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_18 ,
        control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_L:isr\
        PORT MAP (
            interrupt => Net_3073 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_R:isr\
        PORT MAP (
            interrupt => Net_20 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_143 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_3681 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = S3_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3_1(0)__PA ,
        pad => S3_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2_1(0)__PA ,
        pad => S2_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1_1(0)__PA ,
        pad => S1_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = S0_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S0_1(0)__PA ,
        pad => S0_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_Out_RF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out_RF(0)__PA ,
        pin_input => Net_1638 ,
        pad => PWM_Out_RF(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Motor_L_IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_L_IN_2(0)__PA ,
        pad => Motor_L_IN_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_L_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_L_IN_1(0)__PA ,
        pad => Motor_L_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_1_ENA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_ENA(0)__PA ,
        pin_input => Net_104 ,
        pad => Motor_1_ENA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_1_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_Phase_A(0)__PA ,
        fb => Net_3278 ,
        pad => Motor_1_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_1_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_Phase_B(0)__PA ,
        fb => Net_17 ,
        pad => Motor_1_Phase_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OUT(0)__PA ,
        pad => LED_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Push(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Push(0)__PA ,
        pad => Push(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Motor_R_IN_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_R_IN_4(0)__PA ,
        pad => Motor_R_IN_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_R_IN_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_R_IN_3(0)__PA ,
        pad => Motor_R_IN_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_2_ENB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_ENB(0)__PA ,
        pin_input => Net_126 ,
        pad => Motor_2_ENB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_2_Phase_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_Phase_A(0)__PA ,
        fb => Net_22 ,
        pad => Motor_2_Phase_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_2_Phase_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_Phase_B(0)__PA ,
        fb => Net_23 ,
        pad => Motor_2_Phase_B(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_Out_LF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out_LF(0)__PA ,
        pin_input => Net_376 ,
        pad => PWM_Out_LF(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Color_output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_output(0)__PA ,
        fb => Net_54 ,
        pad => Color_output(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM_Out_LB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out_LB(0)__PA ,
        pin_input => Net_4905 ,
        pad => PWM_Out_LB(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWM_Out_RightBack(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out_RightBack(0)__PA ,
        pin_input => Net_4912 ,
        pad => PWM_Out_RightBack(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=5]: 
Pin : Name = IR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IR(0)__PA ,
        pad => IR(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Color_output_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_output_1(0)__PA ,
        fb => Net_3692 ,
        pad => Color_output_1(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_18 ,
            dclk_0 => Net_18_local ,
            dclk_glb_1 => Net_73 ,
            dclk_1 => Net_73_local ,
            dclk_glb_2 => Net_3678 ,
            dclk_2 => Net_3678_local ,
            dclk_glb_3 => Net_86 ,
            dclk_3 => Net_86_local ,
            dclk_glb_4 => Net_4898 ,
            dclk_4 => Net_4898_local ,
            dclk_glb_5 => Net_4911 ,
            dclk_5 => Net_4911_local ,
            dclk_glb_6 => Net_4886 ,
            dclk_6 => Net_4886_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_Servo_LB:PWMHW\
        PORT MAP (
            clock => Net_4898 ,
            enable => __ONE__ ,
            tc => \PWM_Servo_LB:Net_63\ ,
            cmp => Net_4905 ,
            irq => \PWM_Servo_LB:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_Servo_LF:PWMHW\
        PORT MAP (
            clock => Net_86 ,
            enable => __ONE__ ,
            tc => \PWM_Servo_LF:Net_63\ ,
            cmp => Net_376 ,
            irq => \PWM_Servo_LF:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PWM_Servo_RF:PWMHW\
        PORT MAP (
            clock => Net_4886 ,
            enable => __ONE__ ,
            tc => \PWM_Servo_RF:Net_63\ ,
            cmp => Net_1638 ,
            irq => \PWM_Servo_RF:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\PWM_Servo_RightBack:PWMHW\
        PORT MAP (
            clock => Net_4911 ,
            enable => __ONE__ ,
            tc => \PWM_Servo_RightBack:Net_63\ ,
            cmp => Net_4912 ,
            irq => \PWM_Servo_RightBack:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-------------
   0 |   0 |     * |      NONE |         CMOS_OUT |              S3_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |              S2_1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |             LED_1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |              S1_1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |              S0_1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        PWM_Out_RF(0) | In(Net_1638)
-----+-----+-------+-----------+------------------+----------------------+-------------
   1 |   2 |     * |      NONE |         CMOS_OUT |      Motor_L_IN_2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      Motor_L_IN_1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |       Motor_1_ENA(0) | In(Net_104)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   Motor_1_Phase_A(0) | FB(Net_3278)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   Motor_1_Phase_B(0) | FB(Net_17)
-----+-----+-------+-----------+------------------+----------------------+-------------
   2 |   1 |     * |      NONE |         CMOS_OUT |           LED_OUT(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |              Push(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      Motor_R_IN_4(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      Motor_R_IN_3(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |       Motor_2_ENB(0) | In(Net_126)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   Motor_2_Phase_A(0) | FB(Net_22)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   Motor_2_Phase_B(0) | FB(Net_23)
-----+-----+-------+-----------+------------------+----------------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |        PWM_Out_LF(0) | In(Net_376)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |      Color_output(0) | FB(Net_54)
     |   2 |     * |      NONE |         CMOS_OUT |               LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        PWM_Out_LB(0) | In(Net_4905)
     |   5 |     * |      NONE |         CMOS_OUT | PWM_Out_RightBack(0) | In(Net_4912)
     |   6 |     * |      NONE |         CMOS_OUT |                S3(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                S2(0) | 
-----+-----+-------+-----------+------------------+----------------------+-------------
  12 |   5 |     * |      NONE |     HI_Z_DIGITAL |                IR(0) | 
-----+-----+-------+-----------+------------------+----------------------+-------------
  15 |   0 |     * |      NONE |         CMOS_OUT |                S0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                S1(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    Color_output_1(0) | FB(Net_3692)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.152ms
Digital Placement phase: Elapsed time ==> 3s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Final_Prep01_r.vh2" --pcf-path "Final_Prep01.pco" --des-name "Final_Prep01" --dsf-path "Final_Prep01.dsf" --sdc-path "Final_Prep01.sdc" --lib-path "Final_Prep01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.165ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.254ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Final_Prep01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.306ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.848ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.849ms
API generation phase: Elapsed time ==> 3s.439ms
Dependency generation phase: Elapsed time ==> 0s.017ms
Cleanup phase: Elapsed time ==> 0s.001ms
