# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Project2_main_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture Structural of top_level
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/SRAM_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SRAM_Controller
# -- Compiling architecture arch of SRAM_Controller
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/reset_delay.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reset_Delay
# -- Compiling architecture Arch of Reset_Delay
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DE2_115
# -- Compiling architecture structural of DE2_115
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/clk_enabler.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_enabler
# -- Compiling architecture behv of clk_enabler
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity var_size_counter
# -- Compiling architecture arch of var_size_counter
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity univ_bin_counter
# -- Compiling architecture arch of univ_bin_counter
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM
# -- Compiling architecture SYN of rom
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/LCD_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCD_Controller
# -- Compiling architecture structural of LCD_Controller
# vcom -93 -work work {C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/statemachine.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity statemachine
# -- Compiling architecture struct of statemachine
# 
vcom -reportprogress 300 -work work C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/statemachine_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity statemachine_tb
# -- Compiling architecture bench of statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity statemachine
vsim work.statemachine_tb
# vsim work.statemachine_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.statemachine_tb(bench)
# Loading work.statemachine(struct)
add wave -position end  sim:/statemachine_tb/Clk
add wave -position end  sim:/statemachine_tb/reset
add wave -position end  sim:/statemachine_tb/countVal
add wave -position end  sim:/statemachine_tb/Keys
add wave -position end  sim:/statemachine_tb/stateOut
add wave -position end  sim:/statemachine_tb/statemachine_inst/stateVAR
add wave -position end  sim:/statemachine_tb/statemachine_inst/btn1
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 0  Instance: /statemachine_tb/statemachine_inst
run
run
run
vcom -work work -O0 C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/statemachine_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity statemachine_tb
# -- Compiling architecture bench of statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity statemachine
vcom -93 -work work -O0 C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity statemachine
# -- Compiling architecture struct of statemachine
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd(101): near "if": expecting ';'
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd(104): near "elsif": expecting END or WHEN
# ** Error: C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd(107): near "when": expecting END
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vcom -work work -O0 C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/statemachine_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity statemachine_tb
# -- Compiling architecture bench of statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity statemachine
vcom -93 -work work -O0 C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity statemachine
# -- Compiling architecture struct of statemachine
restart
# Loading work.statemachine_tb(bench)
# Loading work.statemachine(struct)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 0  Instance: /statemachine_tb/statemachine_inst
run
run
run
run
run
vcom -work work -O0 C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/statemachine_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity statemachine_tb
# -- Compiling architecture bench of statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity statemachine
vcom -93 -work work -O0 C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity statemachine
# -- Compiling architecture struct of statemachine
vcom -work work -O0 C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/statemachine_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity statemachine_tb
# -- Compiling architecture bench of statemachine_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity statemachine
vcom -93 -work work -O0 C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Statemachine.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity statemachine
# -- Compiling architecture struct of statemachine
restart
# Loading work.statemachine_tb(bench)
# Loading work.statemachine(struct)
# Warning in wave window restart: (vish-4014) No objects found matching '/statemachine_tb/statemachine_inst/btn1'. 
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 25 ns  Iteration: 0  Instance: /statemachine_tb/statemachine_inst
run
run
run
