Authors,Author(s) ID,Title,Year,Source tittle,Cited by,DOI,Country,Document Type,City,Access Type,aggregationType,EID
Smith J.,,Instruction-level distributed processing,2001,Computer,16,10.1109/2.917541,United States,Article,Yorktown Heights,0,Trade Journal,2-s2.0-0035311434
Codina J.,,A unified modulo scheduling and register allocation technique for clustered processors,2001,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",48,,Spain,Conference Paper,Barcelona,0,Conference Proceeding,2-s2.0-0035176849
Kailas K.,,CARS: A new code generation framework for clustered ILP processors,2001,IEEE High-Performance Computer Architecture Symposium Proceedings,82,,United States,Conference Paper,College Park,0,Conference Proceeding,2-s2.0-0034836754
Ron H.O.,,The future of wires,2001,Proceedings of the IEEE,1005,10.1109/5.920580,United States,Article,Palo Alto,0,Journal,2-s2.0-33646922057
Pechanek G.,,The ManArray™ embedded processor architecture,2000,Conference Proceedings of the EUROMICRO,32,10.1109/EURMIC.2000.874652,United States,Conference Paper,Chapel Hill,0,Conference Proceeding,2-s2.0-84889241806
Taur Y.,,CMOS scaling and issues in sub-0.25 μm systems,2000,Design of High-Performance Microprocessor Circuits,12,10.1109/9780470544365.ch2,United States,Chapter,Armonk,0,Book,2-s2.0-84876551598
Sánchez J.,,The effectiveness of loop unrolling for modulo scheduling in clustered VLIW architectures,2000,Proceedings of the International Conference on Parallel Processing,32,10.1109/ICPP.2000.876173,Spain,Conference Paper,Barcelona,0,Conference Proceeding,2-s2.0-84949503766
Sanchez J.,,Modulo scheduling for a fully-distributed clustered VLIW architecture,2000,Proceedings of the Annual International Symposium on Microarchitecture,39,10.1145/360128.360142,Spain,Conference Paper,Barcelona,0,Conference Proceeding,2-s2.0-0034459218
Fridman J.,,TigerSHARC DSP architecture,2000,IEEE Micro,80,10.1109/40.820055,United States,Article,Norwood,0,Journal,2-s2.0-0033888003
Faraboschi P.,,Lx: A technology platform for customizable VLIW embedded processing,2000,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",275,,United States,Conference Paper,Palo Alto,0,Conference Proceeding,2-s2.0-0033703885
Agarwal V.,,Clock rate versus IPC: The end of the road for conventional microarchitectures,2000,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",389,,United States,Conference Paper,Austin,0,Conference Proceeding,2-s2.0-0033717865
Fernandes M.M.,,Distributed modulo scheduling,1999,IEEE High-Performance Computer Architecture Symposium Proceedings,33,10.1109/hpca.1999.744349,United Kingdom,Conference Paper,Edinburgh,0,Conference Proceeding,2-s2.0-0032762257
Nystrom E.,,Effective cluster assignment for modulo scheduling,1998,Proceedings of the Annual International Symposium on Microarchitecture,70,,United States,Conference Paper,Raleigh,0,Conference Proceeding,2-s2.0-0032320834
Ozer E.,,Unified assign and schedule: A new approach to scheduling for clustered register file microarchitectures,1998,Proceedings of the Annual International Symposium on Microarchitecture,124,,United States,Conference Paper,Raleigh,0,Conference Proceeding,2-s2.0-0032308536
Sanchez F.,,Cache sensitive modulo scheduling,1997,Proceedings of the Annual International Symposium on Microarchitecture,21,,Spain,Conference Paper,Barcelona,0,Conference Proceeding,2-s2.0-0031333911
Matzke D.,,Will physical scalability sabotage performance gains?,1997,Computer,138,10.1109/2.612245,United States;United States;United States;United States,Article,;Madison;Dallas;New York,0,Trade Journal,2-s2.0-0031232922
Ding C.,,Modulo scheduling with cache reuse information,1997,Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),7,10.1007/bfb0002856,United States,Conference Paper,Houston,0,Book Series,2-s2.0-21744449112
Llosa J.,,Swing modulo scheduling: a lifetime-sensitive approach,1996,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",100,,Spain,Conference Paper,Barcelona,0,Conference Proceeding,2-s2.0-0029728670
Eichenberger A.,,Stage scheduling: a technique to reduce the register requirements of a modulo schedule,1995,Proceedings of the Annual International Symposium on Microarchitecture,46,,United States,Conference Paper,Ann Arbor,0,Conference Proceeding,2-s2.0-0029487619
Karypis G.,,Analysis of multilevel graph partitioning,1995,Proceedings of the ACM/IEEE Supercomputing Conference,81,,United States,Conference Paper,Minneapolis,0,Conference Proceeding,2-s2.0-0029430699
Eichenberger A.E.,,Optimum modulo schedules for minimum register requirements,1995,Proceedings of the International Conference on Supercomputing,33,10.1145/224538.224542,United States,Conference Paper,Ann Arbor,0,Conference Proceeding,2-s2.0-0029205679
Mehlhorn K.,,LEDA: A Platform for Combinatorial and Geometric Computing,1995,Communications of the ACM,207,10.1145/204865.204889,United States,Article,,0,Journal,2-s2.0-0029184961
Govindarajan R.,,Minimizing register requirements under resource-constrained rate-optimal software pipelining,1994,Professional Engineering,54,,Canada,Article,St John's,0,Trade Journal,2-s2.0-0028768026
Rau B.,,Iterative modulo scheduling: an algorithm for software pipelining loops,1994,Professional Engineering,352,,United States,Article,Palo Alto,0,Trade Journal,2-s2.0-0028768013
Wang J.,,Decomposed software pipelining: A new approach to exploit instruction level parallelism for loop programs,1993,IFIP Transactions A: Computer Science and Technology,8,,France,Book,Le Chesnay,0,Book,2-s2.0-0027763666
Huff R.,,Lifetime-sensitive modulo scheduling,1993,,149,,United States,Conference Paper,Ithaca,0,Conference Proceeding,2-s2.0-0027870809
Capitanio A.,,Partitioned register files for VLIWs. A preliminary analysis of tradeoffs,1992,Proceedings of the 25th Annual International Symposium on Microarchitecture,99,,Italy,Conference Paper,Padua,0,Conference Proceeding,2-s2.0-0026993183
Jain S.,,Circular Scheduling: A New Technique to Perform Software Pipelining,1991,ACM SIGPLAN Notices,38,10.1145/113446.113464,United States,Article,Mountain View,0,Journal,2-s2.0-84976816559
Lam M.,,Software pipelining: An effective scheduling technique for VLIW machines,1988,Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI),506,10.1145/53990.54022,United States,Conference Paper,Pittsburgh,0,Conference Proceeding,2-s2.0-0042650298
Fiduccia C.,,A linear-time heuristic for improving network partitions,1982,Proceedings - Design Automation Conference,1322,10.1109/DAC.1982.1585498,United States,Conference Paper,Niskayuna,0,Conference Proceeding,2-s2.0-85046457769
Kernighan B.,,An Efficient Heuristic Procedure for Partitioning Graphs,1970,Bell System Technical Journal,3149,10.1002/j.1538-7305.1970.tb01770.x,,Article,,0,Journal,2-s2.0-84990479742
