/* $NoKeywords:$ */
/**
 * @file
 *
 * Base Fabric Pstates Lib implementation for UNB
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      AGESA
 * @e sub-project:  Fabric
 * @e \$Revision$   @e \$Date$
 *
 */
/*
 ******************************************************************************
 *
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
 ******************************************************************************
 */


/*----------------------------------------------------------------------------------------
 *                             M O D U L E S    U S E D
 *----------------------------------------------------------------------------------------
 */
#include "Porting.h"
#include "AMD.h"
#include "Filecode.h"
#include "FabricPstatesUnbLib.h"
#include "Library/AmdBaseLib.h"
#include "Library/FabricPstatesLib.h"
#include "Library/AmdHeapLib.h"
#include <Library/PciLib.h>
#include "Ppi/FabricPstateServicesPpi.h"

#define FILECODE LIBRARY_FABRICPSTATESUNBLIB_FABRICPSTATESUNBLIB_FILECODE

/*----------------------------------------------------------------------------------------
 *                   D E F I N I T I O N S    A N D    M A C R O S
 *----------------------------------------------------------------------------------------
 */

#define NB_PS_HIGH 0
#define NB_PS_LOW  1

/*----------------------------------------------------------------------------------------
 *                  T Y P E D E F S     A N D     S T R U C T U R E S
 *----------------------------------------------------------------------------------------
 */

/*----------------------------------------------------------------------------------------
 *           P R O T O T Y P E S     O F     L O C A L     F U N C T I O N S
 *----------------------------------------------------------------------------------------
 */
VOID
UnbTransitionToNbLow (
  IN       AMD_CONFIG_PARAMS  *StdHeader
  );

VOID
UnbTransitionToNbHigh (
  IN       AMD_CONFIG_PARAMS  *StdHeader
  );

VOID
WaitForNbTransitionToComplete (
  IN       UINT8              NbPsHiOrLow,
  IN       AMD_CONFIG_PARAMS  *StdHeader
  );

/*----------------------------------------------------------------------------------------
 *                          E X P O R T E D    F U N C T I O N S
 *----------------------------------------------------------------------------------------
 */

BOOLEAN
FabricPstatesAreAllSocketsInAUnifiedDomain (
  VOID
  )
{
  return FALSE;
}

BOOLEAN
FabricPstatesAreAllDieOnSocketInAUnifiedDomain (
  IN       UINTN  Socket
  )
{
  return FALSE;
}

BOOLEAN
FabricPstatesIsSwitchingEnabledOnDie (
  IN       UINTN  Socket,
  IN       UINTN  Die
  )
{
  UINTN                  PciAddress;
  NB_PSTATE_STS_REGISTER NbPstateSts;

  PciAddress = NB_PSTATE_STATUS_PCI_ADDR;
  *((UINT32 *) &NbPstateSts) = PciRead32 (PciAddress);
  if (NbPstateSts.NbPstateDis == 1) {
    return FALSE;
  } else {
    return TRUE;
  }
}

UINTN
FabricPstatesGetNumberOfPstatesOnDie (
  IN       UINTN  Socket,
  IN       UINTN  Die
  )
{
  UINTN                   PciAddress;
  NB_PSTATE_CTRL_REGISTER NbPstateCtrl;

  PciAddress = NB_PSTATE_CTRL_PCI_ADDR;
  *((UINT32 *) &NbPstateCtrl) = PciRead32 (PciAddress);
  return (NbPstateCtrl.NbPstateMaxVal + 1);
}

VOID
FabricPstatesGetPstateInfo (
  IN       UINTN               Socket,
  IN       UINTN               Die,
  IN       UINTN               Pstate,
     OUT   FABRIC_PSTATE_INFO  *Info
  )
{
  UINT32             Vid;
  UINTN              PciAddress;
  NB_PSTATE_REGISTER NbPstate;

  PciAddress = NB_PSTATE_0_PCI_ADDR + Pstate * 4;
  *((UINT32 *) &NbPstate) = PciRead32 (PciAddress);

  Vid = GetF15CzNbVid (&NbPstate);

  // COF = (100 * (Fid + 4) / (2 ^ Did));
  Info->Frequency = 100 * (NbPstate.NbFid_5_0 + 4) / (1 << NbPstate.NbDid);
  // Voltage in uV (1mV = 1000uV)
  Info->Voltage = ConvertVidInuV (Vid);
  // Power in mW
  Info->Power = Info->Voltage * NbPstate.NbIddValue;
  switch (NbPstate.NbIddDiv) {
  case 0:
    Info->Power = Info->Power / 1000L;
    break;
  case 1:
    Info->Power = Info->Power / 10000L;
    break;
  case 2:
    Info->Power = Info->Power / 100000L;
    break;
  default:
    // IddDiv is set to an undefined value.  This is due to either a misfused CPU, or
    // an invalid P-state MSR write.
    Info->Power = 0;
    break;
  }
  // AssociatedMstate
  Info->AssociatedMstate = NbPstate.MemPstate;
}

BOOLEAN
FabricPstatesForcePstateOnDie (
  IN       UINTN  Socket,
  IN       UINTN  Die,
  IN       UINTN  Pstate
  )
{
  UINT32                   PciData;
  BOOLEAN                  SmuCfgLock;
  UINTN                    PciAddress;
  LOCATE_HEAP_PTR          LocateHeap;
  ALLOCATE_HEAP_PARAMS     AllocateHeap;
  SAVE_NB_PSTATE_CTRL_REG *SaveNbPstateCtrlReg;
  NB_PSTATE_CTRL_REGISTER  NbPstateCtrl;
  NB_PSTATE_STS_REGISTER   NbPstateSts;

  if (Pstate == NB_HIGH) {
    IDS_HDT_CONSOLE (CPU_TRACE, "  Force Nb High on Socket%d Die%d\n", Socket, Die);
    UnbTransitionToNbHigh (NULL);
    return TRUE;
  }
  if (Pstate == NB_LOW) {
    IDS_HDT_CONSOLE (CPU_TRACE, "  Force Nb Low on Socket%d Die%d\n", Socket, Die);
    UnbTransitionToNbLow (NULL);
    return TRUE;
  }

  IDS_HDT_CONSOLE (CPU_TRACE, "  Force Pstate%d on Socket%d Die%d\n", Pstate, Socket, Die);

  // Get Heap
  LocateHeap.BufferHandle = AMD_FABRIC_PSTATE_LIB_HANDLE;
  if (HeapLocateBuffer (&LocateHeap, NULL) == AGESA_SUCCESS) {
    SaveNbPstateCtrlReg = (SAVE_NB_PSTATE_CTRL_REG *) LocateHeap.BufferPtr;
  } else {
    AllocateHeap.BufferHandle = AMD_FABRIC_PSTATE_LIB_HANDLE;
    AllocateHeap.RequestedBufferSize = sizeof (SAVE_NB_PSTATE_CTRL_REG);
    AllocateHeap.Persist = HEAP_BOOTTIME_SYSTEM_MEM;
    if (HeapAllocateBuffer (&AllocateHeap, NULL) != AGESA_SUCCESS) {
      return FALSE;
    }
    SaveNbPstateCtrlReg = (SAVE_NB_PSTATE_CTRL_REG *) AllocateHeap.BufferPtr;
    LibAmdMemFill (SaveNbPstateCtrlReg, 0, sizeof (SAVE_NB_PSTATE_CTRL_REG), NULL);
  }

  // Get NbPstateCtrl
  PciAddress = NB_PSTATE_CTRL_PCI_ADDR;
  *((UINT32 *) &NbPstateCtrl) = PciRead32 (PciAddress);
  if (SaveNbPstateCtrlReg->Valid == FALSE) {
    // Save Nb Pstate Ctrl Reg
    SaveNbPstateCtrlReg->NbPstateCtrl = NbPstateCtrl;
    SaveNbPstateCtrlReg->Valid = TRUE;
  }

  // Check SmuCfgLock and return FALSE if appropriate
  PciAddress = MAKE_SBDFO (0, 0, 0x18, FUNC_2, 0x1B4);
  PciData = PciRead32 (PciAddress);
  SmuCfgLock = (BOOLEAN) ((PciData >> 25) & 1);

  if ((Pstate != NbPstateCtrl.NbPstateHi) && (Pstate != NbPstateCtrl.NbPstateLo) && SmuCfgLock) {
    return FALSE;
  }

  // Force
  PciAddress = NB_PSTATE_STATUS_PCI_ADDR;
  *((UINT32 *) &NbPstateSts) = PciRead32 (PciAddress);

  if ((NbPstateSts.CurNbPstate != NbPstateCtrl.NbPstateHi) && (NbPstateSts.CurNbPstate != NbPstateCtrl.NbPstateLo)) {
    // Current NbPstate is neither NbPstateHi nor NbPstateLo
    // SwitchNbPstate first
    if (NbPstateSts.CurNbPstateLo == 1) {
      UnbTransitionToNbHigh (NULL);
    } else {
      UnbTransitionToNbLow (NULL);
    }
    // Update NbPstateSts
    PciAddress = NB_PSTATE_STATUS_PCI_ADDR;
    *((UINT32 *) &NbPstateSts) = PciRead32 (PciAddress);
  }

  PciAddress = NB_PSTATE_CTRL_PCI_ADDR;
  if (Pstate < NbPstateCtrl.NbPstateLo) {
    // Pstate > NbPstateLo
    // Modify NbPstateHi and switch to NbPstateHi
    if ((NbPstateSts.CurNbPstateLo == 0) && (NbPstateCtrl.NbPstateHi != Pstate)) {
      UnbTransitionToNbLow (NULL);
    }
    NbPstateCtrl.NbPstateHi = (UINT32)Pstate;
    PciWrite32 (PciAddress, *((UINT32 *) &NbPstateCtrl));

    UnbTransitionToNbHigh (NULL);
  } else {
    // Pstate >= NbPstateLo
    // Modify NbPstateLo and switch to NbPstateLo
    if ((NbPstateSts.CurNbPstateLo == 1) && (NbPstateCtrl.NbPstateLo != Pstate)) {
      UnbTransitionToNbHigh (NULL);
    }
    NbPstateCtrl.NbPstateLo = (UINT32)Pstate;
    PciWrite32 (PciAddress, *((UINT32 *) &NbPstateCtrl));
    UnbTransitionToNbLow (NULL);
  }
  return TRUE;
}

VOID
FabricPstatesReleaseForceOnDie (
  IN       UINTN  Socket,
  IN       UINTN  Die
  )
{
  UINTN                    PciAddress;
  LOCATE_HEAP_PTR          LocateHeap;
  SAVE_NB_PSTATE_CTRL_REG *SaveNbPstateCtrlReg;
  NB_PSTATE_CTRL_REGISTER  NbPstateCtrl;

  IDS_HDT_CONSOLE (CPU_TRACE, "  Pstates release force\n");

  LocateHeap.BufferHandle = AMD_FABRIC_PSTATE_LIB_HANDLE;
  if (HeapLocateBuffer (&LocateHeap, NULL) == AGESA_SUCCESS) {
    SaveNbPstateCtrlReg = (SAVE_NB_PSTATE_CTRL_REG *) LocateHeap.BufferPtr;
    if (SaveNbPstateCtrlReg->Valid) {
      PciAddress = NB_PSTATE_CTRL_PCI_ADDR;
      *((UINT32 *) &NbPstateCtrl) = PciRead32 (PciAddress);
      NbPstateCtrl = SaveNbPstateCtrlReg->NbPstateCtrl;
      PciWrite32 (PciAddress, *((UINT32 *) &NbPstateCtrl));
    }
  }
  return;
}

UINTN
FabricPstatesGetCurrentPstateOnDie (
  IN       UINTN  Socket,
  IN       UINTN  Die
  )
{
  UINTN                    PciAddress;
  NB_PSTATE_STS_REGISTER   NbPstateSts;

  PciAddress = NB_PSTATE_STATUS_PCI_ADDR;
  *((UINT32 *) &NbPstateSts) = PciRead32 (PciAddress);
  return NbPstateSts.CurNbPstate;
}

/*----------------------------------------------------------------------------------------
 *                          L O C A L    F U N C T I O N S
 *----------------------------------------------------------------------------------------
 */
VOID
UnbTransitionToNbLow (
  IN       AMD_CONFIG_PARAMS  *StdHeader
  )
{
  UINTN                     PciAddress;
  NB_PSTATE_CTRL_REGISTER   NbPsCtrl;

  IDS_HDT_CONSOLE (CPU_TRACE, "  TransitionToNbLow\n");

  // Write 0 to D18F5x170[SwNbPstateLoDis, NbPstateDisOnP0, NbPstateThreshold].
  PciAddress = NB_PSTATE_CTRL_PCI_ADDR;
  *((UINT32 *) &NbPsCtrl) = PciRead32 (PciAddress);
  NbPsCtrl.SwNbPstateLoDis = 0;
  NbPsCtrl.NbPstateDisOnP0 = 0;
  NbPsCtrl.NbPstateThreshold = 0;
  PciWrite32 (PciAddress, *((UINT32 *) &NbPsCtrl));

  // Wait for D18F5x174[CurNbPstateLo] = 1
  WaitForNbTransitionToComplete (NB_PS_LOW, StdHeader);
}


/*---------------------------------------------------------------------------------------*/
/**
 * Transition to the high NB P-state.
 *
 *
 * @param[in]  StdHeader          Config handle for library and services.
 *
 */
VOID
UnbTransitionToNbHigh (
  IN       AMD_CONFIG_PARAMS  *StdHeader
  )
{
  UINTN                     PciAddress;
  NB_PSTATE_CTRL_REGISTER   NbPsCtrl;

  IDS_HDT_CONSOLE (CPU_TRACE, "  TransitionToNbHigh\n");

  // Set D18F5x170[SwNbPstateLoDis] = 1.
  PciAddress = NB_PSTATE_CTRL_PCI_ADDR;
  *((UINT32 *) &NbPsCtrl) = PciRead32 (PciAddress);
  NbPsCtrl.SwNbPstateLoDis = 1;
  PciWrite32 (PciAddress, *((UINT32 *) &NbPsCtrl));

  // Wait for D18F5x174[CurNbPstateLo] = 0
  WaitForNbTransitionToComplete (NB_PS_HIGH, StdHeader);
}

/*---------------------------------------------------------------------------------------*/
/**
 * Wait for CurNbPstateLo to match requirment
 *
 *
 * @param[in]  NbPsHiOrLow        Switch to Nb Pstate High or Nb Low
 * @param[in]  StdHeader          Config handle for library and services.
 *
 */
VOID
WaitForNbTransitionToComplete (
  IN       UINT8              NbPsHiOrLow,
  IN       AMD_CONFIG_PARAMS  *StdHeader
  )
{
  UINTN                    PciAddress;
  NB_PSTATE_STS_REGISTER   NbPsSts;

  IDS_HDT_CONSOLE (CPU_TRACE, "  WaitForNbTransitionToComplete\n");

  PciAddress = NB_PSTATE_STATUS_PCI_ADDR;
  do {
    *((UINT32 *) &NbPsSts) = PciRead32 (PciAddress);
  } while (((UINT8) NbPsSts.CurNbPstateLo != NbPsHiOrLow) || (NbPsSts.Reserved == 1));
}

