# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do GravSim_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:19:05 on Apr 19,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/FPU.v 
# -- Compiling module FPinvsqrt
# -- Compiling module FPmult
# -- Compiling module FPadd
# -- Compiling module fp2int
# 
# Top level modules:
# 	FPinvsqrt
# 	fp2int
# End time: 07:19:05 on Apr 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# vlog -sv -work nios_system +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules {C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:19:05 on Apr 19,2018
# vlog -reportprogress 300 -sv -work nios_system "+incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules" C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv 
# -- Compiling module avalon_interface
# ** Error: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv(158): (vlog-2730) Undefined variable: 'FSM_we'.
# ** Error: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv(160): (vlog-2730) Undefined variable: 'FSM_ADDR1'.
# ** Error: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv(160): (vlog-2730) Undefined variable: 'FSM_data1'.
# ** Error: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv(161): (vlog-2730) Undefined variable: 'FSM_ADDR2'.
# ** Error: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv(161): (vlog-2730) Undefined variable: 'FSM_data2'.
# ** Error: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv(162): (vlog-2730) Undefined variable: 'FSM_ADDR3'.
# ** Error: C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules/avalon_interface.sv(162): (vlog-2730) Undefined variable: 'FSM_data3'.
# End time: 07:19:06 on Apr 19,2018, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./GravSim_run_msim_rtl_systemverilog.do line 11
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work nios_system +incdir+C:/Users/anish/Documents/ECE_385/Final_Project/GravSim/SV/nios_system/synthesis/submodules {C:/Users/anish/Document..."
