// Seed: 645927508
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2
    , id_5,
    input supply1 id_3
);
  wire id_6 = id_5;
  wor  id_7;
  always @(1);
  assign id_7 = 1;
endmodule
macromodule module_1 (
    output tri0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8,
    input tri id_9,
    input supply0 id_10
);
  wire id_12;
  module_0(
      id_10, id_4, id_8, id_5
  );
endmodule
