# do MI-CircuitosDigitais-Problema-3.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:52 on Feb 10,2024
# vlog -work work MI-CircuitosDigitais-Problema-3.vo 
# -- Compiling module modulo_contador_sync_7_bits_ascendente_descendente
# 
# Top level modules:
# 	modulo_contador_sync_7_bits_ascendente_descendente
# End time: 14:14:52 on Feb 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:52 on Feb 10,2024
# vlog -work work Waveform36.vwf.vt 
# -- Compiling module modulo_contador_sync_7_bits_ascendente_descendente_vlg_vec_tst
# 
# Top level modules:
# 	modulo_contador_sync_7_bits_ascendente_descendente_vlg_vec_tst
# End time: 14:14:52 on Feb 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.modulo_contador_sync_7_bits_ascendente_descendente_vlg_vec_tst 
# Start time: 14:14:52 on Feb 10,2024
# Loading work.modulo_contador_sync_7_bits_ascendente_descendente_vlg_vec_tst
# Loading work.modulo_contador_sync_7_bits_ascendente_descendente
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform36.vwf.vt(52)
#    Time: 1 us  Iteration: 0  Instance: /modulo_contador_sync_7_bits_ascendente_descendente_vlg_vec_tst
# End time: 14:14:52 on Feb 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
