# UART-Controller-Verilog
This project implements a UART controller in Verilog with transmit, receive, and FIFO logic. The design was tested using simulation and waveform analysis.
