Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri May 12 16:13:44 2023
| Host         : insa-10227 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file RegBank_unit_control_sets_placed.rpt
| Design       : RegBank_unit
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           16 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             256 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | register_bank[7]  | p_0_in           |                3 |             16 |
|  CLK_IBUF_BUFG | register_bank[12] | p_0_in           |                3 |             16 |
|  CLK_IBUF_BUFG | register_bank[10] | p_0_in           |                1 |             16 |
|  CLK_IBUF_BUFG | register_bank[11] | p_0_in           |                6 |             16 |
|  CLK_IBUF_BUFG | register_bank[14] | p_0_in           |                3 |             16 |
|  CLK_IBUF_BUFG | register_bank[2]  | p_0_in           |                2 |             16 |
|  CLK_IBUF_BUFG | register_bank[6]  | p_0_in           |                1 |             16 |
|  CLK_IBUF_BUFG | register_bank[13] | p_0_in           |                5 |             16 |
|  CLK_IBUF_BUFG | register_bank[0]  | p_0_in           |                1 |             16 |
|  CLK_IBUF_BUFG | register_bank[9]  | p_0_in           |                7 |             16 |
|  CLK_IBUF_BUFG | register_bank[3]  | p_0_in           |                1 |             16 |
|  CLK_IBUF_BUFG | register_bank[4]  | p_0_in           |                2 |             16 |
|  CLK_IBUF_BUFG | register_bank[5]  | p_0_in           |                3 |             16 |
|  CLK_IBUF_BUFG | register_bank[8]  | p_0_in           |                7 |             16 |
|  CLK_IBUF_BUFG | register_bank[15] | p_0_in           |                3 |             16 |
|  CLK_IBUF_BUFG | register_bank[1]  | p_0_in           |                2 |             16 |
+----------------+-------------------+------------------+------------------+----------------+


