// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.910920,HLS_SYN_LAT=1652,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=18595,HLS_SYN_LUT=31388,HLS_VERSION=2023_1}" *)

module fft32 (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY
);

parameter    ap_ST_fsm_state1 = 273'd1;
parameter    ap_ST_fsm_state2 = 273'd2;
parameter    ap_ST_fsm_state3 = 273'd4;
parameter    ap_ST_fsm_state4 = 273'd8;
parameter    ap_ST_fsm_state5 = 273'd16;
parameter    ap_ST_fsm_state6 = 273'd32;
parameter    ap_ST_fsm_state7 = 273'd64;
parameter    ap_ST_fsm_state8 = 273'd128;
parameter    ap_ST_fsm_state9 = 273'd256;
parameter    ap_ST_fsm_state10 = 273'd512;
parameter    ap_ST_fsm_state11 = 273'd1024;
parameter    ap_ST_fsm_state12 = 273'd2048;
parameter    ap_ST_fsm_state13 = 273'd4096;
parameter    ap_ST_fsm_state14 = 273'd8192;
parameter    ap_ST_fsm_state15 = 273'd16384;
parameter    ap_ST_fsm_state16 = 273'd32768;
parameter    ap_ST_fsm_state17 = 273'd65536;
parameter    ap_ST_fsm_state18 = 273'd131072;
parameter    ap_ST_fsm_state19 = 273'd262144;
parameter    ap_ST_fsm_state20 = 273'd524288;
parameter    ap_ST_fsm_state21 = 273'd1048576;
parameter    ap_ST_fsm_state22 = 273'd2097152;
parameter    ap_ST_fsm_state23 = 273'd4194304;
parameter    ap_ST_fsm_state24 = 273'd8388608;
parameter    ap_ST_fsm_state25 = 273'd16777216;
parameter    ap_ST_fsm_state26 = 273'd33554432;
parameter    ap_ST_fsm_state27 = 273'd67108864;
parameter    ap_ST_fsm_state28 = 273'd134217728;
parameter    ap_ST_fsm_state29 = 273'd268435456;
parameter    ap_ST_fsm_state30 = 273'd536870912;
parameter    ap_ST_fsm_state31 = 273'd1073741824;
parameter    ap_ST_fsm_state32 = 273'd2147483648;
parameter    ap_ST_fsm_state33 = 273'd4294967296;
parameter    ap_ST_fsm_state34 = 273'd8589934592;
parameter    ap_ST_fsm_state35 = 273'd17179869184;
parameter    ap_ST_fsm_state36 = 273'd34359738368;
parameter    ap_ST_fsm_state37 = 273'd68719476736;
parameter    ap_ST_fsm_state38 = 273'd137438953472;
parameter    ap_ST_fsm_state39 = 273'd274877906944;
parameter    ap_ST_fsm_state40 = 273'd549755813888;
parameter    ap_ST_fsm_state41 = 273'd1099511627776;
parameter    ap_ST_fsm_state42 = 273'd2199023255552;
parameter    ap_ST_fsm_state43 = 273'd4398046511104;
parameter    ap_ST_fsm_state44 = 273'd8796093022208;
parameter    ap_ST_fsm_state45 = 273'd17592186044416;
parameter    ap_ST_fsm_state46 = 273'd35184372088832;
parameter    ap_ST_fsm_state47 = 273'd70368744177664;
parameter    ap_ST_fsm_state48 = 273'd140737488355328;
parameter    ap_ST_fsm_state49 = 273'd281474976710656;
parameter    ap_ST_fsm_state50 = 273'd562949953421312;
parameter    ap_ST_fsm_state51 = 273'd1125899906842624;
parameter    ap_ST_fsm_state52 = 273'd2251799813685248;
parameter    ap_ST_fsm_state53 = 273'd4503599627370496;
parameter    ap_ST_fsm_state54 = 273'd9007199254740992;
parameter    ap_ST_fsm_state55 = 273'd18014398509481984;
parameter    ap_ST_fsm_state56 = 273'd36028797018963968;
parameter    ap_ST_fsm_state57 = 273'd72057594037927936;
parameter    ap_ST_fsm_state58 = 273'd144115188075855872;
parameter    ap_ST_fsm_state59 = 273'd288230376151711744;
parameter    ap_ST_fsm_state60 = 273'd576460752303423488;
parameter    ap_ST_fsm_state61 = 273'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 273'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 273'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 273'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 273'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 273'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 273'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 273'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 273'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 273'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 273'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 273'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 273'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 273'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 273'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 273'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 273'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 273'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 273'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 273'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 273'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 273'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 273'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 273'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 273'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 273'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 273'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 273'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 273'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 273'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 273'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 273'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 273'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 273'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 273'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 273'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 273'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 273'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 273'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 273'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 273'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 273'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 273'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 273'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 273'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 273'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 273'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 273'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 273'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 273'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 273'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 273'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 273'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 273'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 273'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 273'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 273'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 273'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 273'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 273'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 273'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 273'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 273'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 273'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 273'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 273'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 273'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 273'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 273'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 273'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 273'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 273'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 273'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 273'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 273'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 273'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 273'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 273'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 273'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 273'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 273'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 273'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 273'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 273'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 273'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 273'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 273'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 273'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 273'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 273'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 273'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 273'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 273'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 273'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 273'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 273'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 273'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 273'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 273'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 273'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 273'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 273'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 273'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 273'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 273'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 273'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 273'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 273'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 273'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 273'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 273'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 273'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 273'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 273'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 273'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 273'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 273'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 273'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 273'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 273'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 273'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 273'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 273'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 273'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 273'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 273'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 273'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 273'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 273'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 273'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 273'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 273'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 273'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 273'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 273'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 273'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state197 = 273'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state198 = 273'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state199 = 273'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state200 = 273'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state201 = 273'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state202 = 273'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state203 = 273'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state204 = 273'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state205 = 273'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state206 = 273'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state207 = 273'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state208 = 273'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state209 = 273'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state210 = 273'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state211 = 273'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state212 = 273'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state213 = 273'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state214 = 273'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state215 = 273'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state216 = 273'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state217 = 273'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state218 = 273'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state219 = 273'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state220 = 273'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state221 = 273'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state222 = 273'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state223 = 273'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state224 = 273'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state225 = 273'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state226 = 273'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state227 = 273'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state228 = 273'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state229 = 273'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state230 = 273'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    ap_ST_fsm_state231 = 273'd1725436586697640946858688965569256363112777243042596638790631055949824;
parameter    ap_ST_fsm_state232 = 273'd3450873173395281893717377931138512726225554486085193277581262111899648;
parameter    ap_ST_fsm_state233 = 273'd6901746346790563787434755862277025452451108972170386555162524223799296;
parameter    ap_ST_fsm_state234 = 273'd13803492693581127574869511724554050904902217944340773110325048447598592;
parameter    ap_ST_fsm_state235 = 273'd27606985387162255149739023449108101809804435888681546220650096895197184;
parameter    ap_ST_fsm_state236 = 273'd55213970774324510299478046898216203619608871777363092441300193790394368;
parameter    ap_ST_fsm_state237 = 273'd110427941548649020598956093796432407239217743554726184882600387580788736;
parameter    ap_ST_fsm_state238 = 273'd220855883097298041197912187592864814478435487109452369765200775161577472;
parameter    ap_ST_fsm_state239 = 273'd441711766194596082395824375185729628956870974218904739530401550323154944;
parameter    ap_ST_fsm_state240 = 273'd883423532389192164791648750371459257913741948437809479060803100646309888;
parameter    ap_ST_fsm_state241 = 273'd1766847064778384329583297500742918515827483896875618958121606201292619776;
parameter    ap_ST_fsm_state242 = 273'd3533694129556768659166595001485837031654967793751237916243212402585239552;
parameter    ap_ST_fsm_state243 = 273'd7067388259113537318333190002971674063309935587502475832486424805170479104;
parameter    ap_ST_fsm_state244 = 273'd14134776518227074636666380005943348126619871175004951664972849610340958208;
parameter    ap_ST_fsm_state245 = 273'd28269553036454149273332760011886696253239742350009903329945699220681916416;
parameter    ap_ST_fsm_state246 = 273'd56539106072908298546665520023773392506479484700019806659891398441363832832;
parameter    ap_ST_fsm_state247 = 273'd113078212145816597093331040047546785012958969400039613319782796882727665664;
parameter    ap_ST_fsm_state248 = 273'd226156424291633194186662080095093570025917938800079226639565593765455331328;
parameter    ap_ST_fsm_state249 = 273'd452312848583266388373324160190187140051835877600158453279131187530910662656;
parameter    ap_ST_fsm_state250 = 273'd904625697166532776746648320380374280103671755200316906558262375061821325312;
parameter    ap_ST_fsm_state251 = 273'd1809251394333065553493296640760748560207343510400633813116524750123642650624;
parameter    ap_ST_fsm_state252 = 273'd3618502788666131106986593281521497120414687020801267626233049500247285301248;
parameter    ap_ST_fsm_state253 = 273'd7237005577332262213973186563042994240829374041602535252466099000494570602496;
parameter    ap_ST_fsm_state254 = 273'd14474011154664524427946373126085988481658748083205070504932198000989141204992;
parameter    ap_ST_fsm_state255 = 273'd28948022309329048855892746252171976963317496166410141009864396001978282409984;
parameter    ap_ST_fsm_state256 = 273'd57896044618658097711785492504343953926634992332820282019728792003956564819968;
parameter    ap_ST_fsm_state257 = 273'd115792089237316195423570985008687907853269984665640564039457584007913129639936;
parameter    ap_ST_fsm_state258 = 273'd231584178474632390847141970017375815706539969331281128078915168015826259279872;
parameter    ap_ST_fsm_state259 = 273'd463168356949264781694283940034751631413079938662562256157830336031652518559744;
parameter    ap_ST_fsm_state260 = 273'd926336713898529563388567880069503262826159877325124512315660672063305037119488;
parameter    ap_ST_fsm_state261 = 273'd1852673427797059126777135760139006525652319754650249024631321344126610074238976;
parameter    ap_ST_fsm_state262 = 273'd3705346855594118253554271520278013051304639509300498049262642688253220148477952;
parameter    ap_ST_fsm_state263 = 273'd7410693711188236507108543040556026102609279018600996098525285376506440296955904;
parameter    ap_ST_fsm_state264 = 273'd14821387422376473014217086081112052205218558037201992197050570753012880593911808;
parameter    ap_ST_fsm_state265 = 273'd29642774844752946028434172162224104410437116074403984394101141506025761187823616;
parameter    ap_ST_fsm_state266 = 273'd59285549689505892056868344324448208820874232148807968788202283012051522375647232;
parameter    ap_ST_fsm_state267 = 273'd118571099379011784113736688648896417641748464297615937576404566024103044751294464;
parameter    ap_ST_fsm_state268 = 273'd237142198758023568227473377297792835283496928595231875152809132048206089502588928;
parameter    ap_ST_fsm_state269 = 273'd474284397516047136454946754595585670566993857190463750305618264096412179005177856;
parameter    ap_ST_fsm_state270 = 273'd948568795032094272909893509191171341133987714380927500611236528192824358010355712;
parameter    ap_ST_fsm_state271 = 273'd1897137590064188545819787018382342682267975428761855001222473056385648716020711424;
parameter    ap_ST_fsm_state272 = 273'd3794275180128377091639574036764685364535950857523710002444946112771297432041422848;
parameter    ap_ST_fsm_state273 = 273'd7588550360256754183279148073529370729071901715047420004889892225542594864082845696;

input   ap_clk;
input   ap_rst_n;
input  [47:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
output  [47:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;

 reg    ap_rst_n_inv;
wire   [63:0] grp_fu_1813_p1;
reg   [63:0] reg_2010;
(* fsm_encoding = "none" *) reg   [272:0] ap_CS_fsm;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state109;
wire    ap_CS_fsm_state136;
wire    ap_CS_fsm_state170;
wire    ap_CS_fsm_state204;
wire    ap_CS_fsm_state238;
wire   [63:0] grp_fu_1804_p2;
reg   [63:0] reg_2015;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state116;
wire    ap_CS_fsm_state123;
wire    ap_CS_fsm_state143;
wire    ap_CS_fsm_state150;
wire    ap_CS_fsm_state157;
wire    ap_CS_fsm_state177;
wire    ap_CS_fsm_state184;
wire    ap_CS_fsm_state191;
wire    ap_CS_fsm_state211;
wire    ap_CS_fsm_state218;
wire    ap_CS_fsm_state225;
wire    ap_CS_fsm_state245;
wire    ap_CS_fsm_state252;
wire    ap_CS_fsm_state259;
wire   [1:0] trunc_ln120_fu_2738_p1;
reg   [1:0] trunc_ln120_reg_10884;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln118_fu_2732_p2;
wire   [31:0] zext_ln120_1_fu_2742_p1;
reg   [15:0] w_real_3_1_load_reg_10944;
reg   [15:0] w_real_3_2_load_reg_10949;
reg   [15:0] w_real_3_3_load_reg_10954;
reg   [15:0] w_imag_3_1_load_reg_10959;
reg   [15:0] w_imag_3_2_load_reg_10964;
reg   [15:0] w_imag_3_3_load_reg_10969;
wire  signed [27:0] sext_ln10_fu_2758_p1;
wire  signed [27:0] sext_ln10_2_fu_2765_p1;
wire  signed [27:0] sext_ln10_3_fu_2769_p1;
wire   [27:0] mul_ln10_fu_2772_p2;
reg  signed [27:0] mul_ln10_reg_10990;
wire   [27:0] mul_ln11_fu_2778_p2;
reg  signed [27:0] mul_ln11_reg_10995;
wire  signed [27:0] sext_ln10_4_fu_2784_p1;
wire  signed [27:0] sext_ln10_6_fu_2791_p1;
wire  signed [27:0] sext_ln10_7_fu_2795_p1;
wire   [27:0] mul_ln10_2_fu_2798_p2;
reg  signed [27:0] mul_ln10_2_reg_11016;
wire   [27:0] mul_ln11_2_fu_2804_p2;
reg  signed [27:0] mul_ln11_2_reg_11021;
wire  signed [27:0] sext_ln10_8_fu_2810_p1;
wire  signed [27:0] sext_ln10_10_fu_2817_p1;
wire  signed [27:0] sext_ln10_11_fu_2821_p1;
wire   [27:0] mul_ln10_4_fu_2824_p2;
reg  signed [27:0] mul_ln10_4_reg_11042;
wire   [27:0] mul_ln11_4_fu_2830_p2;
reg  signed [27:0] mul_ln11_4_reg_11047;
wire   [63:0] bitcast_ln724_fu_2836_p1;
reg   [63:0] bitcast_ln724_reg_11052;
wire    ap_CS_fsm_state36;
wire   [53:0] select_ln120_fu_2888_p3;
reg   [53:0] select_ln120_reg_11057;
wire   [0:0] icmp_ln120_fu_2896_p2;
reg   [0:0] icmp_ln120_reg_11062;
wire   [0:0] icmp_ln120_1_fu_2908_p2;
reg   [0:0] icmp_ln120_1_reg_11069;
wire  signed [11:0] select_ln120_1_fu_2926_p3;
reg  signed [11:0] select_ln120_1_reg_11074;
wire   [0:0] icmp_ln120_2_fu_2934_p2;
reg   [0:0] icmp_ln120_2_reg_11080;
wire   [15:0] angle_fu_2940_p1;
reg   [15:0] angle_reg_11086;
wire   [0:0] icmp_ln120_4_fu_2954_p2;
reg   [0:0] icmp_ln120_4_reg_11092;
wire   [15:0] angle_8_fu_3059_p3;
reg   [15:0] angle_8_reg_11097;
wire    ap_CS_fsm_state37;
wire   [15:0] ar0_fu_3223_p2;
reg   [15:0] ar0_reg_11102;
wire    ap_CS_fsm_state42;
wire   [15:0] ar1_fu_3228_p2;
reg   [15:0] ar1_reg_11107;
wire   [15:0] cr0_fu_3233_p2;
reg   [15:0] cr0_reg_11113;
wire   [15:0] ci0_fu_3239_p2;
reg   [15:0] ci0_reg_11118;
wire   [15:0] cr1_fu_3245_p2;
reg   [15:0] cr1_reg_11124;
wire   [15:0] ci1_fu_3251_p2;
reg   [15:0] ci1_reg_11130;
wire   [15:0] ai0_1_fu_3257_p2;
reg   [15:0] ai0_1_reg_11136;
wire   [15:0] ai1_1_fu_3262_p2;
reg   [15:0] ai1_1_reg_11142;
wire   [15:0] stage2_real_61_fu_3267_p2;
reg   [15:0] stage2_real_61_reg_11148;
wire   [1:0] trunc_ln120_6_fu_3287_p1;
reg   [1:0] trunc_ln120_6_reg_11157;
wire    ap_CS_fsm_state43;
wire   [0:0] icmp_ln118_1_fu_3281_p2;
wire   [31:0] zext_ln120_5_fu_3291_p1;
reg   [15:0] w_real_3_4_load_reg_11217;
reg   [15:0] w_real_3_5_load_reg_11222;
reg   [15:0] w_real_3_6_load_reg_11227;
reg   [15:0] w_imag_3_4_load_reg_11232;
reg   [15:0] w_imag_3_5_load_reg_11237;
reg   [15:0] w_imag_3_6_load_reg_11242;
wire   [15:0] a_real_8_fu_3307_p2;
reg   [15:0] a_real_8_reg_11247;
wire   [15:0] a_imag_8_fu_3311_p2;
reg   [15:0] a_imag_8_reg_11253;
wire  signed [27:0] sext_ln10_12_fu_3315_p1;
wire  signed [27:0] sext_ln10_14_fu_3322_p1;
wire  signed [27:0] sext_ln10_15_fu_3326_p1;
wire   [27:0] mul_ln10_6_fu_3329_p2;
reg  signed [27:0] mul_ln10_6_reg_11275;
wire   [27:0] mul_ln11_6_fu_3335_p2;
reg  signed [27:0] mul_ln11_6_reg_11280;
wire  signed [27:0] sext_ln10_16_fu_3341_p1;
wire  signed [27:0] sext_ln10_18_fu_3348_p1;
wire  signed [27:0] sext_ln10_19_fu_3352_p1;
wire   [27:0] mul_ln10_8_fu_3355_p2;
reg  signed [27:0] mul_ln10_8_reg_11301;
wire   [27:0] mul_ln11_8_fu_3361_p2;
reg  signed [27:0] mul_ln11_8_reg_11306;
wire  signed [27:0] sext_ln10_20_fu_3367_p1;
wire  signed [27:0] sext_ln10_22_fu_3374_p1;
wire  signed [27:0] sext_ln10_23_fu_3378_p1;
wire   [27:0] mul_ln10_10_fu_3381_p2;
reg  signed [27:0] mul_ln10_10_reg_11327;
wire   [27:0] mul_ln11_10_fu_3387_p2;
reg  signed [27:0] mul_ln11_10_reg_11332;
wire   [15:0] stage2_imag_61_fu_3393_p2;
reg   [15:0] stage2_imag_61_reg_11337;
wire   [63:0] bitcast_ln724_1_fu_3397_p1;
reg   [63:0] bitcast_ln724_1_reg_11343;
wire    ap_CS_fsm_state70;
wire   [53:0] select_ln120_4_fu_3449_p3;
reg   [53:0] select_ln120_4_reg_11348;
wire   [0:0] icmp_ln120_5_fu_3457_p2;
reg   [0:0] icmp_ln120_5_reg_11353;
wire   [0:0] icmp_ln120_6_fu_3469_p2;
reg   [0:0] icmp_ln120_6_reg_11360;
wire  signed [11:0] select_ln120_5_fu_3487_p3;
reg  signed [11:0] select_ln120_5_reg_11365;
wire   [0:0] icmp_ln120_7_fu_3495_p2;
reg   [0:0] icmp_ln120_7_reg_11371;
wire   [15:0] angle_9_fu_3501_p1;
reg   [15:0] angle_9_reg_11377;
wire   [0:0] icmp_ln120_9_fu_3515_p2;
reg   [0:0] icmp_ln120_9_reg_11383;
wire   [15:0] angle_17_fu_3620_p3;
reg   [15:0] angle_17_reg_11388;
wire    ap_CS_fsm_state71;
wire   [15:0] stage2_real_60_fu_3730_p2;
reg   [15:0] stage2_real_60_reg_11393;
wire    ap_CS_fsm_state76;
wire   [15:0] stage2_real_62_fu_3734_p2;
reg   [15:0] stage2_real_62_reg_11399;
wire   [15:0] ar0_1_fu_3792_p2;
reg   [15:0] ar0_1_reg_11405;
wire   [15:0] ar1_1_fu_3797_p2;
reg   [15:0] ar1_1_reg_11410;
wire   [15:0] cr0_1_fu_3802_p2;
reg   [15:0] cr0_1_reg_11416;
wire   [15:0] ci0_1_fu_3808_p2;
reg   [15:0] ci0_1_reg_11421;
wire   [15:0] cr1_1_fu_3814_p2;
reg   [15:0] cr1_1_reg_11427;
wire   [15:0] ci1_1_fu_3820_p2;
reg   [15:0] ci1_1_reg_11433;
wire   [15:0] stage2_imag_60_fu_3826_p2;
reg   [15:0] stage2_imag_60_reg_11439;
wire   [15:0] ai0_2_fu_3830_p2;
reg   [15:0] ai0_2_reg_11445;
wire   [15:0] ai1_2_fu_3835_p2;
reg   [15:0] ai1_2_reg_11451;
wire   [15:0] stage2_real_64_fu_3840_p2;
reg   [15:0] stage2_real_64_reg_11457;
wire   [1:0] trunc_ln120_12_fu_3860_p1;
reg   [1:0] trunc_ln120_12_reg_11466;
wire    ap_CS_fsm_state77;
wire   [0:0] icmp_ln118_2_fu_3854_p2;
wire   [31:0] zext_ln120_10_fu_3864_p1;
reg   [15:0] w_real_3_11_load_reg_11526;
reg   [15:0] w_real_3_12_load_reg_11531;
reg   [15:0] w_real_3_13_load_reg_11536;
reg   [15:0] w_imag_3_11_load_reg_11541;
reg   [15:0] w_imag_3_12_load_reg_11546;
reg   [15:0] w_imag_3_13_load_reg_11551;
wire   [15:0] stage2_imag_62_fu_3880_p2;
reg   [15:0] stage2_imag_62_reg_11556;
wire   [15:0] a_real_9_fu_3884_p2;
reg   [15:0] a_real_9_reg_11562;
wire  signed [27:0] sext_ln10_24_fu_3888_p1;
wire  signed [27:0] sext_ln10_26_fu_3895_p1;
wire  signed [27:0] sext_ln10_27_fu_3899_p1;
wire   [27:0] mul_ln10_12_fu_3902_p2;
reg  signed [27:0] mul_ln10_12_reg_11584;
wire   [27:0] mul_ln11_12_fu_3908_p2;
reg  signed [27:0] mul_ln11_12_reg_11589;
wire  signed [27:0] sext_ln10_28_fu_3914_p1;
wire  signed [27:0] sext_ln10_30_fu_3921_p1;
wire  signed [27:0] sext_ln10_31_fu_3925_p1;
wire   [27:0] mul_ln10_14_fu_3928_p2;
reg  signed [27:0] mul_ln10_14_reg_11610;
wire   [27:0] mul_ln11_14_fu_3934_p2;
reg  signed [27:0] mul_ln11_14_reg_11615;
wire  signed [27:0] sext_ln10_32_fu_3940_p1;
wire  signed [27:0] sext_ln10_34_fu_3947_p1;
wire  signed [27:0] sext_ln10_35_fu_3951_p1;
wire   [27:0] mul_ln10_16_fu_3954_p2;
reg  signed [27:0] mul_ln10_16_reg_11636;
wire   [27:0] mul_ln11_16_fu_3960_p2;
reg  signed [27:0] mul_ln11_16_reg_11641;
wire   [63:0] bitcast_ln724_2_fu_3971_p1;
reg   [63:0] bitcast_ln724_2_reg_11646;
wire    ap_CS_fsm_state97;
wire   [53:0] select_ln120_8_fu_4023_p3;
reg   [53:0] select_ln120_8_reg_11651;
wire   [0:0] icmp_ln120_10_fu_4031_p2;
reg   [0:0] icmp_ln120_10_reg_11656;
wire   [0:0] icmp_ln120_11_fu_4043_p2;
reg   [0:0] icmp_ln120_11_reg_11663;
wire  signed [11:0] select_ln120_9_fu_4061_p3;
reg  signed [11:0] select_ln120_9_reg_11668;
wire   [0:0] icmp_ln120_12_fu_4069_p2;
reg   [0:0] icmp_ln120_12_reg_11674;
wire   [15:0] angle_18_fu_4075_p1;
reg   [15:0] angle_18_reg_11680;
wire   [0:0] icmp_ln120_14_fu_4089_p2;
reg   [0:0] icmp_ln120_14_reg_11686;
wire   [15:0] angle_26_fu_4194_p3;
reg   [15:0] angle_26_reg_11691;
wire    ap_CS_fsm_state98;
wire   [15:0] stage2_real_63_fu_4304_p2;
reg   [15:0] stage2_real_63_reg_11696;
wire    ap_CS_fsm_state103;
wire   [15:0] stage2_real_65_fu_4308_p2;
reg   [15:0] stage2_real_65_reg_11702;
wire   [15:0] a_imag_9_fu_4312_p2;
reg   [15:0] a_imag_9_reg_11708;
wire   [15:0] ar0_2_fu_4370_p2;
reg   [15:0] ar0_2_reg_11714;
wire   [15:0] ar1_2_fu_4375_p2;
reg   [15:0] ar1_2_reg_11719;
wire   [15:0] cr0_2_fu_4380_p2;
reg   [15:0] cr0_2_reg_11725;
wire   [15:0] ci0_2_fu_4386_p2;
reg   [15:0] ci0_2_reg_11730;
wire   [15:0] cr1_2_fu_4392_p2;
reg   [15:0] cr1_2_reg_11736;
wire   [15:0] ci1_2_fu_4398_p2;
reg   [15:0] ci1_2_reg_11742;
wire   [15:0] stage2_imag_64_fu_4404_p2;
reg   [15:0] stage2_imag_64_reg_11748;
wire   [15:0] stage2_imag_63_fu_4408_p2;
reg   [15:0] stage2_imag_63_reg_11754;
wire   [15:0] ai0_3_fu_4412_p2;
reg   [15:0] ai0_3_reg_11760;
wire   [15:0] ai1_3_fu_4417_p2;
reg   [15:0] ai1_3_reg_11766;
wire   [15:0] stage2_real_67_fu_4422_p2;
reg   [15:0] stage2_real_67_reg_11772;
wire   [1:0] trunc_ln120_18_fu_4437_p1;
reg   [1:0] trunc_ln120_18_reg_11781;
wire    ap_CS_fsm_state104;
wire   [0:0] icmp_ln118_3_fu_4431_p2;
wire   [31:0] zext_ln120_14_fu_4441_p1;
reg   [15:0] w_real_3_18_load_reg_11841;
reg   [15:0] w_real_3_19_load_reg_11846;
reg   [15:0] w_real_3_20_load_reg_11851;
reg   [15:0] w_imag_3_18_load_reg_11856;
reg   [15:0] w_imag_3_19_load_reg_11861;
reg   [15:0] w_imag_3_20_load_reg_11866;
wire   [15:0] stage2_imag_65_fu_4457_p2;
reg   [15:0] stage2_imag_65_reg_11871;
wire   [15:0] a_real_10_fu_4461_p2;
reg   [15:0] a_real_10_reg_11877;
wire   [15:0] stage2_real_66_fu_4465_p2;
reg   [15:0] stage2_real_66_reg_11883;
wire   [15:0] stage2_real_68_fu_4469_p2;
reg   [15:0] stage2_real_68_reg_11889;
wire   [15:0] a_imag_10_fu_4473_p2;
reg   [15:0] a_imag_10_reg_11895;
wire  signed [27:0] sext_ln10_36_fu_4477_p1;
wire  signed [27:0] sext_ln10_38_fu_4484_p1;
wire  signed [27:0] sext_ln10_39_fu_4488_p1;
wire   [27:0] mul_ln10_18_fu_4491_p2;
reg  signed [27:0] mul_ln10_18_reg_11917;
wire   [27:0] mul_ln11_18_fu_4497_p2;
reg  signed [27:0] mul_ln11_18_reg_11922;
wire  signed [27:0] sext_ln10_40_fu_4503_p1;
wire  signed [27:0] sext_ln10_42_fu_4510_p1;
wire  signed [27:0] sext_ln10_43_fu_4514_p1;
wire   [27:0] mul_ln10_20_fu_4517_p2;
reg  signed [27:0] mul_ln10_20_reg_11943;
wire   [27:0] mul_ln11_20_fu_4523_p2;
reg  signed [27:0] mul_ln11_20_reg_11948;
wire  signed [27:0] sext_ln10_44_fu_4529_p1;
wire  signed [27:0] sext_ln10_46_fu_4536_p1;
wire  signed [27:0] sext_ln10_47_fu_4540_p1;
wire   [27:0] mul_ln10_22_fu_4543_p2;
reg  signed [27:0] mul_ln10_22_reg_11969;
wire   [27:0] mul_ln11_22_fu_4549_p2;
reg  signed [27:0] mul_ln11_22_reg_11974;
wire   [15:0] stage2_imag_67_fu_4555_p2;
reg   [15:0] stage2_imag_67_reg_11979;
wire   [63:0] bitcast_ln724_3_fu_4564_p1;
reg   [63:0] bitcast_ln724_3_reg_11985;
wire    ap_CS_fsm_state124;
wire   [53:0] select_ln120_12_fu_4616_p3;
reg   [53:0] select_ln120_12_reg_11990;
wire   [0:0] icmp_ln120_15_fu_4624_p2;
reg   [0:0] icmp_ln120_15_reg_11995;
wire   [0:0] icmp_ln120_16_fu_4636_p2;
reg   [0:0] icmp_ln120_16_reg_12002;
wire  signed [11:0] select_ln120_13_fu_4654_p3;
reg  signed [11:0] select_ln120_13_reg_12007;
wire   [0:0] icmp_ln120_17_fu_4662_p2;
reg   [0:0] icmp_ln120_17_reg_12013;
wire   [15:0] angle_27_fu_4668_p1;
reg   [15:0] angle_27_reg_12019;
wire   [0:0] icmp_ln120_19_fu_4682_p2;
reg   [0:0] icmp_ln120_19_reg_12025;
wire   [15:0] angle_35_fu_4787_p3;
reg   [15:0] angle_35_reg_12030;
wire    ap_CS_fsm_state125;
wire   [15:0] ar0_3_fu_4951_p2;
reg   [15:0] ar0_3_reg_12035;
wire    ap_CS_fsm_state130;
wire   [15:0] ar1_3_fu_4956_p2;
reg   [15:0] ar1_3_reg_12040;
wire   [15:0] cr0_3_fu_4961_p2;
reg   [15:0] cr0_3_reg_12046;
wire   [15:0] ci0_3_fu_4967_p2;
reg   [15:0] ci0_3_reg_12051;
wire   [15:0] cr1_3_fu_4973_p2;
reg   [15:0] cr1_3_reg_12057;
wire   [15:0] ci1_3_fu_4979_p2;
reg   [15:0] ci1_3_reg_12063;
wire   [15:0] stage2_imag_66_fu_4985_p2;
reg   [15:0] stage2_imag_66_reg_12069;
wire   [15:0] ai0_4_fu_4989_p2;
reg   [15:0] ai0_4_reg_12075;
wire   [15:0] ai1_4_fu_4994_p2;
reg   [15:0] ai1_4_reg_12081;
wire   [15:0] stage2_real_70_fu_4999_p2;
reg   [15:0] stage2_real_70_reg_12087;
wire   [1:0] trunc_ln120_24_fu_5014_p1;
reg   [1:0] trunc_ln120_24_reg_12096;
wire    ap_CS_fsm_state131;
wire   [0:0] icmp_ln118_4_fu_5008_p2;
wire   [31:0] zext_ln120_19_fu_5018_p1;
reg   [15:0] w_real_3_25_load_reg_12156;
reg   [15:0] w_real_3_26_load_reg_12161;
reg   [15:0] w_real_3_27_load_reg_12166;
reg   [15:0] w_imag_3_25_load_reg_12171;
reg   [15:0] w_imag_3_26_load_reg_12176;
reg   [15:0] w_imag_3_27_load_reg_12181;
wire   [15:0] stage2_imag_68_fu_5034_p2;
reg   [15:0] stage2_imag_68_reg_12186;
wire   [15:0] a_real_11_fu_5038_p2;
reg   [15:0] a_real_11_reg_12192;
wire   [15:0] stage2_real_69_fu_5042_p2;
reg   [15:0] stage2_real_69_reg_12198;
wire   [15:0] stage2_real_71_fu_5046_p2;
reg   [15:0] stage2_real_71_reg_12204;
wire   [15:0] a_imag_11_fu_5050_p2;
reg   [15:0] a_imag_11_reg_12210;
wire  signed [27:0] sext_ln10_48_fu_5054_p1;
wire  signed [27:0] sext_ln10_50_fu_5061_p1;
wire  signed [27:0] sext_ln10_51_fu_5065_p1;
wire   [27:0] mul_ln10_24_fu_5068_p2;
reg  signed [27:0] mul_ln10_24_reg_12232;
wire   [27:0] mul_ln11_24_fu_5074_p2;
reg  signed [27:0] mul_ln11_24_reg_12237;
wire  signed [27:0] sext_ln10_52_fu_5080_p1;
wire  signed [27:0] sext_ln10_54_fu_5087_p1;
wire  signed [27:0] sext_ln10_55_fu_5091_p1;
wire   [27:0] mul_ln10_26_fu_5094_p2;
reg  signed [27:0] mul_ln10_26_reg_12258;
wire   [27:0] mul_ln11_26_fu_5100_p2;
reg  signed [27:0] mul_ln11_26_reg_12263;
wire  signed [27:0] sext_ln10_56_fu_5106_p1;
wire  signed [27:0] sext_ln10_58_fu_5113_p1;
wire  signed [27:0] sext_ln10_59_fu_5117_p1;
wire   [27:0] mul_ln10_28_fu_5120_p2;
reg  signed [27:0] mul_ln10_28_reg_12284;
wire   [27:0] mul_ln11_28_fu_5126_p2;
reg  signed [27:0] mul_ln11_28_reg_12289;
wire   [15:0] stage2_imag_70_fu_5132_p2;
reg   [15:0] stage2_imag_70_reg_12294;
wire   [63:0] bitcast_ln724_4_fu_5141_p1;
reg   [63:0] bitcast_ln724_4_reg_12300;
wire    ap_CS_fsm_state158;
wire   [53:0] select_ln120_16_fu_5193_p3;
reg   [53:0] select_ln120_16_reg_12305;
wire   [0:0] icmp_ln120_20_fu_5201_p2;
reg   [0:0] icmp_ln120_20_reg_12310;
wire   [0:0] icmp_ln120_21_fu_5213_p2;
reg   [0:0] icmp_ln120_21_reg_12317;
wire  signed [11:0] select_ln120_17_fu_5231_p3;
reg  signed [11:0] select_ln120_17_reg_12322;
wire   [0:0] icmp_ln120_22_fu_5239_p2;
reg   [0:0] icmp_ln120_22_reg_12328;
wire   [15:0] angle_36_fu_5245_p1;
reg   [15:0] angle_36_reg_12334;
wire   [0:0] icmp_ln120_24_fu_5259_p2;
reg   [0:0] icmp_ln120_24_reg_12340;
wire   [15:0] angle_44_fu_5364_p3;
reg   [15:0] angle_44_reg_12345;
wire    ap_CS_fsm_state159;
wire   [15:0] ar0_4_fu_5528_p2;
reg   [15:0] ar0_4_reg_12350;
wire    ap_CS_fsm_state164;
wire   [15:0] ar1_4_fu_5533_p2;
reg   [15:0] ar1_4_reg_12355;
wire   [15:0] cr0_4_fu_5538_p2;
reg   [15:0] cr0_4_reg_12361;
wire   [15:0] ci0_4_fu_5544_p2;
reg   [15:0] ci0_4_reg_12366;
wire   [15:0] cr1_4_fu_5550_p2;
reg   [15:0] cr1_4_reg_12372;
wire   [15:0] ci1_4_fu_5556_p2;
reg   [15:0] ci1_4_reg_12378;
wire   [15:0] stage2_imag_69_fu_5562_p2;
reg   [15:0] stage2_imag_69_reg_12384;
wire   [15:0] ai0_5_fu_5566_p2;
reg   [15:0] ai0_5_reg_12390;
wire   [15:0] ai1_5_fu_5571_p2;
reg   [15:0] ai1_5_reg_12396;
wire   [15:0] stage2_real_73_fu_5576_p2;
reg   [15:0] stage2_real_73_reg_12402;
wire   [1:0] trunc_ln120_30_fu_5591_p1;
reg   [1:0] trunc_ln120_30_reg_12410;
wire    ap_CS_fsm_state165;
wire   [0:0] icmp_ln118_5_fu_5585_p2;
wire   [31:0] zext_ln120_23_fu_5595_p1;
reg   [15:0] w_real_3_32_load_reg_12470;
reg   [15:0] w_real_3_33_load_reg_12475;
reg   [15:0] w_real_3_34_load_reg_12480;
reg   [15:0] w_imag_3_32_load_reg_12485;
reg   [15:0] w_imag_3_33_load_reg_12490;
reg   [15:0] w_imag_3_34_load_reg_12495;
wire   [15:0] stage2_imag_71_fu_5611_p2;
reg   [15:0] stage2_imag_71_reg_12500;
wire   [15:0] a_real_12_fu_5615_p2;
reg   [15:0] a_real_12_reg_12506;
wire   [15:0] stage2_real_72_fu_5619_p2;
reg   [15:0] stage2_real_72_reg_12511;
wire   [15:0] stage2_real_74_fu_5623_p2;
reg   [15:0] stage2_real_74_reg_12516;
wire   [15:0] a_imag_12_fu_5627_p2;
reg   [15:0] a_imag_12_reg_12521;
wire  signed [27:0] sext_ln10_60_fu_5631_p1;
wire  signed [27:0] sext_ln10_62_fu_5638_p1;
wire  signed [27:0] sext_ln10_63_fu_5642_p1;
wire   [27:0] mul_ln10_30_fu_5645_p2;
reg  signed [27:0] mul_ln10_30_reg_12542;
wire   [27:0] mul_ln11_30_fu_5651_p2;
reg  signed [27:0] mul_ln11_30_reg_12547;
wire  signed [27:0] sext_ln10_64_fu_5657_p1;
wire  signed [27:0] sext_ln10_66_fu_5664_p1;
wire  signed [27:0] sext_ln10_67_fu_5668_p1;
wire   [27:0] mul_ln10_32_fu_5671_p2;
reg  signed [27:0] mul_ln10_32_reg_12568;
wire   [27:0] mul_ln11_32_fu_5677_p2;
reg  signed [27:0] mul_ln11_32_reg_12573;
wire  signed [27:0] sext_ln10_68_fu_5683_p1;
wire  signed [27:0] sext_ln10_70_fu_5690_p1;
wire  signed [27:0] sext_ln10_71_fu_5694_p1;
wire   [27:0] mul_ln10_34_fu_5697_p2;
reg  signed [27:0] mul_ln10_34_reg_12594;
wire   [27:0] mul_ln11_34_fu_5703_p2;
reg  signed [27:0] mul_ln11_34_reg_12599;
wire   [15:0] stage2_imag_73_fu_5709_p2;
reg   [15:0] stage2_imag_73_reg_12604;
wire   [63:0] bitcast_ln724_5_fu_5718_p1;
reg   [63:0] bitcast_ln724_5_reg_12609;
wire    ap_CS_fsm_state192;
wire   [53:0] select_ln120_20_fu_5770_p3;
reg   [53:0] select_ln120_20_reg_12614;
wire   [0:0] icmp_ln120_25_fu_5778_p2;
reg   [0:0] icmp_ln120_25_reg_12619;
wire   [0:0] icmp_ln120_26_fu_5790_p2;
reg   [0:0] icmp_ln120_26_reg_12626;
wire  signed [11:0] select_ln120_21_fu_5808_p3;
reg  signed [11:0] select_ln120_21_reg_12631;
wire   [0:0] icmp_ln120_27_fu_5816_p2;
reg   [0:0] icmp_ln120_27_reg_12637;
wire   [15:0] angle_45_fu_5822_p1;
reg   [15:0] angle_45_reg_12643;
wire   [0:0] icmp_ln120_29_fu_5836_p2;
reg   [0:0] icmp_ln120_29_reg_12649;
wire   [15:0] angle_53_fu_5941_p3;
reg   [15:0] angle_53_reg_12654;
wire    ap_CS_fsm_state193;
wire   [15:0] ar0_5_fu_6105_p2;
reg   [15:0] ar0_5_reg_12659;
wire    ap_CS_fsm_state198;
wire   [15:0] ar1_5_fu_6110_p2;
reg   [15:0] ar1_5_reg_12664;
wire   [15:0] cr0_5_fu_6115_p2;
reg   [15:0] cr0_5_reg_12670;
wire   [15:0] ci0_5_fu_6121_p2;
reg   [15:0] ci0_5_reg_12675;
wire   [15:0] cr1_5_fu_6127_p2;
reg   [15:0] cr1_5_reg_12681;
wire   [15:0] ci1_5_fu_6133_p2;
reg   [15:0] ci1_5_reg_12687;
wire   [15:0] stage2_imag_72_fu_6139_p2;
reg   [15:0] stage2_imag_72_reg_12693;
wire   [15:0] ai0_6_fu_6143_p2;
reg   [15:0] ai0_6_reg_12698;
wire   [15:0] ai1_6_fu_6148_p2;
reg   [15:0] ai1_6_reg_12704;
wire   [15:0] stage2_real_76_fu_6153_p2;
reg   [15:0] stage2_real_76_reg_12710;
wire   [1:0] trunc_ln120_36_fu_6168_p1;
reg   [1:0] trunc_ln120_36_reg_12718;
wire    ap_CS_fsm_state199;
wire   [0:0] icmp_ln118_6_fu_6162_p2;
wire   [31:0] zext_ln120_26_fu_6172_p1;
reg   [15:0] w_real_3_39_load_reg_12778;
reg   [15:0] w_real_3_40_load_reg_12783;
reg   [15:0] w_real_3_41_load_reg_12788;
reg   [15:0] w_imag_3_39_load_reg_12793;
reg   [15:0] w_imag_3_40_load_reg_12798;
reg   [15:0] w_imag_3_41_load_reg_12803;
wire   [15:0] stage2_imag_74_fu_6188_p2;
reg   [15:0] stage2_imag_74_reg_12808;
wire   [15:0] a_real_13_fu_6192_p2;
reg   [15:0] a_real_13_reg_12813;
wire   [15:0] stage2_real_75_fu_6196_p2;
reg   [15:0] stage2_real_75_reg_12818;
wire   [15:0] stage2_real_77_fu_6200_p2;
reg   [15:0] stage2_real_77_reg_12823;
wire  signed [27:0] sext_ln10_72_fu_6204_p1;
wire  signed [27:0] sext_ln10_74_fu_6211_p1;
wire  signed [27:0] sext_ln10_75_fu_6215_p1;
wire   [27:0] mul_ln10_36_fu_6218_p2;
reg  signed [27:0] mul_ln10_36_reg_12844;
wire   [27:0] mul_ln11_36_fu_6224_p2;
reg  signed [27:0] mul_ln11_36_reg_12849;
wire  signed [27:0] sext_ln10_76_fu_6230_p1;
wire  signed [27:0] sext_ln10_78_fu_6237_p1;
wire  signed [27:0] sext_ln10_79_fu_6241_p1;
wire   [27:0] mul_ln10_38_fu_6244_p2;
reg  signed [27:0] mul_ln10_38_reg_12870;
wire   [27:0] mul_ln11_38_fu_6250_p2;
reg  signed [27:0] mul_ln11_38_reg_12875;
wire  signed [27:0] sext_ln10_80_fu_6256_p1;
wire  signed [27:0] sext_ln10_82_fu_6263_p1;
wire  signed [27:0] sext_ln10_83_fu_6267_p1;
wire   [27:0] mul_ln10_40_fu_6270_p2;
reg  signed [27:0] mul_ln10_40_reg_12896;
wire   [27:0] mul_ln11_40_fu_6276_p2;
reg  signed [27:0] mul_ln11_40_reg_12901;
wire   [63:0] bitcast_ln724_6_fu_6287_p1;
reg   [63:0] bitcast_ln724_6_reg_12906;
wire    ap_CS_fsm_state226;
wire   [53:0] select_ln120_24_fu_6339_p3;
reg   [53:0] select_ln120_24_reg_12911;
wire   [0:0] icmp_ln120_30_fu_6347_p2;
reg   [0:0] icmp_ln120_30_reg_12916;
wire   [0:0] icmp_ln120_31_fu_6359_p2;
reg   [0:0] icmp_ln120_31_reg_12923;
wire  signed [11:0] select_ln120_25_fu_6377_p3;
reg  signed [11:0] select_ln120_25_reg_12928;
wire   [0:0] icmp_ln120_32_fu_6385_p2;
reg   [0:0] icmp_ln120_32_reg_12934;
wire   [15:0] angle_54_fu_6391_p1;
reg   [15:0] angle_54_reg_12940;
wire   [0:0] icmp_ln120_34_fu_6405_p2;
reg   [0:0] icmp_ln120_34_reg_12946;
wire   [15:0] angle_62_fu_6510_p3;
reg   [15:0] angle_62_reg_12951;
wire    ap_CS_fsm_state227;
wire   [15:0] a_imag_13_fu_6620_p2;
reg   [15:0] a_imag_13_reg_12956;
wire    ap_CS_fsm_state232;
wire   [15:0] ar0_6_fu_6678_p2;
reg   [15:0] ar0_6_reg_12961;
wire   [15:0] ar1_6_fu_6683_p2;
reg   [15:0] ar1_6_reg_12966;
wire   [15:0] cr0_6_fu_6688_p2;
reg   [15:0] cr0_6_reg_12972;
wire   [15:0] ci0_6_fu_6694_p2;
reg   [15:0] ci0_6_reg_12977;
wire   [15:0] cr1_6_fu_6700_p2;
reg   [15:0] cr1_6_reg_12983;
wire   [15:0] ci1_6_fu_6706_p2;
reg   [15:0] ci1_6_reg_12989;
wire   [15:0] stage2_imag_76_fu_6712_p2;
reg   [15:0] stage2_imag_76_reg_12995;
wire   [15:0] stage2_imag_75_fu_6716_p2;
reg   [15:0] stage2_imag_75_reg_13000;
wire   [15:0] ai0_7_fu_6720_p2;
reg   [15:0] ai0_7_reg_13005;
wire   [15:0] ai1_7_fu_6725_p2;
reg   [15:0] ai1_7_reg_13011;
wire   [15:0] stage2_real_79_fu_6730_p2;
reg   [15:0] stage2_real_79_reg_13017;
wire   [1:0] trunc_ln120_42_fu_6745_p1;
reg   [1:0] trunc_ln120_42_reg_13025;
wire    ap_CS_fsm_state233;
wire   [0:0] icmp_ln118_7_fu_6739_p2;
wire   [31:0] zext_ln120_29_fu_6749_p1;
wire   [15:0] stage2_imag_77_fu_6765_p2;
reg   [15:0] stage2_imag_77_reg_13036;
wire   [15:0] a_real_14_fu_6769_p2;
reg   [15:0] a_real_14_reg_13041;
wire   [15:0] stage2_real_78_fu_6773_p2;
reg   [15:0] stage2_real_78_reg_13046;
wire   [15:0] stage2_real_80_fu_6777_p2;
reg   [15:0] stage2_real_80_reg_13051;
wire  signed [27:0] sext_ln10_84_fu_6781_p1;
wire  signed [27:0] sext_ln10_86_fu_6788_p1;
wire  signed [27:0] sext_ln10_87_fu_6792_p1;
wire   [27:0] mul_ln10_42_fu_6795_p2;
reg  signed [27:0] mul_ln10_42_reg_13072;
wire   [27:0] mul_ln11_42_fu_6801_p2;
reg  signed [27:0] mul_ln11_42_reg_13077;
wire  signed [27:0] sext_ln10_88_fu_6807_p1;
wire  signed [27:0] sext_ln10_90_fu_6814_p1;
wire  signed [27:0] sext_ln10_91_fu_6818_p1;
wire   [27:0] mul_ln10_44_fu_6821_p2;
reg  signed [27:0] mul_ln10_44_reg_13098;
wire   [27:0] mul_ln11_44_fu_6827_p2;
reg  signed [27:0] mul_ln11_44_reg_13103;
wire  signed [27:0] sext_ln10_92_fu_6833_p1;
wire  signed [27:0] sext_ln10_94_fu_6840_p1;
wire  signed [27:0] sext_ln10_95_fu_6844_p1;
wire   [27:0] mul_ln10_46_fu_6847_p2;
reg  signed [27:0] mul_ln10_46_reg_13124;
wire   [27:0] mul_ln11_46_fu_6853_p2;
reg  signed [27:0] mul_ln11_46_reg_13129;
wire   [63:0] bitcast_ln724_7_fu_6859_p1;
reg   [63:0] bitcast_ln724_7_reg_13134;
wire    ap_CS_fsm_state260;
wire   [53:0] select_ln120_28_fu_6911_p3;
reg   [53:0] select_ln120_28_reg_13139;
wire   [0:0] icmp_ln120_35_fu_6919_p2;
reg   [0:0] icmp_ln120_35_reg_13144;
wire   [0:0] icmp_ln120_36_fu_6931_p2;
reg   [0:0] icmp_ln120_36_reg_13151;
wire  signed [11:0] select_ln120_29_fu_6949_p3;
reg  signed [11:0] select_ln120_29_reg_13156;
wire   [0:0] icmp_ln120_37_fu_6957_p2;
reg   [0:0] icmp_ln120_37_reg_13162;
wire   [15:0] angle_63_fu_6963_p1;
reg   [15:0] angle_63_reg_13168;
wire   [0:0] icmp_ln120_39_fu_6977_p2;
reg   [0:0] icmp_ln120_39_reg_13174;
wire   [15:0] angle_71_fu_7082_p3;
reg   [15:0] angle_71_reg_13179;
wire    ap_CS_fsm_state261;
reg   [15:0] bi_7_reg_13184;
wire    ap_CS_fsm_state266;
reg   [15:0] cr_7_reg_13190;
reg   [15:0] dr_7_reg_13196;
wire   [15:0] ar0_7_fu_7246_p2;
reg   [15:0] ar0_7_reg_13202;
wire   [15:0] ci0_7_fu_7256_p2;
reg   [15:0] ci0_7_reg_13208;
wire   [15:0] add_ln35_7_fu_7268_p2;
reg   [15:0] add_ln35_7_reg_13214;
wire   [15:0] sub_ln37_7_fu_7274_p2;
reg   [15:0] sub_ln37_7_reg_13219;
wire   [15:0] a_real_fu_7312_p2;
reg   [15:0] a_real_reg_13224;
wire    ap_CS_fsm_state267;
wire   [15:0] sub_ln36_14_fu_7328_p2;
reg   [15:0] sub_ln36_14_reg_13229;
wire  signed [27:0] sext_ln10_97_fu_7344_p1;
reg  signed [27:0] sext_ln10_97_reg_13234;
wire  signed [27:0] sext_ln10_98_fu_7348_p1;
wire  signed [27:0] sext_ln10_99_fu_7351_p1;
reg  signed [27:0] sext_ln10_99_reg_13246;
wire  signed [27:0] sext_ln10_101_fu_7363_p1;
reg  signed [27:0] sext_ln10_101_reg_13252;
wire  signed [27:0] sext_ln10_102_fu_7367_p1;
wire  signed [27:0] sext_ln10_103_fu_7370_p1;
reg  signed [27:0] sext_ln10_103_reg_13264;
wire  signed [27:0] sext_ln10_105_fu_7382_p1;
reg  signed [27:0] sext_ln10_105_reg_13270;
wire  signed [27:0] sext_ln10_106_fu_7386_p1;
wire  signed [27:0] sext_ln10_107_fu_7389_p1;
reg  signed [27:0] sext_ln10_107_reg_13282;
wire  signed [27:0] sext_ln10_109_fu_7401_p1;
reg  signed [27:0] sext_ln10_109_reg_13288;
wire  signed [27:0] sext_ln10_110_fu_7405_p1;
wire  signed [27:0] sext_ln10_111_fu_7408_p1;
reg  signed [27:0] sext_ln10_111_reg_13300;
wire  signed [27:0] sext_ln10_113_fu_7420_p1;
reg  signed [27:0] sext_ln10_113_reg_13306;
wire  signed [27:0] sext_ln10_114_fu_7424_p1;
wire  signed [27:0] sext_ln10_115_fu_7427_p1;
reg  signed [27:0] sext_ln10_115_reg_13318;
wire  signed [27:0] sext_ln10_117_fu_7439_p1;
reg  signed [27:0] sext_ln10_117_reg_13324;
wire  signed [27:0] sext_ln10_118_fu_7443_p1;
wire  signed [27:0] sext_ln10_119_fu_7446_p1;
reg  signed [27:0] sext_ln10_119_reg_13336;
wire  signed [27:0] sext_ln10_121_fu_7458_p1;
reg  signed [27:0] sext_ln10_121_reg_13342;
wire  signed [27:0] sext_ln10_122_fu_7462_p1;
wire  signed [27:0] sext_ln10_123_fu_7465_p1;
reg  signed [27:0] sext_ln10_123_reg_13354;
wire  signed [27:0] sext_ln10_125_fu_7477_p1;
reg  signed [27:0] sext_ln10_125_reg_13360;
wire  signed [27:0] sext_ln10_126_fu_7481_p1;
wire  signed [27:0] sext_ln10_127_fu_7484_p1;
reg  signed [27:0] sext_ln10_127_reg_13372;
wire  signed [27:0] sext_ln10_129_fu_7496_p1;
reg  signed [27:0] sext_ln10_129_reg_13378;
wire  signed [27:0] sext_ln10_130_fu_7500_p1;
wire  signed [27:0] sext_ln10_131_fu_7504_p1;
reg  signed [27:0] sext_ln10_131_reg_13390;
wire  signed [27:0] sext_ln10_133_fu_7516_p1;
reg  signed [27:0] sext_ln10_133_reg_13396;
wire  signed [27:0] sext_ln10_134_fu_7520_p1;
wire  signed [27:0] sext_ln10_135_fu_7524_p1;
reg  signed [27:0] sext_ln10_135_reg_13408;
wire  signed [27:0] sext_ln10_137_fu_7536_p1;
reg  signed [27:0] sext_ln10_137_reg_13414;
wire  signed [27:0] sext_ln10_138_fu_7540_p1;
wire  signed [27:0] sext_ln10_139_fu_7544_p1;
reg  signed [27:0] sext_ln10_139_reg_13426;
wire  signed [27:0] sext_ln10_141_fu_7556_p1;
reg  signed [27:0] sext_ln10_141_reg_13432;
wire  signed [27:0] sext_ln10_142_fu_7560_p1;
wire  signed [27:0] sext_ln10_143_fu_7564_p1;
reg  signed [27:0] sext_ln10_143_reg_13444;
wire  signed [27:0] sext_ln10_145_fu_7576_p1;
reg  signed [27:0] sext_ln10_145_reg_13450;
wire  signed [27:0] sext_ln10_146_fu_7580_p1;
wire  signed [27:0] sext_ln10_147_fu_7584_p1;
reg  signed [27:0] sext_ln10_147_reg_13462;
wire  signed [27:0] sext_ln10_149_fu_7596_p1;
reg  signed [27:0] sext_ln10_149_reg_13468;
wire  signed [27:0] sext_ln10_150_fu_7600_p1;
wire  signed [27:0] sext_ln10_151_fu_7604_p1;
reg  signed [27:0] sext_ln10_151_reg_13480;
wire  signed [27:0] sext_ln10_153_fu_7616_p1;
reg  signed [27:0] sext_ln10_153_reg_13486;
wire  signed [27:0] sext_ln10_154_fu_7620_p1;
wire  signed [27:0] sext_ln10_155_fu_7624_p1;
reg  signed [27:0] sext_ln10_155_reg_13498;
wire  signed [27:0] sext_ln10_157_fu_7636_p1;
reg  signed [27:0] sext_ln10_157_reg_13504;
wire  signed [27:0] sext_ln10_158_fu_7640_p1;
wire  signed [27:0] sext_ln10_159_fu_7644_p1;
reg  signed [27:0] sext_ln10_159_reg_13516;
wire   [27:0] mul_ln10_48_fu_7651_p2;
reg  signed [27:0] mul_ln10_48_reg_13522;
wire    ap_CS_fsm_state268;
wire   [27:0] mul_ln11_48_fu_7656_p2;
reg  signed [27:0] mul_ln11_48_reg_13527;
wire   [27:0] mul_ln10_50_fu_7664_p2;
reg  signed [27:0] mul_ln10_50_reg_13532;
wire   [27:0] mul_ln11_50_fu_7669_p2;
reg  signed [27:0] mul_ln11_50_reg_13537;
wire   [27:0] mul_ln10_52_fu_7677_p2;
reg  signed [27:0] mul_ln10_52_reg_13542;
wire   [27:0] mul_ln11_52_fu_7682_p2;
reg  signed [27:0] mul_ln11_52_reg_13547;
wire   [27:0] mul_ln10_54_fu_7690_p2;
reg  signed [27:0] mul_ln10_54_reg_13552;
wire   [27:0] mul_ln11_54_fu_7695_p2;
reg  signed [27:0] mul_ln11_54_reg_13557;
wire   [27:0] mul_ln10_56_fu_7703_p2;
reg  signed [27:0] mul_ln10_56_reg_13562;
wire   [27:0] mul_ln11_56_fu_7708_p2;
reg  signed [27:0] mul_ln11_56_reg_13567;
wire   [27:0] mul_ln10_58_fu_7716_p2;
reg  signed [27:0] mul_ln10_58_reg_13572;
wire   [27:0] mul_ln11_58_fu_7721_p2;
reg  signed [27:0] mul_ln11_58_reg_13577;
wire   [27:0] mul_ln10_60_fu_7729_p2;
reg  signed [27:0] mul_ln10_60_reg_13582;
wire   [27:0] mul_ln11_60_fu_7734_p2;
reg  signed [27:0] mul_ln11_60_reg_13587;
wire   [27:0] mul_ln10_62_fu_7742_p2;
reg  signed [27:0] mul_ln10_62_reg_13592;
wire   [27:0] mul_ln11_62_fu_7747_p2;
reg  signed [27:0] mul_ln11_62_reg_13597;
wire   [27:0] mul_ln10_64_fu_7755_p2;
reg  signed [27:0] mul_ln10_64_reg_13602;
wire   [27:0] mul_ln11_64_fu_7760_p2;
reg  signed [27:0] mul_ln11_64_reg_13607;
wire   [27:0] mul_ln10_66_fu_7768_p2;
reg  signed [27:0] mul_ln10_66_reg_13612;
wire   [27:0] mul_ln11_66_fu_7773_p2;
reg  signed [27:0] mul_ln11_66_reg_13617;
wire   [27:0] mul_ln10_68_fu_7781_p2;
reg  signed [27:0] mul_ln10_68_reg_13622;
wire   [27:0] mul_ln11_68_fu_7786_p2;
reg  signed [27:0] mul_ln11_68_reg_13627;
wire   [27:0] mul_ln10_70_fu_7794_p2;
reg  signed [27:0] mul_ln10_70_reg_13632;
wire   [27:0] mul_ln11_70_fu_7799_p2;
reg  signed [27:0] mul_ln11_70_reg_13637;
wire   [27:0] mul_ln10_72_fu_7807_p2;
reg  signed [27:0] mul_ln10_72_reg_13642;
wire   [27:0] mul_ln11_72_fu_7812_p2;
reg  signed [27:0] mul_ln11_72_reg_13647;
wire   [27:0] mul_ln10_74_fu_7820_p2;
reg  signed [27:0] mul_ln10_74_reg_13652;
wire   [27:0] mul_ln11_74_fu_7825_p2;
reg  signed [27:0] mul_ln11_74_reg_13657;
wire   [27:0] mul_ln10_76_fu_7833_p2;
reg  signed [27:0] mul_ln10_76_reg_13662;
wire   [27:0] mul_ln11_76_fu_7838_p2;
reg  signed [27:0] mul_ln11_76_reg_13667;
wire   [27:0] mul_ln10_78_fu_7846_p2;
reg  signed [27:0] mul_ln10_78_reg_13672;
wire   [27:0] mul_ln11_78_fu_7851_p2;
reg  signed [27:0] mul_ln11_78_reg_13677;
reg   [15:0] trunc_ln7_reg_13682;
wire    ap_CS_fsm_state270;
reg   [15:0] trunc_ln8_reg_13688;
reg   [15:0] trunc_ln10_s_reg_13694;
reg   [15:0] trunc_ln11_s_reg_13700;
reg   [15:0] trunc_ln10_1_reg_13706;
reg   [15:0] trunc_ln11_1_reg_13712;
reg   [15:0] trunc_ln10_2_reg_13718;
reg   [15:0] trunc_ln11_2_reg_13724;
reg   [15:0] trunc_ln10_3_reg_13730;
reg   [15:0] trunc_ln11_3_reg_13736;
reg   [15:0] trunc_ln10_4_reg_13742;
reg   [15:0] trunc_ln11_4_reg_13748;
reg   [15:0] trunc_ln10_5_reg_13754;
reg   [15:0] trunc_ln11_5_reg_13760;
reg   [15:0] trunc_ln10_6_reg_13766;
reg   [15:0] trunc_ln11_6_reg_13772;
reg   [15:0] trunc_ln10_7_reg_13778;
reg   [15:0] trunc_ln11_7_reg_13784;
reg   [15:0] trunc_ln10_8_reg_13790;
reg   [15:0] trunc_ln11_8_reg_13796;
reg   [15:0] trunc_ln10_9_reg_13802;
reg   [15:0] trunc_ln11_9_reg_13808;
reg   [15:0] trunc_ln10_10_reg_13814;
reg   [15:0] trunc_ln11_10_reg_13820;
reg   [15:0] trunc_ln10_11_reg_13826;
reg   [15:0] trunc_ln11_11_reg_13832;
reg   [15:0] trunc_ln10_12_reg_13838;
reg   [15:0] trunc_ln11_12_reg_13844;
reg   [15:0] trunc_ln10_13_reg_13850;
reg   [15:0] trunc_ln11_13_reg_13856;
reg   [15:0] trunc_ln10_14_reg_13862;
reg   [15:0] trunc_ln11_14_reg_13868;
wire   [15:0] stage2_real_fu_8144_p2;
reg   [15:0] stage2_real_reg_13874;
wire    ap_CS_fsm_state271;
wire   [15:0] stage2_imag_fu_8149_p2;
reg   [15:0] stage2_imag_reg_13879;
wire   [15:0] stage2_real_29_fu_8154_p2;
reg   [15:0] stage2_real_29_reg_13884;
wire   [15:0] stage2_imag_29_fu_8159_p2;
reg   [15:0] stage2_imag_29_reg_13889;
wire   [15:0] stage2_real_30_fu_8164_p2;
reg   [15:0] stage2_real_30_reg_13894;
wire   [15:0] stage2_imag_30_fu_8169_p2;
reg   [15:0] stage2_imag_30_reg_13899;
wire   [15:0] stage2_real_31_fu_8174_p2;
reg   [15:0] stage2_real_31_reg_13904;
wire   [15:0] stage2_imag_31_fu_8179_p2;
reg   [15:0] stage2_imag_31_reg_13909;
wire   [15:0] stage2_real_32_fu_8184_p2;
reg   [15:0] stage2_real_32_reg_13914;
wire   [15:0] stage2_imag_32_fu_8189_p2;
reg   [15:0] stage2_imag_32_reg_13919;
wire   [15:0] stage2_real_33_fu_8194_p2;
reg   [15:0] stage2_real_33_reg_13924;
wire   [15:0] stage2_imag_33_fu_8199_p2;
reg   [15:0] stage2_imag_33_reg_13929;
wire   [15:0] stage2_real_34_fu_8204_p2;
reg   [15:0] stage2_real_34_reg_13934;
wire   [15:0] stage2_imag_34_fu_8209_p2;
reg   [15:0] stage2_imag_34_reg_13939;
wire   [15:0] stage2_real_35_fu_8214_p2;
reg   [15:0] stage2_real_35_reg_13944;
wire   [15:0] stage2_imag_35_fu_8219_p2;
reg   [15:0] stage2_imag_35_reg_13949;
wire   [15:0] stage2_real_36_fu_8224_p2;
reg   [15:0] stage2_real_36_reg_13954;
wire   [15:0] stage2_imag_36_fu_8229_p2;
reg   [15:0] stage2_imag_36_reg_13959;
wire   [15:0] stage2_real_37_fu_8234_p2;
reg   [15:0] stage2_real_37_reg_13964;
wire   [15:0] stage2_imag_37_fu_8239_p2;
reg   [15:0] stage2_imag_37_reg_13969;
wire   [15:0] stage2_real_38_fu_8244_p2;
reg   [15:0] stage2_real_38_reg_13974;
wire   [15:0] stage2_imag_38_fu_8249_p2;
reg   [15:0] stage2_imag_38_reg_13979;
wire   [15:0] stage2_real_39_fu_8254_p2;
reg   [15:0] stage2_real_39_reg_13984;
wire   [15:0] stage2_imag_39_fu_8259_p2;
reg   [15:0] stage2_imag_39_reg_13989;
wire   [15:0] stage2_real_40_fu_8264_p2;
reg   [15:0] stage2_real_40_reg_13994;
wire   [15:0] stage2_imag_40_fu_8269_p2;
reg   [15:0] stage2_imag_40_reg_13999;
wire   [15:0] stage2_real_41_fu_8274_p2;
reg   [15:0] stage2_real_41_reg_14004;
wire   [15:0] stage2_imag_41_fu_8279_p2;
reg   [15:0] stage2_imag_41_reg_14009;
wire   [15:0] stage2_real_42_fu_8284_p2;
reg   [15:0] stage2_real_42_reg_14014;
wire   [15:0] stage2_imag_42_fu_8289_p2;
reg   [15:0] stage2_imag_42_reg_14019;
wire   [15:0] stage2_real_43_fu_8294_p2;
reg   [15:0] stage2_real_43_reg_14024;
wire   [15:0] stage2_imag_43_fu_8299_p2;
reg   [15:0] stage2_imag_43_reg_14029;
wire   [15:0] stage2_real_44_fu_8304_p2;
reg   [15:0] stage2_real_44_reg_14034;
wire   [15:0] stage2_imag_44_fu_8309_p2;
reg   [15:0] stage2_imag_44_reg_14039;
wire   [15:0] stage2_real_45_fu_8314_p2;
reg   [15:0] stage2_real_45_reg_14044;
wire   [15:0] stage2_imag_45_fu_8319_p2;
reg   [15:0] stage2_imag_45_reg_14049;
wire   [15:0] stage2_real_46_fu_8324_p2;
reg   [15:0] stage2_real_46_reg_14054;
wire   [15:0] stage2_imag_46_fu_8329_p2;
reg   [15:0] stage2_imag_46_reg_14059;
wire   [15:0] stage2_real_47_fu_8334_p2;
reg   [15:0] stage2_real_47_reg_14064;
wire   [15:0] stage2_imag_47_fu_8339_p2;
reg   [15:0] stage2_imag_47_reg_14069;
wire   [15:0] stage2_real_48_fu_8344_p2;
reg   [15:0] stage2_real_48_reg_14074;
wire   [15:0] stage2_imag_48_fu_8349_p2;
reg   [15:0] stage2_imag_48_reg_14079;
wire   [15:0] stage2_real_49_fu_8354_p2;
reg   [15:0] stage2_real_49_reg_14084;
wire   [15:0] stage2_imag_49_fu_8359_p2;
reg   [15:0] stage2_imag_49_reg_14089;
wire   [15:0] stage2_real_50_fu_8364_p2;
reg   [15:0] stage2_real_50_reg_14094;
wire   [15:0] stage2_imag_50_fu_8369_p2;
reg   [15:0] stage2_imag_50_reg_14099;
wire   [15:0] stage2_real_51_fu_8374_p2;
reg   [15:0] stage2_real_51_reg_14104;
wire   [15:0] stage2_imag_51_fu_8379_p2;
reg   [15:0] stage2_imag_51_reg_14109;
wire   [15:0] stage2_real_52_fu_8384_p2;
reg   [15:0] stage2_real_52_reg_14114;
wire   [15:0] stage2_imag_52_fu_8389_p2;
reg   [15:0] stage2_imag_52_reg_14119;
wire   [15:0] stage2_real_53_fu_8394_p2;
reg   [15:0] stage2_real_53_reg_14124;
wire   [15:0] stage2_imag_53_fu_8399_p2;
reg   [15:0] stage2_imag_53_reg_14129;
wire   [15:0] stage2_real_54_fu_8404_p2;
reg   [15:0] stage2_real_54_reg_14134;
wire   [15:0] stage2_imag_54_fu_8409_p2;
reg   [15:0] stage2_imag_54_reg_14139;
wire   [15:0] stage2_real_55_fu_8414_p2;
reg   [15:0] stage2_real_55_reg_14144;
wire   [15:0] stage2_imag_55_fu_8419_p2;
reg   [15:0] stage2_imag_55_reg_14149;
wire   [15:0] stage2_real_56_fu_8424_p2;
reg   [15:0] stage2_real_56_reg_14154;
wire   [15:0] stage2_imag_56_fu_8429_p2;
reg   [15:0] stage2_imag_56_reg_14159;
wire   [15:0] stage2_real_57_fu_8434_p2;
reg   [15:0] stage2_real_57_reg_14164;
wire   [15:0] stage2_imag_57_fu_8439_p2;
reg   [15:0] stage2_imag_57_reg_14169;
wire   [15:0] stage2_real_58_fu_8444_p2;
reg   [15:0] stage2_real_58_reg_14174;
wire   [15:0] stage2_imag_58_fu_8449_p2;
reg   [15:0] stage2_imag_58_reg_14179;
wire   [15:0] stage2_real_59_fu_8454_p2;
reg   [15:0] stage2_real_59_reg_14184;
wire   [15:0] stage2_imag_59_fu_8459_p2;
reg   [15:0] stage2_imag_59_reg_14189;
wire    grp_fft32_Pipeline_input_loop_fu_1150_ap_start;
wire    grp_fft32_Pipeline_input_loop_fu_1150_ap_done;
wire    grp_fft32_Pipeline_input_loop_fu_1150_ap_idle;
wire    grp_fft32_Pipeline_input_loop_fu_1150_ap_ready;
wire    grp_fft32_Pipeline_input_loop_fu_1150_in_stream_TREADY;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_31_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_30_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_29_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_28_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_27_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_26_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_25_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_24_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_23_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_22_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_21_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_20_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_19_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_18_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_17_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_16_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_15_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_14_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_13_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_12_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_11_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_10_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_9_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_8_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_7_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_6_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_5_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_4_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_3_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_2_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_1_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_imag_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_imag_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_31_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_30_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_29_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_28_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_27_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_26_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_25_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_24_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_23_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_22_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_21_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_20_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_19_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_18_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_17_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_16_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_15_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_14_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_13_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_12_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_11_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_10_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_9_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_8_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_7_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_6_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_5_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_4_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_3_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_2_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_1_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_1150_data_real_out;
wire    grp_fft32_Pipeline_input_loop_fu_1150_data_real_out_ap_vld;
wire    grp_fft32_Pipeline_4_fu_1220_ap_start;
wire    grp_fft32_Pipeline_4_fu_1220_ap_done;
wire    grp_fft32_Pipeline_4_fu_1220_ap_idle;
wire    grp_fft32_Pipeline_4_fu_1220_ap_ready;
wire   [15:0] grp_fft32_Pipeline_4_fu_1220_select_ln18_out;
wire    grp_fft32_Pipeline_4_fu_1220_select_ln18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_4_fu_1220_select_ln18_1_out;
wire    grp_fft32_Pipeline_4_fu_1220_select_ln18_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_4_fu_1220_select_ln18_2_out;
wire    grp_fft32_Pipeline_4_fu_1220_select_ln18_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_4_fu_1220_select_ln18_3_out;
wire    grp_fft32_Pipeline_4_fu_1220_select_ln18_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_4_fu_1220_select_ln18_4_out;
wire    grp_fft32_Pipeline_4_fu_1220_select_ln18_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_4_fu_1220_select_ln18_5_out;
wire    grp_fft32_Pipeline_4_fu_1220_select_ln18_5_out_ap_vld;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_done;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_idle;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_ready;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_31_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_30_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_29_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_28_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_27_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_26_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_25_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_24_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_23_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_22_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_21_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_20_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_19_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_18_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_17_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_16_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_15_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_14_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_13_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_12_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_11_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_10_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_9_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_8_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_7_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_6_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_5_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_4_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_3_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_2_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_1_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_31_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_30_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_29_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_28_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_27_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_26_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_25_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_24_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_23_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_22_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_21_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_20_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_19_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_18_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_17_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_16_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_15_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_14_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_13_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_12_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_11_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_10_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_9_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_8_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_7_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_6_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_5_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_4_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_3_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_2_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_1_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_out;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_out_ap_vld;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_ap_done;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_ap_idle;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_ap_ready;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_31_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_30_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_29_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_28_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_27_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_26_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_25_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_24_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_23_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_22_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_21_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_20_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_19_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_18_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_17_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_16_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_15_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_14_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_13_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_12_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_11_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_10_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_9_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_8_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_7_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_6_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_5_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_4_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_3_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_2_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_1_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_31_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_30_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_29_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_28_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_27_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_26_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_25_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_24_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_23_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_22_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_21_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_20_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_19_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_18_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_17_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_16_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_15_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_14_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_13_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_12_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_11_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_10_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_9_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_8_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_7_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_6_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_5_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_4_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_3_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_2_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_1_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_out;
wire    grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_out_ap_vld;
wire    grp_fft32_Pipeline_5_fu_1494_ap_start;
wire    grp_fft32_Pipeline_5_fu_1494_ap_done;
wire    grp_fft32_Pipeline_5_fu_1494_ap_idle;
wire    grp_fft32_Pipeline_5_fu_1494_ap_ready;
wire   [15:0] grp_fft32_Pipeline_5_fu_1494_select_ln18_6_out;
wire    grp_fft32_Pipeline_5_fu_1494_select_ln18_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_5_fu_1494_select_ln18_7_out;
wire    grp_fft32_Pipeline_5_fu_1494_select_ln18_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_5_fu_1494_select_ln18_8_out;
wire    grp_fft32_Pipeline_5_fu_1494_select_ln18_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_5_fu_1494_select_ln18_9_out;
wire    grp_fft32_Pipeline_5_fu_1494_select_ln18_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_5_fu_1494_select_ln18_10_out;
wire    grp_fft32_Pipeline_5_fu_1494_select_ln18_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_5_fu_1494_select_ln18_11_out;
wire    grp_fft32_Pipeline_5_fu_1494_select_ln18_11_out_ap_vld;
wire    grp_generic_sincos_16_4_s_fu_1510_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1510_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1510_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1510_ap_ready;
reg   [15:0] grp_generic_sincos_16_4_s_fu_1510_in_val;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1510_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1510_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1518_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1518_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1518_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1518_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1518_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1518_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1526_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1526_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1526_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1526_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1526_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1526_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1534_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1534_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1534_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1534_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1534_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1534_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1542_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1542_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1542_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1542_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1542_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1542_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1550_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1550_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1550_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1550_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1550_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1550_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1558_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1558_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1558_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1558_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1558_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1558_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1566_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1566_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1566_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1566_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1566_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1566_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1574_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1574_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1574_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1574_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1574_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1574_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1582_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1582_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1582_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1582_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1582_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1582_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1590_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1590_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1590_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1590_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1590_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1590_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1598_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1598_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1598_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1598_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1598_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1598_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1606_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1606_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1606_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1606_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1606_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1606_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1614_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1614_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1614_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1614_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1614_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1614_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1622_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1622_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1622_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1622_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1622_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1622_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1630_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1630_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1630_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1630_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1630_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_1630_ap_return_1;
wire    grp_fft32_Pipeline_6_fu_1638_ap_start;
wire    grp_fft32_Pipeline_6_fu_1638_ap_done;
wire    grp_fft32_Pipeline_6_fu_1638_ap_idle;
wire    grp_fft32_Pipeline_6_fu_1638_ap_ready;
wire   [15:0] grp_fft32_Pipeline_6_fu_1638_select_ln18_12_out;
wire    grp_fft32_Pipeline_6_fu_1638_select_ln18_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_6_fu_1638_select_ln18_13_out;
wire    grp_fft32_Pipeline_6_fu_1638_select_ln18_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_6_fu_1638_select_ln18_14_out;
wire    grp_fft32_Pipeline_6_fu_1638_select_ln18_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_6_fu_1638_select_ln18_15_out;
wire    grp_fft32_Pipeline_6_fu_1638_select_ln18_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_6_fu_1638_select_ln18_16_out;
wire    grp_fft32_Pipeline_6_fu_1638_select_ln18_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_6_fu_1638_select_ln18_17_out;
wire    grp_fft32_Pipeline_6_fu_1638_select_ln18_17_out_ap_vld;
wire    grp_fft32_Pipeline_7_fu_1654_ap_start;
wire    grp_fft32_Pipeline_7_fu_1654_ap_done;
wire    grp_fft32_Pipeline_7_fu_1654_ap_idle;
wire    grp_fft32_Pipeline_7_fu_1654_ap_ready;
wire   [15:0] grp_fft32_Pipeline_7_fu_1654_select_ln18_18_out;
wire    grp_fft32_Pipeline_7_fu_1654_select_ln18_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_7_fu_1654_select_ln18_19_out;
wire    grp_fft32_Pipeline_7_fu_1654_select_ln18_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_7_fu_1654_select_ln18_20_out;
wire    grp_fft32_Pipeline_7_fu_1654_select_ln18_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_7_fu_1654_select_ln18_21_out;
wire    grp_fft32_Pipeline_7_fu_1654_select_ln18_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_7_fu_1654_select_ln18_22_out;
wire    grp_fft32_Pipeline_7_fu_1654_select_ln18_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_7_fu_1654_select_ln18_23_out;
wire    grp_fft32_Pipeline_7_fu_1654_select_ln18_23_out_ap_vld;
wire    grp_fft32_Pipeline_8_fu_1670_ap_start;
wire    grp_fft32_Pipeline_8_fu_1670_ap_done;
wire    grp_fft32_Pipeline_8_fu_1670_ap_idle;
wire    grp_fft32_Pipeline_8_fu_1670_ap_ready;
wire   [15:0] grp_fft32_Pipeline_8_fu_1670_select_ln18_24_out;
wire    grp_fft32_Pipeline_8_fu_1670_select_ln18_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_1670_select_ln18_25_out;
wire    grp_fft32_Pipeline_8_fu_1670_select_ln18_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_1670_select_ln18_26_out;
wire    grp_fft32_Pipeline_8_fu_1670_select_ln18_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_1670_select_ln18_27_out;
wire    grp_fft32_Pipeline_8_fu_1670_select_ln18_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_1670_select_ln18_28_out;
wire    grp_fft32_Pipeline_8_fu_1670_select_ln18_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_1670_select_ln18_29_out;
wire    grp_fft32_Pipeline_8_fu_1670_select_ln18_29_out_ap_vld;
wire    grp_fft32_Pipeline_9_fu_1686_ap_start;
wire    grp_fft32_Pipeline_9_fu_1686_ap_done;
wire    grp_fft32_Pipeline_9_fu_1686_ap_idle;
wire    grp_fft32_Pipeline_9_fu_1686_ap_ready;
wire   [15:0] grp_fft32_Pipeline_9_fu_1686_select_ln18_30_out;
wire    grp_fft32_Pipeline_9_fu_1686_select_ln18_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_9_fu_1686_select_ln18_31_out;
wire    grp_fft32_Pipeline_9_fu_1686_select_ln18_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_9_fu_1686_select_ln18_32_out;
wire    grp_fft32_Pipeline_9_fu_1686_select_ln18_32_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_9_fu_1686_select_ln18_33_out;
wire    grp_fft32_Pipeline_9_fu_1686_select_ln18_33_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_9_fu_1686_select_ln18_34_out;
wire    grp_fft32_Pipeline_9_fu_1686_select_ln18_34_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_9_fu_1686_select_ln18_35_out;
wire    grp_fft32_Pipeline_9_fu_1686_select_ln18_35_out_ap_vld;
wire    grp_fft32_Pipeline_10_fu_1702_ap_start;
wire    grp_fft32_Pipeline_10_fu_1702_ap_done;
wire    grp_fft32_Pipeline_10_fu_1702_ap_idle;
wire    grp_fft32_Pipeline_10_fu_1702_ap_ready;
wire   [15:0] grp_fft32_Pipeline_10_fu_1702_select_ln18_36_out;
wire    grp_fft32_Pipeline_10_fu_1702_select_ln18_36_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_10_fu_1702_select_ln18_37_out;
wire    grp_fft32_Pipeline_10_fu_1702_select_ln18_37_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_10_fu_1702_select_ln18_38_out;
wire    grp_fft32_Pipeline_10_fu_1702_select_ln18_38_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_10_fu_1702_select_ln18_39_out;
wire    grp_fft32_Pipeline_10_fu_1702_select_ln18_39_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_10_fu_1702_select_ln18_40_out;
wire    grp_fft32_Pipeline_10_fu_1702_select_ln18_40_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_10_fu_1702_select_ln18_41_out;
wire    grp_fft32_Pipeline_10_fu_1702_select_ln18_41_out_ap_vld;
wire    grp_fft32_Pipeline_11_fu_1718_ap_start;
wire    grp_fft32_Pipeline_11_fu_1718_ap_done;
wire    grp_fft32_Pipeline_11_fu_1718_ap_idle;
wire    grp_fft32_Pipeline_11_fu_1718_ap_ready;
wire   [15:0] grp_fft32_Pipeline_11_fu_1718_select_ln18_42_out;
wire    grp_fft32_Pipeline_11_fu_1718_select_ln18_42_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_11_fu_1718_select_ln18_43_out;
wire    grp_fft32_Pipeline_11_fu_1718_select_ln18_43_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_11_fu_1718_select_ln18_44_out;
wire    grp_fft32_Pipeline_11_fu_1718_select_ln18_44_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_11_fu_1718_select_ln18_45_out;
wire    grp_fft32_Pipeline_11_fu_1718_select_ln18_45_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_11_fu_1718_select_ln18_46_out;
wire    grp_fft32_Pipeline_11_fu_1718_select_ln18_46_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_11_fu_1718_select_ln18_47_out;
wire    grp_fft32_Pipeline_11_fu_1718_select_ln18_47_out_ap_vld;
wire    grp_fft32_Pipeline_output_loop_fu_1734_ap_start;
wire    grp_fft32_Pipeline_output_loop_fu_1734_ap_done;
wire    grp_fft32_Pipeline_output_loop_fu_1734_ap_idle;
wire    grp_fft32_Pipeline_output_loop_fu_1734_ap_ready;
wire    grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TREADY;
wire   [47:0] grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TDATA;
wire    grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TVALID;
reg    grp_fft32_Pipeline_input_loop_fu_1150_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_fft32_Pipeline_4_fu_1220_ap_start_reg;
reg   [15:0] w_real_3_3_fu_170;
reg   [15:0] w_real_3_2_fu_166;
reg   [15:0] w_real_3_1_fu_162;
reg   [15:0] w_imag_3_3_fu_182;
reg   [15:0] w_imag_3_2_fu_178;
reg   [15:0] w_imag_3_1_fu_174;
reg    grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_fft32_Pipeline_5_fu_1494_ap_start_reg;
wire    ap_CS_fsm_state40;
reg   [15:0] w_real_3_6_fu_966;
reg   [15:0] w_real_3_5_fu_962;
reg   [15:0] w_real_3_4_fu_958;
reg   [15:0] w_imag_3_6_fu_978;
reg   [15:0] w_imag_3_5_fu_974;
reg   [15:0] w_imag_3_4_fu_970;
reg    grp_generic_sincos_16_4_s_fu_1510_ap_start_reg;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state99;
wire    ap_CS_fsm_state126;
wire    ap_CS_fsm_state160;
wire    ap_CS_fsm_state194;
wire    ap_CS_fsm_state228;
wire    ap_CS_fsm_state262;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state100;
wire    ap_CS_fsm_state127;
wire    ap_CS_fsm_state161;
wire    ap_CS_fsm_state195;
wire    ap_CS_fsm_state229;
wire    ap_CS_fsm_state263;
reg    grp_generic_sincos_16_4_s_fu_1518_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1526_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1534_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1542_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1550_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1558_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1566_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1574_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1582_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1590_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1598_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1606_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1614_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1622_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1630_ap_start_reg;
reg    grp_fft32_Pipeline_6_fu_1638_ap_start_reg;
wire    ap_CS_fsm_state74;
reg   [15:0] w_real_3_13_fu_994;
reg   [15:0] w_real_3_12_fu_990;
reg   [15:0] w_real_3_11_fu_986;
reg   [15:0] w_imag_3_13_fu_1006;
reg   [15:0] w_imag_3_12_fu_1002;
reg   [15:0] w_imag_3_11_fu_998;
reg    grp_fft32_Pipeline_7_fu_1654_ap_start_reg;
wire    ap_CS_fsm_state101;
reg   [15:0] w_real_3_20_fu_1022;
reg   [15:0] w_real_3_19_fu_1018;
reg   [15:0] w_real_3_18_fu_1014;
reg   [15:0] w_imag_3_20_fu_1034;
reg   [15:0] w_imag_3_19_fu_1030;
reg   [15:0] w_imag_3_18_fu_1026;
reg    grp_fft32_Pipeline_8_fu_1670_ap_start_reg;
wire    ap_CS_fsm_state128;
reg   [15:0] w_real_3_27_fu_1050;
reg   [15:0] w_real_3_26_fu_1046;
reg   [15:0] w_real_3_25_fu_1042;
reg   [15:0] w_imag_3_27_fu_1062;
reg   [15:0] w_imag_3_26_fu_1058;
reg   [15:0] w_imag_3_25_fu_1054;
reg    grp_fft32_Pipeline_9_fu_1686_ap_start_reg;
wire    ap_CS_fsm_state162;
reg   [15:0] w_real_3_34_fu_1078;
reg   [15:0] w_real_3_33_fu_1074;
reg   [15:0] w_real_3_32_fu_1070;
reg   [15:0] w_imag_3_34_fu_1090;
reg   [15:0] w_imag_3_33_fu_1086;
reg   [15:0] w_imag_3_32_fu_1082;
reg    grp_fft32_Pipeline_10_fu_1702_ap_start_reg;
wire    ap_CS_fsm_state196;
reg   [15:0] w_real_3_41_fu_1106;
reg   [15:0] w_real_3_40_fu_1102;
reg   [15:0] w_real_3_39_fu_1098;
reg   [15:0] w_imag_3_41_fu_1118;
reg   [15:0] w_imag_3_40_fu_1114;
reg   [15:0] w_imag_3_39_fu_1110;
reg    grp_fft32_Pipeline_11_fu_1718_ap_start_reg;
wire    ap_CS_fsm_state230;
reg   [15:0] w_real_3_51_fu_1134;
reg   [15:0] w_real_3_47_fu_1130;
reg   [15:0] w_real_3_46_fu_1126;
reg   [15:0] w_imag_3_51_fu_1146;
reg   [15:0] w_imag_3_47_fu_1142;
reg   [15:0] w_imag_3_46_fu_1138;
reg    grp_fft32_Pipeline_output_loop_fu_1734_ap_start_reg;
wire    ap_CS_fsm_state272;
reg   [2:0] k_fu_158;
wire   [2:0] add_ln118_fu_2747_p2;
wire    ap_CS_fsm_state1;
wire   [15:0] w_real_3_10_fu_3103_p3;
wire   [15:0] w_real_3_9_fu_3095_p3;
wire   [15:0] w_real_3_fu_3087_p3;
wire   [15:0] w_imag_3_10_fu_3131_p3;
wire   [15:0] w_imag_3_9_fu_3123_p3;
wire   [15:0] w_imag_3_fu_3115_p3;
reg   [2:0] k_1_fu_954;
wire   [2:0] add_ln118_1_fu_3296_p2;
wire   [15:0] w_real_3_17_fu_3664_p3;
wire   [15:0] w_real_3_16_fu_3656_p3;
wire   [15:0] w_real_3_15_fu_3648_p3;
wire   [15:0] w_imag_3_17_fu_3692_p3;
wire   [15:0] w_imag_3_16_fu_3684_p3;
wire   [15:0] w_imag_3_15_fu_3676_p3;
reg   [2:0] k_2_fu_982;
wire   [2:0] add_ln118_2_fu_3869_p2;
wire   [15:0] w_real_3_24_fu_4238_p3;
wire   [15:0] w_real_3_23_fu_4230_p3;
wire   [15:0] w_real_3_22_fu_4222_p3;
wire   [15:0] w_imag_3_24_fu_4266_p3;
wire   [15:0] w_imag_3_23_fu_4258_p3;
wire   [15:0] w_imag_3_22_fu_4250_p3;
reg   [2:0] k_3_fu_1010;
wire   [2:0] add_ln118_3_fu_4446_p2;
wire   [15:0] w_real_3_31_fu_4831_p3;
wire   [15:0] w_real_3_30_fu_4823_p3;
wire   [15:0] w_real_3_29_fu_4815_p3;
wire   [15:0] w_imag_3_31_fu_4859_p3;
wire   [15:0] w_imag_3_30_fu_4851_p3;
wire   [15:0] w_imag_3_29_fu_4843_p3;
reg   [2:0] k_4_fu_1038;
wire   [2:0] add_ln118_4_fu_5023_p2;
wire   [15:0] w_real_3_38_fu_5408_p3;
wire   [15:0] w_real_3_37_fu_5400_p3;
wire   [15:0] w_real_3_36_fu_5392_p3;
wire   [15:0] w_imag_3_38_fu_5436_p3;
wire   [15:0] w_imag_3_37_fu_5428_p3;
wire   [15:0] w_imag_3_36_fu_5420_p3;
reg   [2:0] k_5_fu_1066;
wire   [2:0] add_ln118_5_fu_5600_p2;
wire   [15:0] w_real_3_45_fu_5985_p3;
wire   [15:0] w_real_3_44_fu_5977_p3;
wire   [15:0] w_real_3_43_fu_5969_p3;
wire   [15:0] w_imag_3_45_fu_6013_p3;
wire   [15:0] w_imag_3_44_fu_6005_p3;
wire   [15:0] w_imag_3_43_fu_5997_p3;
reg   [2:0] k_6_fu_1094;
wire   [2:0] add_ln118_6_fu_6177_p2;
wire   [15:0] w_real_3_58_fu_6554_p3;
wire   [15:0] w_real_3_57_fu_6546_p3;
wire   [15:0] w_real_3_56_fu_6538_p3;
wire   [15:0] w_imag_3_58_fu_6582_p3;
wire   [15:0] w_imag_3_57_fu_6574_p3;
wire   [15:0] w_imag_3_56_fu_6566_p3;
reg   [2:0] k_7_fu_1122;
wire   [2:0] add_ln118_7_fu_6754_p2;
wire   [15:0] w_real_3_62_fu_7126_p3;
wire   [15:0] w_real_3_61_fu_7118_p3;
wire   [15:0] w_real_3_60_fu_7110_p3;
wire   [15:0] w_imag_3_62_fu_7154_p3;
wire   [15:0] w_imag_3_61_fu_7146_p3;
wire   [15:0] w_imag_3_60_fu_7138_p3;
reg   [63:0] grp_fu_1804_p0;
reg   [63:0] grp_fu_1804_p1;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state83;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state110;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state137;
wire    ap_CS_fsm_state144;
wire    ap_CS_fsm_state151;
wire    ap_CS_fsm_state171;
wire    ap_CS_fsm_state178;
wire    ap_CS_fsm_state185;
wire    ap_CS_fsm_state205;
wire    ap_CS_fsm_state212;
wire    ap_CS_fsm_state219;
wire    ap_CS_fsm_state239;
wire    ap_CS_fsm_state246;
wire    ap_CS_fsm_state253;
reg   [31:0] grp_fu_1813_p0;
wire  signed [15:0] sext_ln10_fu_2758_p0;
wire  signed [15:0] sext_ln10_2_fu_2765_p0;
wire  signed [15:0] mul_ln10_fu_2772_p0;
wire  signed [15:0] mul_ln10_fu_2772_p1;
wire  signed [27:0] sext_ln10_1_fu_2762_p1;
wire  signed [15:0] mul_ln11_fu_2778_p0;
wire  signed [15:0] mul_ln11_fu_2778_p1;
wire  signed [15:0] sext_ln10_4_fu_2784_p0;
wire  signed [15:0] sext_ln10_6_fu_2791_p0;
wire  signed [15:0] mul_ln10_2_fu_2798_p0;
wire  signed [15:0] mul_ln10_2_fu_2798_p1;
wire  signed [27:0] sext_ln10_5_fu_2788_p1;
wire  signed [15:0] mul_ln11_2_fu_2804_p0;
wire  signed [15:0] mul_ln11_2_fu_2804_p1;
wire  signed [15:0] sext_ln10_8_fu_2810_p0;
wire  signed [15:0] sext_ln10_10_fu_2817_p0;
wire  signed [15:0] mul_ln10_4_fu_2824_p0;
wire  signed [15:0] mul_ln10_4_fu_2824_p1;
wire  signed [27:0] sext_ln10_9_fu_2814_p1;
wire  signed [15:0] mul_ln11_4_fu_2830_p0;
wire  signed [15:0] mul_ln11_4_fu_2830_p1;
wire   [10:0] tmp1_fu_2852_p4;
wire   [51:0] trunc_ln120_2_fu_2866_p1;
wire   [52:0] zext_ln120_2_cast_fu_2870_p3;
wire   [53:0] zext_ln120_2_fu_2878_p1;
wire   [0:0] tmp_fu_2844_p3;
wire   [53:0] sub_ln120_fu_2882_p2;
wire   [62:0] trunc_ln120_1_fu_2840_p1;
wire   [11:0] zext_ln120_fu_2862_p1;
wire   [11:0] sub_ln120_1_fu_2902_p2;
wire   [11:0] add_ln120_fu_2914_p2;
wire   [11:0] sub_ln120_2_fu_2920_p2;
wire   [7:0] tmp_3_fu_2944_p4;
wire  signed [31:0] sext_ln120_fu_2960_p1;
wire   [53:0] zext_ln120_4_fu_2968_p1;
wire   [53:0] ashr_ln120_fu_2972_p2;
wire   [0:0] angle_2_fu_2981_p3;
wire   [0:0] icmp_ln120_3_fu_2963_p2;
wire   [15:0] angle_1_fu_2977_p1;
wire   [15:0] select_ln120_2_fu_2988_p3;
wire   [15:0] sext_ln120cast_fu_3004_p1;
wire   [15:0] shl_ln120_fu_3008_p2;
wire   [15:0] angle_5_fu_3013_p3;
wire   [0:0] xor_ln120_fu_3027_p2;
wire   [0:0] and_ln120_fu_3032_p2;
wire   [15:0] angle_6_fu_3020_p3;
wire   [0:0] or_ln120_fu_3044_p2;
wire   [0:0] xor_ln120_1_fu_3048_p2;
wire   [0:0] and_ln120_1_fu_3054_p2;
wire   [15:0] angle_3_fu_2996_p3;
wire   [15:0] angle_7_fu_3037_p3;
wire   [0:0] icmp_ln121_fu_3071_p2;
wire   [0:0] icmp_ln121_1_fu_3076_p2;
wire   [0:0] or_ln121_fu_3081_p2;
wire  signed [15:0] sext_ln121_fu_3067_p1;
wire  signed [15:0] sext_ln122_fu_3111_p1;
wire  signed [27:0] grp_fu_8464_p3;
wire  signed [27:0] grp_fu_8472_p3;
wire  signed [27:0] grp_fu_8480_p3;
wire  signed [27:0] grp_fu_8488_p3;
wire  signed [27:0] grp_fu_8496_p3;
wire  signed [27:0] grp_fu_8504_p3;
wire   [15:0] br_fu_3169_p4;
wire   [15:0] dr_fu_3205_p4;
wire   [15:0] cr_fu_3187_p4;
wire   [15:0] di_fu_3214_p4;
wire   [15:0] ci_fu_3196_p4;
wire   [15:0] bi_fu_3178_p4;
wire  signed [15:0] sext_ln10_12_fu_3315_p0;
wire  signed [15:0] sext_ln10_14_fu_3322_p0;
wire  signed [15:0] mul_ln10_6_fu_3329_p0;
wire  signed [15:0] mul_ln10_6_fu_3329_p1;
wire  signed [27:0] sext_ln10_13_fu_3319_p1;
wire  signed [15:0] mul_ln11_6_fu_3335_p0;
wire  signed [15:0] mul_ln11_6_fu_3335_p1;
wire  signed [15:0] sext_ln10_16_fu_3341_p0;
wire  signed [15:0] sext_ln10_18_fu_3348_p0;
wire  signed [15:0] mul_ln10_8_fu_3355_p0;
wire  signed [15:0] mul_ln10_8_fu_3355_p1;
wire  signed [27:0] sext_ln10_17_fu_3345_p1;
wire  signed [15:0] mul_ln11_8_fu_3361_p0;
wire  signed [15:0] mul_ln11_8_fu_3361_p1;
wire  signed [15:0] sext_ln10_20_fu_3367_p0;
wire  signed [15:0] sext_ln10_22_fu_3374_p0;
wire  signed [15:0] mul_ln10_10_fu_3381_p0;
wire  signed [15:0] mul_ln10_10_fu_3381_p1;
wire  signed [27:0] sext_ln10_21_fu_3371_p1;
wire  signed [15:0] mul_ln11_10_fu_3387_p0;
wire  signed [15:0] mul_ln11_10_fu_3387_p1;
wire   [10:0] tmp_s_fu_3413_p4;
wire   [51:0] trunc_ln120_8_fu_3427_p1;
wire   [52:0] zext_ln120_7_cast_fu_3431_p3;
wire   [53:0] zext_ln120_7_fu_3439_p1;
wire   [0:0] tmp_4_fu_3405_p3;
wire   [53:0] sub_ln120_3_fu_3443_p2;
wire   [62:0] trunc_ln120_7_fu_3401_p1;
wire   [11:0] zext_ln120_3_fu_3423_p1;
wire   [11:0] sub_ln120_4_fu_3463_p2;
wire   [11:0] add_ln120_1_fu_3475_p2;
wire   [11:0] sub_ln120_5_fu_3481_p2;
wire   [7:0] tmp_6_fu_3505_p4;
wire  signed [31:0] sext_ln120_2_fu_3521_p1;
wire   [53:0] zext_ln120_8_fu_3529_p1;
wire   [53:0] ashr_ln120_1_fu_3533_p2;
wire   [0:0] angle_11_fu_3542_p3;
wire   [0:0] icmp_ln120_8_fu_3524_p2;
wire   [15:0] angle_10_fu_3538_p1;
wire   [15:0] select_ln120_14_fu_3549_p3;
wire   [15:0] sext_ln120_2cast_fu_3565_p1;
wire   [15:0] shl_ln120_1_fu_3569_p2;
wire   [15:0] angle_14_fu_3574_p3;
wire   [0:0] xor_ln120_2_fu_3588_p2;
wire   [0:0] and_ln120_2_fu_3593_p2;
wire   [15:0] angle_15_fu_3581_p3;
wire   [0:0] or_ln120_1_fu_3605_p2;
wire   [0:0] xor_ln120_3_fu_3609_p2;
wire   [0:0] and_ln120_3_fu_3615_p2;
wire   [15:0] angle_12_fu_3557_p3;
wire   [15:0] angle_16_fu_3598_p3;
wire   [0:0] icmp_ln121_2_fu_3632_p2;
wire   [0:0] icmp_ln121_3_fu_3637_p2;
wire   [0:0] or_ln121_1_fu_3642_p2;
wire  signed [15:0] sext_ln121_1_fu_3628_p1;
wire  signed [15:0] sext_ln122_1_fu_3672_p1;
wire  signed [27:0] grp_fu_8512_p3;
wire  signed [27:0] grp_fu_8520_p3;
wire  signed [27:0] grp_fu_8528_p3;
wire  signed [27:0] grp_fu_8536_p3;
wire  signed [27:0] grp_fu_8544_p3;
wire  signed [27:0] grp_fu_8552_p3;
wire   [15:0] br_1_fu_3738_p4;
wire   [15:0] dr_1_fu_3774_p4;
wire   [15:0] cr_1_fu_3756_p4;
wire   [15:0] di_1_fu_3783_p4;
wire   [15:0] ci_1_fu_3765_p4;
wire   [15:0] bi_1_fu_3747_p4;
wire  signed [15:0] sext_ln10_24_fu_3888_p0;
wire  signed [15:0] sext_ln10_26_fu_3895_p0;
wire  signed [15:0] mul_ln10_12_fu_3902_p0;
wire  signed [15:0] mul_ln10_12_fu_3902_p1;
wire  signed [27:0] sext_ln10_25_fu_3892_p1;
wire  signed [15:0] mul_ln11_12_fu_3908_p0;
wire  signed [15:0] mul_ln11_12_fu_3908_p1;
wire  signed [15:0] sext_ln10_28_fu_3914_p0;
wire  signed [15:0] sext_ln10_30_fu_3921_p0;
wire  signed [15:0] mul_ln10_14_fu_3928_p0;
wire  signed [15:0] mul_ln10_14_fu_3928_p1;
wire  signed [27:0] sext_ln10_29_fu_3918_p1;
wire  signed [15:0] mul_ln11_14_fu_3934_p0;
wire  signed [15:0] mul_ln11_14_fu_3934_p1;
wire  signed [15:0] sext_ln10_32_fu_3940_p0;
wire  signed [15:0] sext_ln10_34_fu_3947_p0;
wire  signed [15:0] mul_ln10_16_fu_3954_p0;
wire  signed [15:0] mul_ln10_16_fu_3954_p1;
wire  signed [27:0] sext_ln10_33_fu_3944_p1;
wire  signed [15:0] mul_ln11_16_fu_3960_p0;
wire  signed [15:0] mul_ln11_16_fu_3960_p1;
wire   [10:0] tmp_5_fu_3987_p4;
wire   [51:0] trunc_ln120_14_fu_4001_p1;
wire   [52:0] zext_ln120_11_cast_fu_4005_p3;
wire   [53:0] zext_ln120_11_fu_4013_p1;
wire   [0:0] tmp_7_fu_3979_p3;
wire   [53:0] sub_ln120_6_fu_4017_p2;
wire   [62:0] trunc_ln120_13_fu_3975_p1;
wire   [11:0] zext_ln120_6_fu_3997_p1;
wire   [11:0] sub_ln120_7_fu_4037_p2;
wire   [11:0] add_ln120_2_fu_4049_p2;
wire   [11:0] sub_ln120_8_fu_4055_p2;
wire   [7:0] tmp_9_fu_4079_p4;
wire  signed [31:0] sext_ln120_4_fu_4095_p1;
wire   [53:0] zext_ln120_13_fu_4103_p1;
wire   [53:0] ashr_ln120_2_fu_4107_p2;
wire   [0:0] angle_20_fu_4116_p3;
wire   [0:0] icmp_ln120_13_fu_4098_p2;
wire   [15:0] angle_19_fu_4112_p1;
wire   [15:0] select_ln120_26_fu_4123_p3;
wire   [15:0] sext_ln120_4cast_fu_4139_p1;
wire   [15:0] shl_ln120_2_fu_4143_p2;
wire   [15:0] angle_23_fu_4148_p3;
wire   [0:0] xor_ln120_4_fu_4162_p2;
wire   [0:0] and_ln120_4_fu_4167_p2;
wire   [15:0] angle_24_fu_4155_p3;
wire   [0:0] or_ln120_2_fu_4179_p2;
wire   [0:0] xor_ln120_5_fu_4183_p2;
wire   [0:0] and_ln120_5_fu_4189_p2;
wire   [15:0] angle_21_fu_4131_p3;
wire   [15:0] angle_25_fu_4172_p3;
wire   [0:0] icmp_ln121_4_fu_4206_p2;
wire   [0:0] icmp_ln121_5_fu_4211_p2;
wire   [0:0] or_ln121_2_fu_4216_p2;
wire  signed [15:0] sext_ln121_2_fu_4202_p1;
wire  signed [15:0] sext_ln122_2_fu_4246_p1;
wire  signed [27:0] grp_fu_8560_p3;
wire  signed [27:0] grp_fu_8568_p3;
wire  signed [27:0] grp_fu_8576_p3;
wire  signed [27:0] grp_fu_8584_p3;
wire  signed [27:0] grp_fu_8592_p3;
wire  signed [27:0] grp_fu_8600_p3;
wire   [15:0] br_2_fu_4316_p4;
wire   [15:0] dr_2_fu_4352_p4;
wire   [15:0] cr_2_fu_4334_p4;
wire   [15:0] di_2_fu_4361_p4;
wire   [15:0] ci_2_fu_4343_p4;
wire   [15:0] bi_2_fu_4325_p4;
wire  signed [15:0] sext_ln10_36_fu_4477_p0;
wire  signed [15:0] sext_ln10_38_fu_4484_p0;
wire  signed [15:0] mul_ln10_18_fu_4491_p0;
wire  signed [15:0] mul_ln10_18_fu_4491_p1;
wire  signed [27:0] sext_ln10_37_fu_4481_p1;
wire  signed [15:0] mul_ln11_18_fu_4497_p0;
wire  signed [15:0] mul_ln11_18_fu_4497_p1;
wire  signed [15:0] sext_ln10_40_fu_4503_p0;
wire  signed [15:0] sext_ln10_42_fu_4510_p0;
wire  signed [15:0] mul_ln10_20_fu_4517_p0;
wire  signed [15:0] mul_ln10_20_fu_4517_p1;
wire  signed [27:0] sext_ln10_41_fu_4507_p1;
wire  signed [15:0] mul_ln11_20_fu_4523_p0;
wire  signed [15:0] mul_ln11_20_fu_4523_p1;
wire  signed [15:0] sext_ln10_44_fu_4529_p0;
wire  signed [15:0] sext_ln10_46_fu_4536_p0;
wire  signed [15:0] mul_ln10_22_fu_4543_p0;
wire  signed [15:0] mul_ln10_22_fu_4543_p1;
wire  signed [27:0] sext_ln10_45_fu_4533_p1;
wire  signed [15:0] mul_ln11_22_fu_4549_p0;
wire  signed [15:0] mul_ln11_22_fu_4549_p1;
wire   [10:0] tmp_8_fu_4580_p4;
wire   [51:0] trunc_ln120_20_fu_4594_p1;
wire   [52:0] zext_ln120_16_cast_fu_4598_p3;
wire   [53:0] zext_ln120_16_fu_4606_p1;
wire   [0:0] tmp_10_fu_4572_p3;
wire   [53:0] sub_ln120_9_fu_4610_p2;
wire   [62:0] trunc_ln120_19_fu_4568_p1;
wire   [11:0] zext_ln120_9_fu_4590_p1;
wire   [11:0] sub_ln120_10_fu_4630_p2;
wire   [11:0] add_ln120_3_fu_4642_p2;
wire   [11:0] sub_ln120_11_fu_4648_p2;
wire   [7:0] tmp_12_fu_4672_p4;
wire  signed [31:0] sext_ln120_6_fu_4688_p1;
wire   [53:0] zext_ln120_17_fu_4696_p1;
wire   [53:0] ashr_ln120_3_fu_4700_p2;
wire   [0:0] angle_29_fu_4709_p3;
wire   [0:0] icmp_ln120_18_fu_4691_p2;
wire   [15:0] angle_28_fu_4705_p1;
wire   [15:0] select_ln120_34_fu_4716_p3;
wire   [15:0] sext_ln120_6cast_fu_4732_p1;
wire   [15:0] shl_ln120_3_fu_4736_p2;
wire   [15:0] angle_32_fu_4741_p3;
wire   [0:0] xor_ln120_6_fu_4755_p2;
wire   [0:0] and_ln120_6_fu_4760_p2;
wire   [15:0] angle_33_fu_4748_p3;
wire   [0:0] or_ln120_3_fu_4772_p2;
wire   [0:0] xor_ln120_7_fu_4776_p2;
wire   [0:0] and_ln120_7_fu_4782_p2;
wire   [15:0] angle_30_fu_4724_p3;
wire   [15:0] angle_34_fu_4765_p3;
wire   [0:0] icmp_ln121_6_fu_4799_p2;
wire   [0:0] icmp_ln121_7_fu_4804_p2;
wire   [0:0] or_ln121_3_fu_4809_p2;
wire  signed [15:0] sext_ln121_3_fu_4795_p1;
wire  signed [15:0] sext_ln122_3_fu_4839_p1;
wire  signed [27:0] grp_fu_8608_p3;
wire  signed [27:0] grp_fu_8616_p3;
wire  signed [27:0] grp_fu_8624_p3;
wire  signed [27:0] grp_fu_8632_p3;
wire  signed [27:0] grp_fu_8640_p3;
wire  signed [27:0] grp_fu_8648_p3;
wire   [15:0] br_3_fu_4897_p4;
wire   [15:0] dr_3_fu_4933_p4;
wire   [15:0] cr_3_fu_4915_p4;
wire   [15:0] di_3_fu_4942_p4;
wire   [15:0] ci_3_fu_4924_p4;
wire   [15:0] bi_3_fu_4906_p4;
wire  signed [15:0] sext_ln10_48_fu_5054_p0;
wire  signed [15:0] sext_ln10_50_fu_5061_p0;
wire  signed [15:0] mul_ln10_24_fu_5068_p0;
wire  signed [15:0] mul_ln10_24_fu_5068_p1;
wire  signed [27:0] sext_ln10_49_fu_5058_p1;
wire  signed [15:0] mul_ln11_24_fu_5074_p0;
wire  signed [15:0] mul_ln11_24_fu_5074_p1;
wire  signed [15:0] sext_ln10_52_fu_5080_p0;
wire  signed [15:0] sext_ln10_54_fu_5087_p0;
wire  signed [15:0] mul_ln10_26_fu_5094_p0;
wire  signed [15:0] mul_ln10_26_fu_5094_p1;
wire  signed [27:0] sext_ln10_53_fu_5084_p1;
wire  signed [15:0] mul_ln11_26_fu_5100_p0;
wire  signed [15:0] mul_ln11_26_fu_5100_p1;
wire  signed [15:0] sext_ln10_56_fu_5106_p0;
wire  signed [15:0] sext_ln10_58_fu_5113_p0;
wire  signed [15:0] mul_ln10_28_fu_5120_p0;
wire  signed [15:0] mul_ln10_28_fu_5120_p1;
wire  signed [27:0] sext_ln10_57_fu_5110_p1;
wire  signed [15:0] mul_ln11_28_fu_5126_p0;
wire  signed [15:0] mul_ln11_28_fu_5126_p1;
wire   [10:0] tmp_11_fu_5157_p4;
wire   [51:0] trunc_ln120_26_fu_5171_p1;
wire   [52:0] zext_ln120_20_cast_fu_5175_p3;
wire   [53:0] zext_ln120_20_fu_5183_p1;
wire   [0:0] tmp_13_fu_5149_p3;
wire   [53:0] sub_ln120_12_fu_5187_p2;
wire   [62:0] trunc_ln120_25_fu_5145_p1;
wire   [11:0] zext_ln120_12_fu_5167_p1;
wire   [11:0] sub_ln120_13_fu_5207_p2;
wire   [11:0] add_ln120_4_fu_5219_p2;
wire   [11:0] sub_ln120_14_fu_5225_p2;
wire   [7:0] tmp_15_fu_5249_p4;
wire  signed [31:0] sext_ln120_8_fu_5265_p1;
wire   [53:0] zext_ln120_22_fu_5273_p1;
wire   [53:0] ashr_ln120_4_fu_5277_p2;
wire   [0:0] angle_38_fu_5286_p3;
wire   [0:0] icmp_ln120_23_fu_5268_p2;
wire   [15:0] angle_37_fu_5282_p1;
wire   [15:0] select_ln120_40_fu_5293_p3;
wire   [15:0] sext_ln120_8cast_fu_5309_p1;
wire   [15:0] shl_ln120_4_fu_5313_p2;
wire   [15:0] angle_41_fu_5318_p3;
wire   [0:0] xor_ln120_8_fu_5332_p2;
wire   [0:0] and_ln120_8_fu_5337_p2;
wire   [15:0] angle_42_fu_5325_p3;
wire   [0:0] or_ln120_4_fu_5349_p2;
wire   [0:0] xor_ln120_9_fu_5353_p2;
wire   [0:0] and_ln120_9_fu_5359_p2;
wire   [15:0] angle_39_fu_5301_p3;
wire   [15:0] angle_43_fu_5342_p3;
wire   [0:0] icmp_ln121_8_fu_5376_p2;
wire   [0:0] icmp_ln121_9_fu_5381_p2;
wire   [0:0] or_ln121_4_fu_5386_p2;
wire  signed [15:0] sext_ln121_4_fu_5372_p1;
wire  signed [15:0] sext_ln122_4_fu_5416_p1;
wire  signed [27:0] grp_fu_8656_p3;
wire  signed [27:0] grp_fu_8664_p3;
wire  signed [27:0] grp_fu_8672_p3;
wire  signed [27:0] grp_fu_8680_p3;
wire  signed [27:0] grp_fu_8688_p3;
wire  signed [27:0] grp_fu_8696_p3;
wire   [15:0] br_4_fu_5474_p4;
wire   [15:0] dr_4_fu_5510_p4;
wire   [15:0] cr_4_fu_5492_p4;
wire   [15:0] di_4_fu_5519_p4;
wire   [15:0] ci_4_fu_5501_p4;
wire   [15:0] bi_4_fu_5483_p4;
wire  signed [15:0] sext_ln10_60_fu_5631_p0;
wire  signed [15:0] sext_ln10_62_fu_5638_p0;
wire  signed [15:0] mul_ln10_30_fu_5645_p0;
wire  signed [15:0] mul_ln10_30_fu_5645_p1;
wire  signed [27:0] sext_ln10_61_fu_5635_p1;
wire  signed [15:0] mul_ln11_30_fu_5651_p0;
wire  signed [15:0] mul_ln11_30_fu_5651_p1;
wire  signed [15:0] sext_ln10_64_fu_5657_p0;
wire  signed [15:0] sext_ln10_66_fu_5664_p0;
wire  signed [15:0] mul_ln10_32_fu_5671_p0;
wire  signed [15:0] mul_ln10_32_fu_5671_p1;
wire  signed [27:0] sext_ln10_65_fu_5661_p1;
wire  signed [15:0] mul_ln11_32_fu_5677_p0;
wire  signed [15:0] mul_ln11_32_fu_5677_p1;
wire  signed [15:0] sext_ln10_68_fu_5683_p0;
wire  signed [15:0] sext_ln10_70_fu_5690_p0;
wire  signed [15:0] mul_ln10_34_fu_5697_p0;
wire  signed [15:0] mul_ln10_34_fu_5697_p1;
wire  signed [27:0] sext_ln10_69_fu_5687_p1;
wire  signed [15:0] mul_ln11_34_fu_5703_p0;
wire  signed [15:0] mul_ln11_34_fu_5703_p1;
wire   [10:0] tmp_14_fu_5734_p4;
wire   [51:0] trunc_ln120_32_fu_5748_p1;
wire   [52:0] zext_ln120_24_cast_fu_5752_p3;
wire   [53:0] zext_ln120_24_fu_5760_p1;
wire   [0:0] tmp_16_fu_5726_p3;
wire   [53:0] sub_ln120_15_fu_5764_p2;
wire   [62:0] trunc_ln120_31_fu_5722_p1;
wire   [11:0] zext_ln120_15_fu_5744_p1;
wire   [11:0] sub_ln120_16_fu_5784_p2;
wire   [11:0] add_ln120_5_fu_5796_p2;
wire   [11:0] sub_ln120_17_fu_5802_p2;
wire   [7:0] tmp_18_fu_5826_p4;
wire  signed [31:0] sext_ln120_10_fu_5842_p1;
wire   [53:0] zext_ln120_25_fu_5850_p1;
wire   [53:0] ashr_ln120_5_fu_5854_p2;
wire   [0:0] angle_47_fu_5863_p3;
wire   [0:0] icmp_ln120_28_fu_5845_p2;
wire   [15:0] angle_46_fu_5859_p1;
wire   [15:0] select_ln120_46_fu_5870_p3;
wire   [15:0] sext_ln120_10cast_fu_5886_p1;
wire   [15:0] shl_ln120_5_fu_5890_p2;
wire   [15:0] angle_50_fu_5895_p3;
wire   [0:0] xor_ln120_10_fu_5909_p2;
wire   [0:0] and_ln120_10_fu_5914_p2;
wire   [15:0] angle_51_fu_5902_p3;
wire   [0:0] or_ln120_5_fu_5926_p2;
wire   [0:0] xor_ln120_11_fu_5930_p2;
wire   [0:0] and_ln120_11_fu_5936_p2;
wire   [15:0] angle_48_fu_5878_p3;
wire   [15:0] angle_52_fu_5919_p3;
wire   [0:0] icmp_ln121_10_fu_5953_p2;
wire   [0:0] icmp_ln121_11_fu_5958_p2;
wire   [0:0] or_ln121_5_fu_5963_p2;
wire  signed [15:0] sext_ln121_5_fu_5949_p1;
wire  signed [15:0] sext_ln122_5_fu_5993_p1;
wire  signed [27:0] grp_fu_8704_p3;
wire  signed [27:0] grp_fu_8712_p3;
wire  signed [27:0] grp_fu_8720_p3;
wire  signed [27:0] grp_fu_8728_p3;
wire  signed [27:0] grp_fu_8736_p3;
wire  signed [27:0] grp_fu_8744_p3;
wire   [15:0] br_5_fu_6051_p4;
wire   [15:0] dr_5_fu_6087_p4;
wire   [15:0] cr_5_fu_6069_p4;
wire   [15:0] di_5_fu_6096_p4;
wire   [15:0] ci_5_fu_6078_p4;
wire   [15:0] bi_5_fu_6060_p4;
wire  signed [15:0] sext_ln10_72_fu_6204_p0;
wire  signed [15:0] sext_ln10_74_fu_6211_p0;
wire  signed [15:0] mul_ln10_36_fu_6218_p0;
wire  signed [15:0] mul_ln10_36_fu_6218_p1;
wire  signed [27:0] sext_ln10_73_fu_6208_p1;
wire  signed [15:0] mul_ln11_36_fu_6224_p0;
wire  signed [15:0] mul_ln11_36_fu_6224_p1;
wire  signed [15:0] sext_ln10_76_fu_6230_p0;
wire  signed [15:0] sext_ln10_78_fu_6237_p0;
wire  signed [15:0] mul_ln10_38_fu_6244_p0;
wire  signed [15:0] mul_ln10_38_fu_6244_p1;
wire  signed [27:0] sext_ln10_77_fu_6234_p1;
wire  signed [15:0] mul_ln11_38_fu_6250_p0;
wire  signed [15:0] mul_ln11_38_fu_6250_p1;
wire  signed [15:0] sext_ln10_80_fu_6256_p0;
wire  signed [15:0] sext_ln10_82_fu_6263_p0;
wire  signed [15:0] mul_ln10_40_fu_6270_p0;
wire  signed [15:0] mul_ln10_40_fu_6270_p1;
wire  signed [27:0] sext_ln10_81_fu_6260_p1;
wire  signed [15:0] mul_ln11_40_fu_6276_p0;
wire  signed [15:0] mul_ln11_40_fu_6276_p1;
wire   [10:0] tmp_17_fu_6303_p4;
wire   [51:0] trunc_ln120_38_fu_6317_p1;
wire   [52:0] zext_ln120_27_cast_fu_6321_p3;
wire   [53:0] zext_ln120_27_fu_6329_p1;
wire   [0:0] tmp_19_fu_6295_p3;
wire   [53:0] sub_ln120_18_fu_6333_p2;
wire   [62:0] trunc_ln120_37_fu_6291_p1;
wire   [11:0] zext_ln120_18_fu_6313_p1;
wire   [11:0] sub_ln120_19_fu_6353_p2;
wire   [11:0] add_ln120_6_fu_6365_p2;
wire   [11:0] sub_ln120_20_fu_6371_p2;
wire   [7:0] tmp_21_fu_6395_p4;
wire  signed [31:0] sext_ln120_12_fu_6411_p1;
wire   [53:0] zext_ln120_28_fu_6419_p1;
wire   [53:0] ashr_ln120_6_fu_6423_p2;
wire   [0:0] angle_56_fu_6432_p3;
wire   [0:0] icmp_ln120_33_fu_6414_p2;
wire   [15:0] angle_55_fu_6428_p1;
wire   [15:0] select_ln120_52_fu_6439_p3;
wire   [15:0] sext_ln120_12cast_fu_6455_p1;
wire   [15:0] shl_ln120_6_fu_6459_p2;
wire   [15:0] angle_59_fu_6464_p3;
wire   [0:0] xor_ln120_12_fu_6478_p2;
wire   [0:0] and_ln120_12_fu_6483_p2;
wire   [15:0] angle_60_fu_6471_p3;
wire   [0:0] or_ln120_6_fu_6495_p2;
wire   [0:0] xor_ln120_13_fu_6499_p2;
wire   [0:0] and_ln120_13_fu_6505_p2;
wire   [15:0] angle_57_fu_6447_p3;
wire   [15:0] angle_61_fu_6488_p3;
wire   [0:0] icmp_ln121_12_fu_6522_p2;
wire   [0:0] icmp_ln121_13_fu_6527_p2;
wire   [0:0] or_ln121_6_fu_6532_p2;
wire  signed [15:0] sext_ln121_6_fu_6518_p1;
wire  signed [15:0] sext_ln122_6_fu_6562_p1;
wire  signed [27:0] grp_fu_8752_p3;
wire  signed [27:0] grp_fu_8760_p3;
wire  signed [27:0] grp_fu_8768_p3;
wire  signed [27:0] grp_fu_8776_p3;
wire  signed [27:0] grp_fu_8784_p3;
wire  signed [27:0] grp_fu_8792_p3;
wire   [15:0] br_6_fu_6624_p4;
wire   [15:0] dr_6_fu_6660_p4;
wire   [15:0] cr_6_fu_6642_p4;
wire   [15:0] di_6_fu_6669_p4;
wire   [15:0] ci_6_fu_6651_p4;
wire   [15:0] bi_6_fu_6633_p4;
wire  signed [15:0] mul_ln10_42_fu_6795_p0;
wire  signed [15:0] mul_ln10_42_fu_6795_p1;
wire  signed [27:0] sext_ln10_85_fu_6785_p1;
wire  signed [15:0] mul_ln11_42_fu_6801_p0;
wire  signed [15:0] mul_ln11_42_fu_6801_p1;
wire  signed [15:0] mul_ln10_44_fu_6821_p0;
wire  signed [15:0] mul_ln10_44_fu_6821_p1;
wire  signed [27:0] sext_ln10_89_fu_6811_p1;
wire  signed [15:0] mul_ln11_44_fu_6827_p0;
wire  signed [15:0] mul_ln11_44_fu_6827_p1;
wire  signed [15:0] mul_ln10_46_fu_6847_p0;
wire  signed [15:0] mul_ln10_46_fu_6847_p1;
wire  signed [27:0] sext_ln10_93_fu_6837_p1;
wire  signed [15:0] mul_ln11_46_fu_6853_p0;
wire  signed [15:0] mul_ln11_46_fu_6853_p1;
wire   [10:0] tmp_20_fu_6875_p4;
wire   [51:0] trunc_ln120_44_fu_6889_p1;
wire   [52:0] zext_ln120_30_cast_fu_6893_p3;
wire   [53:0] zext_ln120_30_fu_6901_p1;
wire   [0:0] tmp_22_fu_6867_p3;
wire   [53:0] sub_ln120_21_fu_6905_p2;
wire   [62:0] trunc_ln120_43_fu_6863_p1;
wire   [11:0] zext_ln120_21_fu_6885_p1;
wire   [11:0] sub_ln120_22_fu_6925_p2;
wire   [11:0] add_ln120_7_fu_6937_p2;
wire   [11:0] sub_ln120_23_fu_6943_p2;
wire   [7:0] tmp_24_fu_6967_p4;
wire  signed [31:0] sext_ln120_14_fu_6983_p1;
wire   [53:0] zext_ln120_31_fu_6991_p1;
wire   [53:0] ashr_ln120_7_fu_6995_p2;
wire   [0:0] angle_65_fu_7004_p3;
wire   [0:0] icmp_ln120_38_fu_6986_p2;
wire   [15:0] angle_64_fu_7000_p1;
wire   [15:0] select_ln120_58_fu_7011_p3;
wire   [15:0] sext_ln120_14cast_fu_7027_p1;
wire   [15:0] shl_ln120_7_fu_7031_p2;
wire   [15:0] angle_68_fu_7036_p3;
wire   [0:0] xor_ln120_14_fu_7050_p2;
wire   [0:0] and_ln120_14_fu_7055_p2;
wire   [15:0] angle_69_fu_7043_p3;
wire   [0:0] or_ln120_7_fu_7067_p2;
wire   [0:0] xor_ln120_15_fu_7071_p2;
wire   [0:0] and_ln120_15_fu_7077_p2;
wire   [15:0] angle_66_fu_7019_p3;
wire   [15:0] angle_70_fu_7060_p3;
wire   [0:0] icmp_ln121_14_fu_7094_p2;
wire   [0:0] icmp_ln121_15_fu_7099_p2;
wire   [0:0] or_ln121_7_fu_7104_p2;
wire  signed [15:0] sext_ln121_7_fu_7090_p1;
wire  signed [15:0] sext_ln122_7_fu_7134_p1;
wire  signed [27:0] grp_fu_8800_p3;
wire  signed [27:0] grp_fu_8808_p3;
wire  signed [27:0] grp_fu_8816_p3;
wire  signed [27:0] grp_fu_8824_p3;
wire  signed [27:0] grp_fu_8832_p3;
wire  signed [27:0] grp_fu_8840_p3;
wire   [15:0] br_7_fu_7192_p4;
wire   [15:0] di_7_fu_7237_p4;
wire   [15:0] ci_7_fu_7219_p4;
wire   [15:0] ci1_7_fu_7262_p2;
wire   [15:0] ar1_7_fu_7251_p2;
wire   [15:0] cr0_7_fu_7304_p2;
wire   [15:0] ai0_fu_7296_p2;
wire   [15:0] ai1_fu_7300_p2;
wire   [15:0] cr1_7_fu_7308_p2;
wire   [15:0] a_imag_14_fu_7280_p2;
wire   [15:0] stage2_imag_78_fu_7284_p2;
wire   [15:0] stage2_imag_79_fu_7288_p2;
wire   [15:0] stage2_imag_80_fu_7292_p2;
wire   [15:0] a_imag_fu_7317_p2;
wire   [15:0] sub_ln35_7_fu_7322_p2;
wire   [15:0] sub_ln36_15_fu_7333_p2;
wire   [15:0] add_ln37_7_fu_7338_p2;
wire  signed [15:0] mul_ln10_48_fu_7651_p0;
wire  signed [27:0] sext_ln10_96_fu_7648_p1;
wire  signed [13:0] mul_ln10_48_fu_7651_p1;
wire  signed [15:0] mul_ln11_48_fu_7656_p0;
wire  signed [13:0] mul_ln11_48_fu_7656_p1;
wire  signed [15:0] mul_ln10_50_fu_7664_p0;
wire  signed [27:0] sext_ln10_100_fu_7661_p1;
wire  signed [13:0] mul_ln10_50_fu_7664_p1;
wire  signed [15:0] mul_ln11_50_fu_7669_p0;
wire  signed [13:0] mul_ln11_50_fu_7669_p1;
wire  signed [15:0] mul_ln10_52_fu_7677_p0;
wire  signed [27:0] sext_ln10_104_fu_7674_p1;
wire  signed [13:0] mul_ln10_52_fu_7677_p1;
wire  signed [15:0] mul_ln11_52_fu_7682_p0;
wire  signed [13:0] mul_ln11_52_fu_7682_p1;
wire  signed [15:0] mul_ln10_54_fu_7690_p0;
wire  signed [27:0] sext_ln10_108_fu_7687_p1;
wire  signed [13:0] mul_ln10_54_fu_7690_p1;
wire  signed [15:0] mul_ln11_54_fu_7695_p0;
wire  signed [13:0] mul_ln11_54_fu_7695_p1;
wire  signed [15:0] mul_ln10_56_fu_7703_p0;
wire  signed [27:0] sext_ln10_112_fu_7700_p1;
wire  signed [13:0] mul_ln10_56_fu_7703_p1;
wire  signed [15:0] mul_ln11_56_fu_7708_p0;
wire  signed [13:0] mul_ln11_56_fu_7708_p1;
wire  signed [15:0] mul_ln10_58_fu_7716_p0;
wire  signed [27:0] sext_ln10_116_fu_7713_p1;
wire  signed [13:0] mul_ln10_58_fu_7716_p1;
wire  signed [15:0] mul_ln11_58_fu_7721_p0;
wire  signed [13:0] mul_ln11_58_fu_7721_p1;
wire  signed [15:0] mul_ln10_60_fu_7729_p0;
wire  signed [27:0] sext_ln10_120_fu_7726_p1;
wire  signed [13:0] mul_ln10_60_fu_7729_p1;
wire  signed [15:0] mul_ln11_60_fu_7734_p0;
wire  signed [13:0] mul_ln11_60_fu_7734_p1;
wire  signed [15:0] mul_ln10_62_fu_7742_p0;
wire  signed [27:0] sext_ln10_124_fu_7739_p1;
wire  signed [13:0] mul_ln10_62_fu_7742_p1;
wire  signed [15:0] mul_ln11_62_fu_7747_p0;
wire  signed [13:0] mul_ln11_62_fu_7747_p1;
wire  signed [15:0] mul_ln10_64_fu_7755_p0;
wire  signed [27:0] sext_ln10_128_fu_7752_p1;
wire  signed [13:0] mul_ln10_64_fu_7755_p1;
wire  signed [15:0] mul_ln11_64_fu_7760_p0;
wire  signed [13:0] mul_ln11_64_fu_7760_p1;
wire  signed [15:0] mul_ln10_66_fu_7768_p0;
wire  signed [27:0] sext_ln10_132_fu_7765_p1;
wire  signed [13:0] mul_ln10_66_fu_7768_p1;
wire  signed [15:0] mul_ln11_66_fu_7773_p0;
wire  signed [13:0] mul_ln11_66_fu_7773_p1;
wire  signed [15:0] mul_ln10_68_fu_7781_p0;
wire  signed [27:0] sext_ln10_136_fu_7778_p1;
wire  signed [13:0] mul_ln10_68_fu_7781_p1;
wire  signed [15:0] mul_ln11_68_fu_7786_p0;
wire  signed [13:0] mul_ln11_68_fu_7786_p1;
wire  signed [15:0] mul_ln10_70_fu_7794_p0;
wire  signed [27:0] sext_ln10_140_fu_7791_p1;
wire  signed [13:0] mul_ln10_70_fu_7794_p1;
wire  signed [15:0] mul_ln11_70_fu_7799_p0;
wire  signed [13:0] mul_ln11_70_fu_7799_p1;
wire  signed [15:0] mul_ln10_72_fu_7807_p0;
wire  signed [27:0] sext_ln10_144_fu_7804_p1;
wire  signed [13:0] mul_ln10_72_fu_7807_p1;
wire  signed [15:0] mul_ln11_72_fu_7812_p0;
wire  signed [13:0] mul_ln11_72_fu_7812_p1;
wire  signed [15:0] mul_ln10_74_fu_7820_p0;
wire  signed [27:0] sext_ln10_148_fu_7817_p1;
wire  signed [13:0] mul_ln10_74_fu_7820_p1;
wire  signed [15:0] mul_ln11_74_fu_7825_p0;
wire  signed [13:0] mul_ln11_74_fu_7825_p1;
wire  signed [15:0] mul_ln10_76_fu_7833_p0;
wire  signed [27:0] sext_ln10_152_fu_7830_p1;
wire  signed [13:0] mul_ln10_76_fu_7833_p1;
wire  signed [15:0] mul_ln11_76_fu_7838_p0;
wire  signed [13:0] mul_ln11_76_fu_7838_p1;
wire  signed [15:0] mul_ln10_78_fu_7846_p0;
wire  signed [27:0] sext_ln10_156_fu_7843_p1;
wire  signed [13:0] mul_ln10_78_fu_7846_p1;
wire  signed [15:0] mul_ln11_78_fu_7851_p0;
wire  signed [13:0] mul_ln11_78_fu_7851_p1;
wire  signed [27:0] grp_fu_8848_p3;
wire  signed [27:0] grp_fu_8856_p3;
wire  signed [27:0] grp_fu_8864_p3;
wire  signed [27:0] grp_fu_8872_p3;
wire  signed [27:0] grp_fu_8880_p3;
wire  signed [27:0] grp_fu_8888_p3;
wire  signed [27:0] grp_fu_8896_p3;
wire  signed [27:0] grp_fu_8904_p3;
wire  signed [27:0] grp_fu_8912_p3;
wire  signed [27:0] grp_fu_8920_p3;
wire  signed [27:0] grp_fu_8928_p3;
wire  signed [27:0] grp_fu_8936_p3;
wire  signed [27:0] grp_fu_8944_p3;
wire  signed [27:0] grp_fu_8952_p3;
wire  signed [27:0] grp_fu_8960_p3;
wire  signed [27:0] grp_fu_8968_p3;
wire  signed [27:0] grp_fu_8976_p3;
wire  signed [27:0] grp_fu_8984_p3;
wire  signed [27:0] grp_fu_8992_p3;
wire  signed [27:0] grp_fu_9000_p3;
wire  signed [27:0] grp_fu_9008_p3;
wire  signed [27:0] grp_fu_9016_p3;
wire  signed [27:0] grp_fu_9024_p3;
wire  signed [27:0] grp_fu_9032_p3;
wire  signed [27:0] grp_fu_9040_p3;
wire  signed [27:0] grp_fu_9048_p3;
wire  signed [27:0] grp_fu_9056_p3;
wire  signed [27:0] grp_fu_9064_p3;
wire  signed [27:0] grp_fu_9072_p3;
wire  signed [27:0] grp_fu_9080_p3;
wire  signed [27:0] grp_fu_9088_p3;
wire  signed [27:0] grp_fu_9096_p3;
wire  signed [15:0] grp_fu_8464_p0;
wire  signed [15:0] grp_fu_8464_p1;
wire    ap_CS_fsm_state41;
wire  signed [15:0] grp_fu_8472_p0;
wire  signed [15:0] grp_fu_8472_p1;
wire  signed [15:0] grp_fu_8480_p0;
wire  signed [15:0] grp_fu_8480_p1;
wire  signed [15:0] grp_fu_8488_p0;
wire  signed [15:0] grp_fu_8488_p1;
wire  signed [15:0] grp_fu_8496_p0;
wire  signed [15:0] grp_fu_8496_p1;
wire  signed [15:0] grp_fu_8504_p0;
wire  signed [15:0] grp_fu_8504_p1;
wire  signed [15:0] grp_fu_8512_p0;
wire  signed [15:0] grp_fu_8512_p1;
wire    ap_CS_fsm_state75;
wire  signed [15:0] grp_fu_8520_p0;
wire  signed [15:0] grp_fu_8520_p1;
wire  signed [15:0] grp_fu_8528_p0;
wire  signed [15:0] grp_fu_8528_p1;
wire  signed [15:0] grp_fu_8536_p0;
wire  signed [15:0] grp_fu_8536_p1;
wire  signed [15:0] grp_fu_8544_p0;
wire  signed [15:0] grp_fu_8544_p1;
wire  signed [15:0] grp_fu_8552_p0;
wire  signed [15:0] grp_fu_8552_p1;
wire  signed [15:0] grp_fu_8560_p0;
wire  signed [15:0] grp_fu_8560_p1;
wire    ap_CS_fsm_state102;
wire  signed [15:0] grp_fu_8568_p0;
wire  signed [15:0] grp_fu_8568_p1;
wire  signed [15:0] grp_fu_8576_p0;
wire  signed [15:0] grp_fu_8576_p1;
wire  signed [15:0] grp_fu_8584_p0;
wire  signed [15:0] grp_fu_8584_p1;
wire  signed [15:0] grp_fu_8592_p0;
wire  signed [15:0] grp_fu_8592_p1;
wire  signed [15:0] grp_fu_8600_p0;
wire  signed [15:0] grp_fu_8600_p1;
wire  signed [15:0] grp_fu_8608_p0;
wire  signed [15:0] grp_fu_8608_p1;
wire    ap_CS_fsm_state129;
wire  signed [15:0] grp_fu_8616_p0;
wire  signed [15:0] grp_fu_8616_p1;
wire  signed [15:0] grp_fu_8624_p0;
wire  signed [15:0] grp_fu_8624_p1;
wire  signed [15:0] grp_fu_8632_p0;
wire  signed [15:0] grp_fu_8632_p1;
wire  signed [15:0] grp_fu_8640_p0;
wire  signed [15:0] grp_fu_8640_p1;
wire  signed [15:0] grp_fu_8648_p0;
wire  signed [15:0] grp_fu_8648_p1;
wire  signed [15:0] grp_fu_8656_p0;
wire  signed [15:0] grp_fu_8656_p1;
wire    ap_CS_fsm_state163;
wire  signed [15:0] grp_fu_8664_p0;
wire  signed [15:0] grp_fu_8664_p1;
wire  signed [15:0] grp_fu_8672_p0;
wire  signed [15:0] grp_fu_8672_p1;
wire  signed [15:0] grp_fu_8680_p0;
wire  signed [15:0] grp_fu_8680_p1;
wire  signed [15:0] grp_fu_8688_p0;
wire  signed [15:0] grp_fu_8688_p1;
wire  signed [15:0] grp_fu_8696_p0;
wire  signed [15:0] grp_fu_8696_p1;
wire  signed [15:0] grp_fu_8704_p0;
wire  signed [15:0] grp_fu_8704_p1;
wire    ap_CS_fsm_state197;
wire  signed [15:0] grp_fu_8712_p0;
wire  signed [15:0] grp_fu_8712_p1;
wire  signed [15:0] grp_fu_8720_p0;
wire  signed [15:0] grp_fu_8720_p1;
wire  signed [15:0] grp_fu_8728_p0;
wire  signed [15:0] grp_fu_8728_p1;
wire  signed [15:0] grp_fu_8736_p0;
wire  signed [15:0] grp_fu_8736_p1;
wire  signed [15:0] grp_fu_8744_p0;
wire  signed [15:0] grp_fu_8744_p1;
wire  signed [15:0] grp_fu_8752_p0;
wire  signed [15:0] grp_fu_8752_p1;
wire    ap_CS_fsm_state231;
wire  signed [15:0] grp_fu_8760_p0;
wire  signed [15:0] grp_fu_8760_p1;
wire  signed [15:0] grp_fu_8768_p0;
wire  signed [15:0] grp_fu_8768_p1;
wire  signed [15:0] grp_fu_8776_p0;
wire  signed [15:0] grp_fu_8776_p1;
wire  signed [15:0] grp_fu_8784_p0;
wire  signed [15:0] grp_fu_8784_p1;
wire  signed [15:0] grp_fu_8792_p0;
wire  signed [15:0] grp_fu_8792_p1;
wire  signed [15:0] grp_fu_8800_p0;
wire  signed [15:0] grp_fu_8800_p1;
wire    ap_CS_fsm_state265;
wire  signed [15:0] grp_fu_8808_p0;
wire  signed [15:0] grp_fu_8808_p1;
wire  signed [15:0] grp_fu_8816_p0;
wire  signed [15:0] grp_fu_8816_p1;
wire  signed [15:0] grp_fu_8824_p0;
wire  signed [15:0] grp_fu_8824_p1;
wire  signed [15:0] grp_fu_8832_p0;
wire  signed [15:0] grp_fu_8832_p1;
wire  signed [15:0] grp_fu_8840_p0;
wire  signed [15:0] grp_fu_8840_p1;
wire  signed [15:0] grp_fu_8848_p0;
wire    ap_CS_fsm_state269;
wire  signed [15:0] grp_fu_8856_p0;
wire  signed [15:0] grp_fu_8864_p0;
wire  signed [15:0] grp_fu_8872_p0;
wire  signed [15:0] grp_fu_8880_p0;
wire  signed [15:0] grp_fu_8888_p0;
wire  signed [15:0] grp_fu_8896_p0;
wire  signed [15:0] grp_fu_8904_p0;
wire  signed [15:0] grp_fu_8912_p0;
wire  signed [15:0] grp_fu_8920_p0;
wire  signed [15:0] grp_fu_8928_p0;
wire  signed [15:0] grp_fu_8936_p0;
wire  signed [15:0] grp_fu_8944_p0;
wire  signed [15:0] grp_fu_8952_p0;
wire  signed [15:0] grp_fu_8960_p0;
wire  signed [15:0] grp_fu_8968_p0;
wire  signed [15:0] grp_fu_8976_p0;
wire  signed [15:0] grp_fu_8984_p0;
wire  signed [15:0] grp_fu_8992_p0;
wire  signed [15:0] grp_fu_9000_p0;
wire  signed [15:0] grp_fu_9008_p0;
wire  signed [15:0] grp_fu_9016_p0;
wire  signed [15:0] grp_fu_9024_p0;
wire  signed [15:0] grp_fu_9032_p0;
wire  signed [15:0] grp_fu_9040_p0;
wire  signed [15:0] grp_fu_9048_p0;
wire  signed [15:0] grp_fu_9056_p0;
wire  signed [15:0] grp_fu_9064_p0;
wire  signed [15:0] grp_fu_9072_p0;
wire  signed [15:0] grp_fu_9080_p0;
wire  signed [15:0] grp_fu_9088_p0;
wire  signed [15:0] grp_fu_9096_p0;
reg    grp_fu_8464_ce;
reg    grp_fu_8472_ce;
reg    grp_fu_8480_ce;
reg    grp_fu_8488_ce;
reg    grp_fu_8496_ce;
reg    grp_fu_8504_ce;
reg    grp_fu_8512_ce;
reg    grp_fu_8520_ce;
reg    grp_fu_8528_ce;
reg    grp_fu_8536_ce;
reg    grp_fu_8544_ce;
reg    grp_fu_8552_ce;
reg    grp_fu_8560_ce;
reg    grp_fu_8568_ce;
reg    grp_fu_8576_ce;
reg    grp_fu_8584_ce;
reg    grp_fu_8592_ce;
reg    grp_fu_8600_ce;
reg    grp_fu_8608_ce;
reg    grp_fu_8616_ce;
reg    grp_fu_8624_ce;
reg    grp_fu_8632_ce;
reg    grp_fu_8640_ce;
reg    grp_fu_8648_ce;
reg    grp_fu_8656_ce;
reg    grp_fu_8664_ce;
reg    grp_fu_8672_ce;
reg    grp_fu_8680_ce;
reg    grp_fu_8688_ce;
reg    grp_fu_8696_ce;
reg    grp_fu_8704_ce;
reg    grp_fu_8712_ce;
reg    grp_fu_8720_ce;
reg    grp_fu_8728_ce;
reg    grp_fu_8736_ce;
reg    grp_fu_8744_ce;
reg    grp_fu_8752_ce;
reg    grp_fu_8760_ce;
reg    grp_fu_8768_ce;
reg    grp_fu_8776_ce;
reg    grp_fu_8784_ce;
reg    grp_fu_8792_ce;
reg    grp_fu_8848_ce;
reg    ap_block_state267_on_subcall_done;
reg    grp_fu_8856_ce;
reg    grp_fu_8864_ce;
reg    grp_fu_8872_ce;
reg    grp_fu_8880_ce;
reg    grp_fu_8888_ce;
reg    grp_fu_8896_ce;
reg    grp_fu_8904_ce;
reg    grp_fu_8912_ce;
reg    grp_fu_8920_ce;
reg    grp_fu_8928_ce;
reg    grp_fu_8936_ce;
reg    grp_fu_8944_ce;
reg    grp_fu_8952_ce;
reg    grp_fu_8960_ce;
reg    grp_fu_8968_ce;
reg    grp_fu_8976_ce;
reg    grp_fu_8984_ce;
reg    grp_fu_8992_ce;
reg    grp_fu_9000_ce;
reg    grp_fu_9008_ce;
reg    grp_fu_9016_ce;
reg    grp_fu_9024_ce;
reg    grp_fu_9032_ce;
reg    grp_fu_9040_ce;
reg    grp_fu_9048_ce;
reg    grp_fu_9056_ce;
reg    grp_fu_9064_ce;
reg    grp_fu_9072_ce;
reg    grp_fu_9080_ce;
reg    grp_fu_9088_ce;
reg    grp_fu_9096_ce;
reg   [272:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
reg    ap_ST_fsm_state100_blk;
reg    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
reg    ap_ST_fsm_state127_blk;
reg    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ST_fsm_state153_blk;
wire    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
wire    ap_ST_fsm_state156_blk;
wire    ap_ST_fsm_state157_blk;
wire    ap_ST_fsm_state158_blk;
wire    ap_ST_fsm_state159_blk;
wire    ap_ST_fsm_state160_blk;
reg    ap_ST_fsm_state161_blk;
reg    ap_ST_fsm_state162_blk;
wire    ap_ST_fsm_state163_blk;
wire    ap_ST_fsm_state164_blk;
wire    ap_ST_fsm_state165_blk;
wire    ap_ST_fsm_state166_blk;
wire    ap_ST_fsm_state167_blk;
wire    ap_ST_fsm_state168_blk;
wire    ap_ST_fsm_state169_blk;
wire    ap_ST_fsm_state170_blk;
wire    ap_ST_fsm_state171_blk;
wire    ap_ST_fsm_state172_blk;
wire    ap_ST_fsm_state173_blk;
wire    ap_ST_fsm_state174_blk;
wire    ap_ST_fsm_state175_blk;
wire    ap_ST_fsm_state176_blk;
wire    ap_ST_fsm_state177_blk;
wire    ap_ST_fsm_state178_blk;
wire    ap_ST_fsm_state179_blk;
wire    ap_ST_fsm_state180_blk;
wire    ap_ST_fsm_state181_blk;
wire    ap_ST_fsm_state182_blk;
wire    ap_ST_fsm_state183_blk;
wire    ap_ST_fsm_state184_blk;
wire    ap_ST_fsm_state185_blk;
wire    ap_ST_fsm_state186_blk;
wire    ap_ST_fsm_state187_blk;
wire    ap_ST_fsm_state188_blk;
wire    ap_ST_fsm_state189_blk;
wire    ap_ST_fsm_state190_blk;
wire    ap_ST_fsm_state191_blk;
wire    ap_ST_fsm_state192_blk;
wire    ap_ST_fsm_state193_blk;
wire    ap_ST_fsm_state194_blk;
reg    ap_ST_fsm_state195_blk;
reg    ap_ST_fsm_state196_blk;
wire    ap_ST_fsm_state197_blk;
wire    ap_ST_fsm_state198_blk;
wire    ap_ST_fsm_state199_blk;
wire    ap_ST_fsm_state200_blk;
wire    ap_ST_fsm_state201_blk;
wire    ap_ST_fsm_state202_blk;
wire    ap_ST_fsm_state203_blk;
wire    ap_ST_fsm_state204_blk;
wire    ap_ST_fsm_state205_blk;
wire    ap_ST_fsm_state206_blk;
wire    ap_ST_fsm_state207_blk;
wire    ap_ST_fsm_state208_blk;
wire    ap_ST_fsm_state209_blk;
wire    ap_ST_fsm_state210_blk;
wire    ap_ST_fsm_state211_blk;
wire    ap_ST_fsm_state212_blk;
wire    ap_ST_fsm_state213_blk;
wire    ap_ST_fsm_state214_blk;
wire    ap_ST_fsm_state215_blk;
wire    ap_ST_fsm_state216_blk;
wire    ap_ST_fsm_state217_blk;
wire    ap_ST_fsm_state218_blk;
wire    ap_ST_fsm_state219_blk;
wire    ap_ST_fsm_state220_blk;
wire    ap_ST_fsm_state221_blk;
wire    ap_ST_fsm_state222_blk;
wire    ap_ST_fsm_state223_blk;
wire    ap_ST_fsm_state224_blk;
wire    ap_ST_fsm_state225_blk;
wire    ap_ST_fsm_state226_blk;
wire    ap_ST_fsm_state227_blk;
wire    ap_ST_fsm_state228_blk;
reg    ap_ST_fsm_state229_blk;
reg    ap_ST_fsm_state230_blk;
wire    ap_ST_fsm_state231_blk;
wire    ap_ST_fsm_state232_blk;
wire    ap_ST_fsm_state233_blk;
wire    ap_ST_fsm_state234_blk;
wire    ap_ST_fsm_state235_blk;
wire    ap_ST_fsm_state236_blk;
wire    ap_ST_fsm_state237_blk;
wire    ap_ST_fsm_state238_blk;
wire    ap_ST_fsm_state239_blk;
wire    ap_ST_fsm_state240_blk;
wire    ap_ST_fsm_state241_blk;
wire    ap_ST_fsm_state242_blk;
wire    ap_ST_fsm_state243_blk;
wire    ap_ST_fsm_state244_blk;
wire    ap_ST_fsm_state245_blk;
wire    ap_ST_fsm_state246_blk;
wire    ap_ST_fsm_state247_blk;
wire    ap_ST_fsm_state248_blk;
wire    ap_ST_fsm_state249_blk;
wire    ap_ST_fsm_state250_blk;
wire    ap_ST_fsm_state251_blk;
wire    ap_ST_fsm_state252_blk;
wire    ap_ST_fsm_state253_blk;
wire    ap_ST_fsm_state254_blk;
wire    ap_ST_fsm_state255_blk;
wire    ap_ST_fsm_state256_blk;
wire    ap_ST_fsm_state257_blk;
wire    ap_ST_fsm_state258_blk;
wire    ap_ST_fsm_state259_blk;
wire    ap_ST_fsm_state260_blk;
wire    ap_ST_fsm_state261_blk;
wire    ap_ST_fsm_state262_blk;
reg    ap_ST_fsm_state263_blk;
wire    ap_ST_fsm_state264_blk;
wire    ap_ST_fsm_state265_blk;
wire    ap_ST_fsm_state266_blk;
reg    ap_ST_fsm_state267_blk;
wire    ap_ST_fsm_state268_blk;
wire    ap_ST_fsm_state269_blk;
wire    ap_ST_fsm_state270_blk;
wire    ap_ST_fsm_state271_blk;
reg    ap_ST_fsm_state272_blk;
reg    ap_ST_fsm_state273_blk;
wire    regslice_both_out_stream_U_apdone_blk;
wire    ap_CS_fsm_state273;
wire    regslice_both_in_stream_U_apdone_blk;
wire   [47:0] in_stream_TDATA_int_regslice;
wire    in_stream_TVALID_int_regslice;
reg    in_stream_TREADY_int_regslice;
wire    regslice_both_in_stream_U_ack_in;
wire    out_stream_TREADY_int_regslice;
wire    regslice_both_out_stream_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 273'd1;
#0 grp_fft32_Pipeline_input_loop_fu_1150_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_4_fu_1220_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_5_fu_1494_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1510_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1518_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1526_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1534_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1542_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1550_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1558_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1566_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1574_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1582_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1590_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1598_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1606_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1614_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1622_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1630_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_6_fu_1638_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_7_fu_1654_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_8_fu_1670_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_9_fu_1686_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_10_fu_1702_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_11_fu_1718_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_output_loop_fu_1734_ap_start_reg = 1'b0;
end

fft32_fft32_Pipeline_input_loop grp_fft32_Pipeline_input_loop_fu_1150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_input_loop_fu_1150_ap_start),
    .ap_done(grp_fft32_Pipeline_input_loop_fu_1150_ap_done),
    .ap_idle(grp_fft32_Pipeline_input_loop_fu_1150_ap_idle),
    .ap_ready(grp_fft32_Pipeline_input_loop_fu_1150_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_fft32_Pipeline_input_loop_fu_1150_in_stream_TREADY),
    .data_imag_31_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_31_out),
    .data_imag_31_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_31_out_ap_vld),
    .data_imag_30_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_30_out),
    .data_imag_30_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_30_out_ap_vld),
    .data_imag_29_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_29_out),
    .data_imag_29_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_29_out_ap_vld),
    .data_imag_28_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_28_out),
    .data_imag_28_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_28_out_ap_vld),
    .data_imag_27_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_27_out),
    .data_imag_27_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_27_out_ap_vld),
    .data_imag_26_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_26_out),
    .data_imag_26_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_26_out_ap_vld),
    .data_imag_25_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_25_out),
    .data_imag_25_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_25_out_ap_vld),
    .data_imag_24_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_24_out),
    .data_imag_24_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_24_out_ap_vld),
    .data_imag_23_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_23_out),
    .data_imag_23_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_23_out_ap_vld),
    .data_imag_22_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_22_out),
    .data_imag_22_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_22_out_ap_vld),
    .data_imag_21_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_21_out),
    .data_imag_21_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_21_out_ap_vld),
    .data_imag_20_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_20_out),
    .data_imag_20_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_20_out_ap_vld),
    .data_imag_19_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_19_out),
    .data_imag_19_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_19_out_ap_vld),
    .data_imag_18_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_18_out),
    .data_imag_18_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_18_out_ap_vld),
    .data_imag_17_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_17_out),
    .data_imag_17_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_17_out_ap_vld),
    .data_imag_16_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_16_out),
    .data_imag_16_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_16_out_ap_vld),
    .data_imag_15_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_15_out),
    .data_imag_15_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_15_out_ap_vld),
    .data_imag_14_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_14_out),
    .data_imag_14_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_14_out_ap_vld),
    .data_imag_13_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_13_out),
    .data_imag_13_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_13_out_ap_vld),
    .data_imag_12_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_12_out),
    .data_imag_12_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_12_out_ap_vld),
    .data_imag_11_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_11_out),
    .data_imag_11_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_11_out_ap_vld),
    .data_imag_10_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_10_out),
    .data_imag_10_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_10_out_ap_vld),
    .data_imag_9_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_9_out),
    .data_imag_9_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_9_out_ap_vld),
    .data_imag_8_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_8_out),
    .data_imag_8_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_8_out_ap_vld),
    .data_imag_7_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_7_out),
    .data_imag_7_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_7_out_ap_vld),
    .data_imag_6_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_6_out),
    .data_imag_6_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_6_out_ap_vld),
    .data_imag_5_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_5_out),
    .data_imag_5_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_5_out_ap_vld),
    .data_imag_4_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_4_out),
    .data_imag_4_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_4_out_ap_vld),
    .data_imag_3_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_3_out),
    .data_imag_3_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_3_out_ap_vld),
    .data_imag_2_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_2_out),
    .data_imag_2_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_2_out_ap_vld),
    .data_imag_1_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_1_out),
    .data_imag_1_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_1_out_ap_vld),
    .data_imag_out(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_out),
    .data_imag_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_out_ap_vld),
    .data_real_31_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_31_out),
    .data_real_31_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_31_out_ap_vld),
    .data_real_30_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_30_out),
    .data_real_30_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_30_out_ap_vld),
    .data_real_29_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_29_out),
    .data_real_29_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_29_out_ap_vld),
    .data_real_28_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_28_out),
    .data_real_28_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_28_out_ap_vld),
    .data_real_27_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_27_out),
    .data_real_27_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_27_out_ap_vld),
    .data_real_26_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_26_out),
    .data_real_26_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_26_out_ap_vld),
    .data_real_25_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_25_out),
    .data_real_25_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_25_out_ap_vld),
    .data_real_24_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_24_out),
    .data_real_24_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_24_out_ap_vld),
    .data_real_23_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_23_out),
    .data_real_23_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_23_out_ap_vld),
    .data_real_22_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_22_out),
    .data_real_22_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_22_out_ap_vld),
    .data_real_21_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_21_out),
    .data_real_21_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_21_out_ap_vld),
    .data_real_20_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_20_out),
    .data_real_20_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_20_out_ap_vld),
    .data_real_19_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_19_out),
    .data_real_19_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_19_out_ap_vld),
    .data_real_18_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_18_out),
    .data_real_18_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_18_out_ap_vld),
    .data_real_17_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_17_out),
    .data_real_17_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_17_out_ap_vld),
    .data_real_16_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_16_out),
    .data_real_16_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_16_out_ap_vld),
    .data_real_15_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_15_out),
    .data_real_15_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_15_out_ap_vld),
    .data_real_14_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_14_out),
    .data_real_14_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_14_out_ap_vld),
    .data_real_13_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_13_out),
    .data_real_13_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_13_out_ap_vld),
    .data_real_12_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_12_out),
    .data_real_12_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_12_out_ap_vld),
    .data_real_11_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_11_out),
    .data_real_11_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_11_out_ap_vld),
    .data_real_10_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_10_out),
    .data_real_10_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_10_out_ap_vld),
    .data_real_9_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_9_out),
    .data_real_9_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_9_out_ap_vld),
    .data_real_8_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_8_out),
    .data_real_8_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_8_out_ap_vld),
    .data_real_7_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_7_out),
    .data_real_7_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_7_out_ap_vld),
    .data_real_6_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_6_out),
    .data_real_6_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_6_out_ap_vld),
    .data_real_5_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_5_out),
    .data_real_5_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_5_out_ap_vld),
    .data_real_4_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_4_out),
    .data_real_4_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_4_out_ap_vld),
    .data_real_3_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_3_out),
    .data_real_3_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_3_out_ap_vld),
    .data_real_2_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_2_out),
    .data_real_2_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_2_out_ap_vld),
    .data_real_1_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_1_out),
    .data_real_1_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_1_out_ap_vld),
    .data_real_out(grp_fft32_Pipeline_input_loop_fu_1150_data_real_out),
    .data_real_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_1150_data_real_out_ap_vld)
);

fft32_fft32_Pipeline_4 grp_fft32_Pipeline_4_fu_1220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_4_fu_1220_ap_start),
    .ap_done(grp_fft32_Pipeline_4_fu_1220_ap_done),
    .ap_idle(grp_fft32_Pipeline_4_fu_1220_ap_idle),
    .ap_ready(grp_fft32_Pipeline_4_fu_1220_ap_ready),
    .select_ln18_out(grp_fft32_Pipeline_4_fu_1220_select_ln18_out),
    .select_ln18_out_ap_vld(grp_fft32_Pipeline_4_fu_1220_select_ln18_out_ap_vld),
    .select_ln18_1_out(grp_fft32_Pipeline_4_fu_1220_select_ln18_1_out),
    .select_ln18_1_out_ap_vld(grp_fft32_Pipeline_4_fu_1220_select_ln18_1_out_ap_vld),
    .select_ln18_2_out(grp_fft32_Pipeline_4_fu_1220_select_ln18_2_out),
    .select_ln18_2_out_ap_vld(grp_fft32_Pipeline_4_fu_1220_select_ln18_2_out_ap_vld),
    .select_ln18_3_out(grp_fft32_Pipeline_4_fu_1220_select_ln18_3_out),
    .select_ln18_3_out_ap_vld(grp_fft32_Pipeline_4_fu_1220_select_ln18_3_out_ap_vld),
    .select_ln18_4_out(grp_fft32_Pipeline_4_fu_1220_select_ln18_4_out),
    .select_ln18_4_out_ap_vld(grp_fft32_Pipeline_4_fu_1220_select_ln18_4_out_ap_vld),
    .select_ln18_5_out(grp_fft32_Pipeline_4_fu_1220_select_ln18_5_out),
    .select_ln18_5_out_ap_vld(grp_fft32_Pipeline_4_fu_1220_select_ln18_5_out_ap_vld)
);

fft32_fft32_Pipeline_bit_rev_assign_loop grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start),
    .ap_done(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_done),
    .ap_idle(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_idle),
    .ap_ready(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_ready),
    .data_real_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_out),
    .data_real_1_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_1_out),
    .data_real_2_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_2_out),
    .data_real_3_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_3_out),
    .data_real_4_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_4_out),
    .data_real_5_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_5_out),
    .data_real_6_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_6_out),
    .data_real_7_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_7_out),
    .data_real_8_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_8_out),
    .data_real_9_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_9_out),
    .data_real_10_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_10_out),
    .data_real_11_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_11_out),
    .data_real_12_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_12_out),
    .data_real_13_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_13_out),
    .data_real_14_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_14_out),
    .data_real_15_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_15_out),
    .data_real_16_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_16_out),
    .data_real_17_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_17_out),
    .data_real_18_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_18_out),
    .data_real_19_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_19_out),
    .data_real_20_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_20_out),
    .data_real_21_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_21_out),
    .data_real_22_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_22_out),
    .data_real_23_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_23_out),
    .data_real_24_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_24_out),
    .data_real_25_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_25_out),
    .data_real_26_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_26_out),
    .data_real_27_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_27_out),
    .data_real_28_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_28_out),
    .data_real_29_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_29_out),
    .data_real_30_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_30_out),
    .data_real_31_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_real_31_out),
    .data_imag_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_out),
    .data_imag_1_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_1_out),
    .data_imag_2_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_2_out),
    .data_imag_3_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_3_out),
    .data_imag_4_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_4_out),
    .data_imag_5_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_5_out),
    .data_imag_6_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_6_out),
    .data_imag_7_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_7_out),
    .data_imag_8_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_8_out),
    .data_imag_9_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_9_out),
    .data_imag_10_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_10_out),
    .data_imag_11_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_11_out),
    .data_imag_12_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_12_out),
    .data_imag_13_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_13_out),
    .data_imag_14_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_14_out),
    .data_imag_15_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_15_out),
    .data_imag_16_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_16_out),
    .data_imag_17_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_17_out),
    .data_imag_18_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_18_out),
    .data_imag_19_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_19_out),
    .data_imag_20_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_20_out),
    .data_imag_21_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_21_out),
    .data_imag_22_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_22_out),
    .data_imag_23_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_23_out),
    .data_imag_24_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_24_out),
    .data_imag_25_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_25_out),
    .data_imag_26_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_26_out),
    .data_imag_27_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_27_out),
    .data_imag_28_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_28_out),
    .data_imag_29_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_29_out),
    .data_imag_30_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_30_out),
    .data_imag_31_reload(grp_fft32_Pipeline_input_loop_fu_1150_data_imag_31_out),
    .stage0_imag_31_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_31_out),
    .stage0_imag_31_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_31_out_ap_vld),
    .stage0_imag_30_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_30_out),
    .stage0_imag_30_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_30_out_ap_vld),
    .stage0_imag_29_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_29_out),
    .stage0_imag_29_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_29_out_ap_vld),
    .stage0_imag_28_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_28_out),
    .stage0_imag_28_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_28_out_ap_vld),
    .stage0_imag_27_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_27_out),
    .stage0_imag_27_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_27_out_ap_vld),
    .stage0_imag_26_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_26_out),
    .stage0_imag_26_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_26_out_ap_vld),
    .stage0_imag_25_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_25_out),
    .stage0_imag_25_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_25_out_ap_vld),
    .stage0_imag_24_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_24_out),
    .stage0_imag_24_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_24_out_ap_vld),
    .stage0_imag_23_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_23_out),
    .stage0_imag_23_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_23_out_ap_vld),
    .stage0_imag_22_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_22_out),
    .stage0_imag_22_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_22_out_ap_vld),
    .stage0_imag_21_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_21_out),
    .stage0_imag_21_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_21_out_ap_vld),
    .stage0_imag_20_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_20_out),
    .stage0_imag_20_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_20_out_ap_vld),
    .stage0_imag_19_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_19_out),
    .stage0_imag_19_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_19_out_ap_vld),
    .stage0_imag_18_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_18_out),
    .stage0_imag_18_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_18_out_ap_vld),
    .stage0_imag_17_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_17_out),
    .stage0_imag_17_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_17_out_ap_vld),
    .stage0_imag_16_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_16_out),
    .stage0_imag_16_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_16_out_ap_vld),
    .stage0_imag_15_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_15_out),
    .stage0_imag_15_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_15_out_ap_vld),
    .stage0_imag_14_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_14_out),
    .stage0_imag_14_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_14_out_ap_vld),
    .stage0_imag_13_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_13_out),
    .stage0_imag_13_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_13_out_ap_vld),
    .stage0_imag_12_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_12_out),
    .stage0_imag_12_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_12_out_ap_vld),
    .stage0_imag_11_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_11_out),
    .stage0_imag_11_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_11_out_ap_vld),
    .stage0_imag_10_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_10_out),
    .stage0_imag_10_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_10_out_ap_vld),
    .stage0_imag_9_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_9_out),
    .stage0_imag_9_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_9_out_ap_vld),
    .stage0_imag_8_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_8_out),
    .stage0_imag_8_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_8_out_ap_vld),
    .stage0_imag_7_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_7_out),
    .stage0_imag_7_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_7_out_ap_vld),
    .stage0_imag_6_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_6_out),
    .stage0_imag_6_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_6_out_ap_vld),
    .stage0_imag_5_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_5_out),
    .stage0_imag_5_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_5_out_ap_vld),
    .stage0_imag_4_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_4_out),
    .stage0_imag_4_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_4_out_ap_vld),
    .stage0_imag_3_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_3_out),
    .stage0_imag_3_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_3_out_ap_vld),
    .stage0_imag_2_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_2_out),
    .stage0_imag_2_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_2_out_ap_vld),
    .stage0_imag_1_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_1_out),
    .stage0_imag_1_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_1_out_ap_vld),
    .stage0_imag_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_out),
    .stage0_imag_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_out_ap_vld),
    .stage0_real_31_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_31_out),
    .stage0_real_31_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_31_out_ap_vld),
    .stage0_real_30_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_30_out),
    .stage0_real_30_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_30_out_ap_vld),
    .stage0_real_29_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_29_out),
    .stage0_real_29_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_29_out_ap_vld),
    .stage0_real_28_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_28_out),
    .stage0_real_28_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_28_out_ap_vld),
    .stage0_real_27_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_27_out),
    .stage0_real_27_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_27_out_ap_vld),
    .stage0_real_26_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_26_out),
    .stage0_real_26_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_26_out_ap_vld),
    .stage0_real_25_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_25_out),
    .stage0_real_25_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_25_out_ap_vld),
    .stage0_real_24_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_24_out),
    .stage0_real_24_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_24_out_ap_vld),
    .stage0_real_23_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_23_out),
    .stage0_real_23_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_23_out_ap_vld),
    .stage0_real_22_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_22_out),
    .stage0_real_22_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_22_out_ap_vld),
    .stage0_real_21_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_21_out),
    .stage0_real_21_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_21_out_ap_vld),
    .stage0_real_20_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_20_out),
    .stage0_real_20_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_20_out_ap_vld),
    .stage0_real_19_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_19_out),
    .stage0_real_19_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_19_out_ap_vld),
    .stage0_real_18_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_18_out),
    .stage0_real_18_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_18_out_ap_vld),
    .stage0_real_17_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_17_out),
    .stage0_real_17_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_17_out_ap_vld),
    .stage0_real_16_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_16_out),
    .stage0_real_16_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_16_out_ap_vld),
    .stage0_real_15_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_15_out),
    .stage0_real_15_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_15_out_ap_vld),
    .stage0_real_14_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_14_out),
    .stage0_real_14_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_14_out_ap_vld),
    .stage0_real_13_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_13_out),
    .stage0_real_13_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_13_out_ap_vld),
    .stage0_real_12_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_12_out),
    .stage0_real_12_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_12_out_ap_vld),
    .stage0_real_11_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_11_out),
    .stage0_real_11_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_11_out_ap_vld),
    .stage0_real_10_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_10_out),
    .stage0_real_10_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_10_out_ap_vld),
    .stage0_real_9_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_9_out),
    .stage0_real_9_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_9_out_ap_vld),
    .stage0_real_8_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_8_out),
    .stage0_real_8_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_8_out_ap_vld),
    .stage0_real_7_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_7_out),
    .stage0_real_7_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_7_out_ap_vld),
    .stage0_real_6_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_6_out),
    .stage0_real_6_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_6_out_ap_vld),
    .stage0_real_5_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_5_out),
    .stage0_real_5_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_5_out_ap_vld),
    .stage0_real_4_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_4_out),
    .stage0_real_4_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_4_out_ap_vld),
    .stage0_real_3_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_3_out),
    .stage0_real_3_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_3_out_ap_vld),
    .stage0_real_2_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_2_out),
    .stage0_real_2_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_2_out_ap_vld),
    .stage0_real_1_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_1_out),
    .stage0_real_1_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_1_out_ap_vld),
    .stage0_real_out(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_out),
    .stage0_real_out_ap_vld(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_out_ap_vld)
);

fft32_fft32_Pipeline_stage1_loop grp_fft32_Pipeline_stage1_loop_fu_1362(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start),
    .ap_done(grp_fft32_Pipeline_stage1_loop_fu_1362_ap_done),
    .ap_idle(grp_fft32_Pipeline_stage1_loop_fu_1362_ap_idle),
    .ap_ready(grp_fft32_Pipeline_stage1_loop_fu_1362_ap_ready),
    .stage0_imag_31_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_31_out),
    .stage0_imag_30_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_30_out),
    .stage0_imag_29_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_29_out),
    .stage0_imag_28_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_28_out),
    .stage0_imag_27_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_27_out),
    .stage0_imag_26_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_26_out),
    .stage0_imag_25_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_25_out),
    .stage0_imag_24_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_24_out),
    .stage0_imag_23_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_23_out),
    .stage0_imag_22_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_22_out),
    .stage0_imag_21_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_21_out),
    .stage0_imag_20_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_20_out),
    .stage0_imag_19_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_19_out),
    .stage0_imag_18_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_18_out),
    .stage0_imag_17_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_17_out),
    .stage0_imag_16_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_16_out),
    .stage0_imag_15_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_15_out),
    .stage0_imag_14_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_14_out),
    .stage0_imag_13_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_13_out),
    .stage0_imag_12_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_12_out),
    .stage0_imag_11_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_11_out),
    .stage0_imag_10_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_10_out),
    .stage0_imag_9_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_9_out),
    .stage0_imag_8_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_8_out),
    .stage0_imag_7_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_7_out),
    .stage0_imag_6_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_6_out),
    .stage0_imag_5_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_5_out),
    .stage0_imag_4_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_4_out),
    .stage0_imag_3_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_3_out),
    .stage0_imag_2_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_2_out),
    .stage0_imag_1_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_1_out),
    .stage0_imag_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_imag_out),
    .stage0_real_31_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_31_out),
    .stage0_real_30_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_30_out),
    .stage0_real_29_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_29_out),
    .stage0_real_28_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_28_out),
    .stage0_real_27_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_27_out),
    .stage0_real_26_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_26_out),
    .stage0_real_25_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_25_out),
    .stage0_real_24_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_24_out),
    .stage0_real_23_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_23_out),
    .stage0_real_22_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_22_out),
    .stage0_real_21_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_21_out),
    .stage0_real_20_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_20_out),
    .stage0_real_19_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_19_out),
    .stage0_real_18_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_18_out),
    .stage0_real_17_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_17_out),
    .stage0_real_16_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_16_out),
    .stage0_real_15_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_15_out),
    .stage0_real_14_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_14_out),
    .stage0_real_13_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_13_out),
    .stage0_real_12_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_12_out),
    .stage0_real_11_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_11_out),
    .stage0_real_10_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_10_out),
    .stage0_real_9_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_9_out),
    .stage0_real_8_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_8_out),
    .stage0_real_7_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_7_out),
    .stage0_real_6_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_6_out),
    .stage0_real_5_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_5_out),
    .stage0_real_4_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_4_out),
    .stage0_real_3_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_3_out),
    .stage0_real_2_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_2_out),
    .stage0_real_1_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_1_out),
    .stage0_real_reload(grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_stage0_real_out),
    .stage1_imag_31_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_31_out),
    .stage1_imag_31_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_31_out_ap_vld),
    .stage1_imag_30_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_30_out),
    .stage1_imag_30_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_30_out_ap_vld),
    .stage1_imag_29_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_29_out),
    .stage1_imag_29_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_29_out_ap_vld),
    .stage1_imag_28_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_28_out),
    .stage1_imag_28_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_28_out_ap_vld),
    .stage1_imag_27_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_27_out),
    .stage1_imag_27_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_27_out_ap_vld),
    .stage1_imag_26_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_26_out),
    .stage1_imag_26_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_26_out_ap_vld),
    .stage1_imag_25_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_25_out),
    .stage1_imag_25_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_25_out_ap_vld),
    .stage1_imag_24_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_24_out),
    .stage1_imag_24_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_24_out_ap_vld),
    .stage1_imag_23_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_23_out),
    .stage1_imag_23_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_23_out_ap_vld),
    .stage1_imag_22_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_22_out),
    .stage1_imag_22_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_22_out_ap_vld),
    .stage1_imag_21_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_21_out),
    .stage1_imag_21_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_21_out_ap_vld),
    .stage1_imag_20_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_20_out),
    .stage1_imag_20_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_20_out_ap_vld),
    .stage1_imag_19_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_19_out),
    .stage1_imag_19_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_19_out_ap_vld),
    .stage1_imag_18_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_18_out),
    .stage1_imag_18_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_18_out_ap_vld),
    .stage1_imag_17_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_17_out),
    .stage1_imag_17_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_17_out_ap_vld),
    .stage1_imag_16_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_16_out),
    .stage1_imag_16_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_16_out_ap_vld),
    .stage1_imag_15_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_15_out),
    .stage1_imag_15_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_15_out_ap_vld),
    .stage1_imag_14_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_14_out),
    .stage1_imag_14_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_14_out_ap_vld),
    .stage1_imag_13_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_13_out),
    .stage1_imag_13_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_13_out_ap_vld),
    .stage1_imag_12_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_12_out),
    .stage1_imag_12_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_12_out_ap_vld),
    .stage1_imag_11_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_11_out),
    .stage1_imag_11_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_11_out_ap_vld),
    .stage1_imag_10_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_10_out),
    .stage1_imag_10_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_10_out_ap_vld),
    .stage1_imag_9_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_9_out),
    .stage1_imag_9_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_9_out_ap_vld),
    .stage1_imag_8_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_8_out),
    .stage1_imag_8_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_8_out_ap_vld),
    .stage1_imag_7_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_7_out),
    .stage1_imag_7_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_7_out_ap_vld),
    .stage1_imag_6_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_6_out),
    .stage1_imag_6_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_6_out_ap_vld),
    .stage1_imag_5_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_5_out),
    .stage1_imag_5_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_5_out_ap_vld),
    .stage1_imag_4_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_4_out),
    .stage1_imag_4_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_4_out_ap_vld),
    .stage1_imag_3_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_3_out),
    .stage1_imag_3_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_3_out_ap_vld),
    .stage1_imag_2_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_2_out),
    .stage1_imag_2_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_2_out_ap_vld),
    .stage1_imag_1_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_1_out),
    .stage1_imag_1_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_1_out_ap_vld),
    .stage1_imag_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_out),
    .stage1_imag_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_out_ap_vld),
    .stage1_real_31_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_31_out),
    .stage1_real_31_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_31_out_ap_vld),
    .stage1_real_30_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_30_out),
    .stage1_real_30_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_30_out_ap_vld),
    .stage1_real_29_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_29_out),
    .stage1_real_29_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_29_out_ap_vld),
    .stage1_real_28_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_28_out),
    .stage1_real_28_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_28_out_ap_vld),
    .stage1_real_27_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_27_out),
    .stage1_real_27_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_27_out_ap_vld),
    .stage1_real_26_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_26_out),
    .stage1_real_26_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_26_out_ap_vld),
    .stage1_real_25_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_25_out),
    .stage1_real_25_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_25_out_ap_vld),
    .stage1_real_24_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_24_out),
    .stage1_real_24_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_24_out_ap_vld),
    .stage1_real_23_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_23_out),
    .stage1_real_23_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_23_out_ap_vld),
    .stage1_real_22_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_22_out),
    .stage1_real_22_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_22_out_ap_vld),
    .stage1_real_21_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_21_out),
    .stage1_real_21_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_21_out_ap_vld),
    .stage1_real_20_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_20_out),
    .stage1_real_20_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_20_out_ap_vld),
    .stage1_real_19_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_19_out),
    .stage1_real_19_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_19_out_ap_vld),
    .stage1_real_18_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_18_out),
    .stage1_real_18_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_18_out_ap_vld),
    .stage1_real_17_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_17_out),
    .stage1_real_17_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_17_out_ap_vld),
    .stage1_real_16_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_16_out),
    .stage1_real_16_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_16_out_ap_vld),
    .stage1_real_15_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_15_out),
    .stage1_real_15_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_15_out_ap_vld),
    .stage1_real_14_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_14_out),
    .stage1_real_14_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_14_out_ap_vld),
    .stage1_real_13_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_13_out),
    .stage1_real_13_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_13_out_ap_vld),
    .stage1_real_12_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_12_out),
    .stage1_real_12_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_12_out_ap_vld),
    .stage1_real_11_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_11_out),
    .stage1_real_11_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_11_out_ap_vld),
    .stage1_real_10_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_10_out),
    .stage1_real_10_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_10_out_ap_vld),
    .stage1_real_9_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_9_out),
    .stage1_real_9_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_9_out_ap_vld),
    .stage1_real_8_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_8_out),
    .stage1_real_8_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_8_out_ap_vld),
    .stage1_real_7_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_7_out),
    .stage1_real_7_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_7_out_ap_vld),
    .stage1_real_6_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_6_out),
    .stage1_real_6_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_6_out_ap_vld),
    .stage1_real_5_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_5_out),
    .stage1_real_5_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_5_out_ap_vld),
    .stage1_real_4_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_4_out),
    .stage1_real_4_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_4_out_ap_vld),
    .stage1_real_3_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_3_out),
    .stage1_real_3_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_3_out_ap_vld),
    .stage1_real_2_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_2_out),
    .stage1_real_2_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_2_out_ap_vld),
    .stage1_real_1_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_1_out),
    .stage1_real_1_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_1_out_ap_vld),
    .stage1_real_out(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_out),
    .stage1_real_out_ap_vld(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_out_ap_vld)
);

fft32_fft32_Pipeline_5 grp_fft32_Pipeline_5_fu_1494(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_5_fu_1494_ap_start),
    .ap_done(grp_fft32_Pipeline_5_fu_1494_ap_done),
    .ap_idle(grp_fft32_Pipeline_5_fu_1494_ap_idle),
    .ap_ready(grp_fft32_Pipeline_5_fu_1494_ap_ready),
    .w_imag_3_2(w_imag_3_3_load_reg_10969),
    .w_imag_2_2(w_imag_3_2_load_reg_10964),
    .w_imag_1_2(w_imag_3_1_load_reg_10959),
    .w_real_3_2(w_real_3_3_load_reg_10954),
    .w_real_2_2(w_real_3_2_load_reg_10949),
    .w_real_1_2(w_real_3_1_load_reg_10944),
    .select_ln18_6_out(grp_fft32_Pipeline_5_fu_1494_select_ln18_6_out),
    .select_ln18_6_out_ap_vld(grp_fft32_Pipeline_5_fu_1494_select_ln18_6_out_ap_vld),
    .select_ln18_7_out(grp_fft32_Pipeline_5_fu_1494_select_ln18_7_out),
    .select_ln18_7_out_ap_vld(grp_fft32_Pipeline_5_fu_1494_select_ln18_7_out_ap_vld),
    .select_ln18_8_out(grp_fft32_Pipeline_5_fu_1494_select_ln18_8_out),
    .select_ln18_8_out_ap_vld(grp_fft32_Pipeline_5_fu_1494_select_ln18_8_out_ap_vld),
    .select_ln18_9_out(grp_fft32_Pipeline_5_fu_1494_select_ln18_9_out),
    .select_ln18_9_out_ap_vld(grp_fft32_Pipeline_5_fu_1494_select_ln18_9_out_ap_vld),
    .select_ln18_10_out(grp_fft32_Pipeline_5_fu_1494_select_ln18_10_out),
    .select_ln18_10_out_ap_vld(grp_fft32_Pipeline_5_fu_1494_select_ln18_10_out_ap_vld),
    .select_ln18_11_out(grp_fft32_Pipeline_5_fu_1494_select_ln18_11_out),
    .select_ln18_11_out_ap_vld(grp_fft32_Pipeline_5_fu_1494_select_ln18_11_out_ap_vld)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1510(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1510_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1510_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1510_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1510_ap_ready),
    .in_val(grp_generic_sincos_16_4_s_fu_1510_in_val),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1510_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1510_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1518(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1518_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1518_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1518_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1518_ap_ready),
    .in_val(16'd64731),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1518_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1518_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1526(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1526_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1526_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1526_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1526_ap_ready),
    .in_val(16'd63927),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1526_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1526_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1534(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1534_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1534_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1534_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1534_ap_ready),
    .in_val(16'd63123),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1534_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1534_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1542(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1542_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1542_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1542_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1542_ap_ready),
    .in_val(16'd62319),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1542_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1542_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1550_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1550_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1550_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1550_ap_ready),
    .in_val(16'd61514),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1550_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1550_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1558(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1558_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1558_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1558_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1558_ap_ready),
    .in_val(16'd60710),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1558_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1558_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1566(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1566_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1566_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1566_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1566_ap_ready),
    .in_val(16'd59906),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1566_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1566_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1574_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1574_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1574_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1574_ap_ready),
    .in_val(16'd59102),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1574_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1574_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1582(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1582_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1582_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1582_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1582_ap_ready),
    .in_val(16'd58297),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1582_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1582_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1590(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1590_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1590_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1590_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1590_ap_ready),
    .in_val(16'd57493),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1590_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1590_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1598(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1598_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1598_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1598_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1598_ap_ready),
    .in_val(16'd56689),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1598_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1598_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1606(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1606_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1606_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1606_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1606_ap_ready),
    .in_val(16'd55885),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1606_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1606_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1614(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1614_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1614_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1614_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1614_ap_ready),
    .in_val(16'd55080),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1614_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1614_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1622(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1622_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1622_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1622_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1622_ap_ready),
    .in_val(16'd54276),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1622_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1622_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1630_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1630_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1630_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1630_ap_ready),
    .in_val(16'd53472),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1630_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1630_ap_return_1)
);

fft32_fft32_Pipeline_6 grp_fft32_Pipeline_6_fu_1638(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_6_fu_1638_ap_start),
    .ap_done(grp_fft32_Pipeline_6_fu_1638_ap_done),
    .ap_idle(grp_fft32_Pipeline_6_fu_1638_ap_idle),
    .ap_ready(grp_fft32_Pipeline_6_fu_1638_ap_ready),
    .w_imag_3_6(w_imag_3_6_load_reg_11242),
    .w_imag_2_6(w_imag_3_5_load_reg_11237),
    .w_imag_1_6(w_imag_3_4_load_reg_11232),
    .w_real_3_6(w_real_3_6_load_reg_11227),
    .w_real_2_6(w_real_3_5_load_reg_11222),
    .w_real_1_6(w_real_3_4_load_reg_11217),
    .select_ln18_12_out(grp_fft32_Pipeline_6_fu_1638_select_ln18_12_out),
    .select_ln18_12_out_ap_vld(grp_fft32_Pipeline_6_fu_1638_select_ln18_12_out_ap_vld),
    .select_ln18_13_out(grp_fft32_Pipeline_6_fu_1638_select_ln18_13_out),
    .select_ln18_13_out_ap_vld(grp_fft32_Pipeline_6_fu_1638_select_ln18_13_out_ap_vld),
    .select_ln18_14_out(grp_fft32_Pipeline_6_fu_1638_select_ln18_14_out),
    .select_ln18_14_out_ap_vld(grp_fft32_Pipeline_6_fu_1638_select_ln18_14_out_ap_vld),
    .select_ln18_15_out(grp_fft32_Pipeline_6_fu_1638_select_ln18_15_out),
    .select_ln18_15_out_ap_vld(grp_fft32_Pipeline_6_fu_1638_select_ln18_15_out_ap_vld),
    .select_ln18_16_out(grp_fft32_Pipeline_6_fu_1638_select_ln18_16_out),
    .select_ln18_16_out_ap_vld(grp_fft32_Pipeline_6_fu_1638_select_ln18_16_out_ap_vld),
    .select_ln18_17_out(grp_fft32_Pipeline_6_fu_1638_select_ln18_17_out),
    .select_ln18_17_out_ap_vld(grp_fft32_Pipeline_6_fu_1638_select_ln18_17_out_ap_vld)
);

fft32_fft32_Pipeline_7 grp_fft32_Pipeline_7_fu_1654(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_7_fu_1654_ap_start),
    .ap_done(grp_fft32_Pipeline_7_fu_1654_ap_done),
    .ap_idle(grp_fft32_Pipeline_7_fu_1654_ap_idle),
    .ap_ready(grp_fft32_Pipeline_7_fu_1654_ap_ready),
    .w_imag_3_10(w_imag_3_13_load_reg_11551),
    .w_imag_2_10(w_imag_3_12_load_reg_11546),
    .w_imag_1_10(w_imag_3_11_load_reg_11541),
    .w_real_3_10(w_real_3_13_load_reg_11536),
    .w_real_2_10(w_real_3_12_load_reg_11531),
    .w_real_1_10(w_real_3_11_load_reg_11526),
    .select_ln18_18_out(grp_fft32_Pipeline_7_fu_1654_select_ln18_18_out),
    .select_ln18_18_out_ap_vld(grp_fft32_Pipeline_7_fu_1654_select_ln18_18_out_ap_vld),
    .select_ln18_19_out(grp_fft32_Pipeline_7_fu_1654_select_ln18_19_out),
    .select_ln18_19_out_ap_vld(grp_fft32_Pipeline_7_fu_1654_select_ln18_19_out_ap_vld),
    .select_ln18_20_out(grp_fft32_Pipeline_7_fu_1654_select_ln18_20_out),
    .select_ln18_20_out_ap_vld(grp_fft32_Pipeline_7_fu_1654_select_ln18_20_out_ap_vld),
    .select_ln18_21_out(grp_fft32_Pipeline_7_fu_1654_select_ln18_21_out),
    .select_ln18_21_out_ap_vld(grp_fft32_Pipeline_7_fu_1654_select_ln18_21_out_ap_vld),
    .select_ln18_22_out(grp_fft32_Pipeline_7_fu_1654_select_ln18_22_out),
    .select_ln18_22_out_ap_vld(grp_fft32_Pipeline_7_fu_1654_select_ln18_22_out_ap_vld),
    .select_ln18_23_out(grp_fft32_Pipeline_7_fu_1654_select_ln18_23_out),
    .select_ln18_23_out_ap_vld(grp_fft32_Pipeline_7_fu_1654_select_ln18_23_out_ap_vld)
);

fft32_fft32_Pipeline_8 grp_fft32_Pipeline_8_fu_1670(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_8_fu_1670_ap_start),
    .ap_done(grp_fft32_Pipeline_8_fu_1670_ap_done),
    .ap_idle(grp_fft32_Pipeline_8_fu_1670_ap_idle),
    .ap_ready(grp_fft32_Pipeline_8_fu_1670_ap_ready),
    .w_imag_3_14(w_imag_3_20_load_reg_11866),
    .w_imag_2_14(w_imag_3_19_load_reg_11861),
    .w_imag_1_14(w_imag_3_18_load_reg_11856),
    .w_real_3_14(w_real_3_20_load_reg_11851),
    .w_real_2_14(w_real_3_19_load_reg_11846),
    .w_real_1_14(w_real_3_18_load_reg_11841),
    .select_ln18_24_out(grp_fft32_Pipeline_8_fu_1670_select_ln18_24_out),
    .select_ln18_24_out_ap_vld(grp_fft32_Pipeline_8_fu_1670_select_ln18_24_out_ap_vld),
    .select_ln18_25_out(grp_fft32_Pipeline_8_fu_1670_select_ln18_25_out),
    .select_ln18_25_out_ap_vld(grp_fft32_Pipeline_8_fu_1670_select_ln18_25_out_ap_vld),
    .select_ln18_26_out(grp_fft32_Pipeline_8_fu_1670_select_ln18_26_out),
    .select_ln18_26_out_ap_vld(grp_fft32_Pipeline_8_fu_1670_select_ln18_26_out_ap_vld),
    .select_ln18_27_out(grp_fft32_Pipeline_8_fu_1670_select_ln18_27_out),
    .select_ln18_27_out_ap_vld(grp_fft32_Pipeline_8_fu_1670_select_ln18_27_out_ap_vld),
    .select_ln18_28_out(grp_fft32_Pipeline_8_fu_1670_select_ln18_28_out),
    .select_ln18_28_out_ap_vld(grp_fft32_Pipeline_8_fu_1670_select_ln18_28_out_ap_vld),
    .select_ln18_29_out(grp_fft32_Pipeline_8_fu_1670_select_ln18_29_out),
    .select_ln18_29_out_ap_vld(grp_fft32_Pipeline_8_fu_1670_select_ln18_29_out_ap_vld)
);

fft32_fft32_Pipeline_9 grp_fft32_Pipeline_9_fu_1686(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_9_fu_1686_ap_start),
    .ap_done(grp_fft32_Pipeline_9_fu_1686_ap_done),
    .ap_idle(grp_fft32_Pipeline_9_fu_1686_ap_idle),
    .ap_ready(grp_fft32_Pipeline_9_fu_1686_ap_ready),
    .w_imag_3_18(w_imag_3_27_load_reg_12181),
    .w_imag_2_18(w_imag_3_26_load_reg_12176),
    .w_imag_1_18(w_imag_3_25_load_reg_12171),
    .w_real_3_18(w_real_3_27_load_reg_12166),
    .w_real_2_18(w_real_3_26_load_reg_12161),
    .w_real_1_18(w_real_3_25_load_reg_12156),
    .select_ln18_30_out(grp_fft32_Pipeline_9_fu_1686_select_ln18_30_out),
    .select_ln18_30_out_ap_vld(grp_fft32_Pipeline_9_fu_1686_select_ln18_30_out_ap_vld),
    .select_ln18_31_out(grp_fft32_Pipeline_9_fu_1686_select_ln18_31_out),
    .select_ln18_31_out_ap_vld(grp_fft32_Pipeline_9_fu_1686_select_ln18_31_out_ap_vld),
    .select_ln18_32_out(grp_fft32_Pipeline_9_fu_1686_select_ln18_32_out),
    .select_ln18_32_out_ap_vld(grp_fft32_Pipeline_9_fu_1686_select_ln18_32_out_ap_vld),
    .select_ln18_33_out(grp_fft32_Pipeline_9_fu_1686_select_ln18_33_out),
    .select_ln18_33_out_ap_vld(grp_fft32_Pipeline_9_fu_1686_select_ln18_33_out_ap_vld),
    .select_ln18_34_out(grp_fft32_Pipeline_9_fu_1686_select_ln18_34_out),
    .select_ln18_34_out_ap_vld(grp_fft32_Pipeline_9_fu_1686_select_ln18_34_out_ap_vld),
    .select_ln18_35_out(grp_fft32_Pipeline_9_fu_1686_select_ln18_35_out),
    .select_ln18_35_out_ap_vld(grp_fft32_Pipeline_9_fu_1686_select_ln18_35_out_ap_vld)
);

fft32_fft32_Pipeline_10 grp_fft32_Pipeline_10_fu_1702(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_10_fu_1702_ap_start),
    .ap_done(grp_fft32_Pipeline_10_fu_1702_ap_done),
    .ap_idle(grp_fft32_Pipeline_10_fu_1702_ap_idle),
    .ap_ready(grp_fft32_Pipeline_10_fu_1702_ap_ready),
    .w_imag_3_22(w_imag_3_34_load_reg_12495),
    .w_imag_2_22(w_imag_3_33_load_reg_12490),
    .w_imag_1_22(w_imag_3_32_load_reg_12485),
    .w_real_3_22(w_real_3_34_load_reg_12480),
    .w_real_2_22(w_real_3_33_load_reg_12475),
    .w_real_1_22(w_real_3_32_load_reg_12470),
    .select_ln18_36_out(grp_fft32_Pipeline_10_fu_1702_select_ln18_36_out),
    .select_ln18_36_out_ap_vld(grp_fft32_Pipeline_10_fu_1702_select_ln18_36_out_ap_vld),
    .select_ln18_37_out(grp_fft32_Pipeline_10_fu_1702_select_ln18_37_out),
    .select_ln18_37_out_ap_vld(grp_fft32_Pipeline_10_fu_1702_select_ln18_37_out_ap_vld),
    .select_ln18_38_out(grp_fft32_Pipeline_10_fu_1702_select_ln18_38_out),
    .select_ln18_38_out_ap_vld(grp_fft32_Pipeline_10_fu_1702_select_ln18_38_out_ap_vld),
    .select_ln18_39_out(grp_fft32_Pipeline_10_fu_1702_select_ln18_39_out),
    .select_ln18_39_out_ap_vld(grp_fft32_Pipeline_10_fu_1702_select_ln18_39_out_ap_vld),
    .select_ln18_40_out(grp_fft32_Pipeline_10_fu_1702_select_ln18_40_out),
    .select_ln18_40_out_ap_vld(grp_fft32_Pipeline_10_fu_1702_select_ln18_40_out_ap_vld),
    .select_ln18_41_out(grp_fft32_Pipeline_10_fu_1702_select_ln18_41_out),
    .select_ln18_41_out_ap_vld(grp_fft32_Pipeline_10_fu_1702_select_ln18_41_out_ap_vld)
);

fft32_fft32_Pipeline_11 grp_fft32_Pipeline_11_fu_1718(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_11_fu_1718_ap_start),
    .ap_done(grp_fft32_Pipeline_11_fu_1718_ap_done),
    .ap_idle(grp_fft32_Pipeline_11_fu_1718_ap_idle),
    .ap_ready(grp_fft32_Pipeline_11_fu_1718_ap_ready),
    .w_imag_3_26(w_imag_3_41_load_reg_12803),
    .w_imag_2_26(w_imag_3_40_load_reg_12798),
    .w_imag_1_26(w_imag_3_39_load_reg_12793),
    .w_real_3_26(w_real_3_41_load_reg_12788),
    .w_real_2_26(w_real_3_40_load_reg_12783),
    .w_real_1_26(w_real_3_39_load_reg_12778),
    .select_ln18_42_out(grp_fft32_Pipeline_11_fu_1718_select_ln18_42_out),
    .select_ln18_42_out_ap_vld(grp_fft32_Pipeline_11_fu_1718_select_ln18_42_out_ap_vld),
    .select_ln18_43_out(grp_fft32_Pipeline_11_fu_1718_select_ln18_43_out),
    .select_ln18_43_out_ap_vld(grp_fft32_Pipeline_11_fu_1718_select_ln18_43_out_ap_vld),
    .select_ln18_44_out(grp_fft32_Pipeline_11_fu_1718_select_ln18_44_out),
    .select_ln18_44_out_ap_vld(grp_fft32_Pipeline_11_fu_1718_select_ln18_44_out_ap_vld),
    .select_ln18_45_out(grp_fft32_Pipeline_11_fu_1718_select_ln18_45_out),
    .select_ln18_45_out_ap_vld(grp_fft32_Pipeline_11_fu_1718_select_ln18_45_out_ap_vld),
    .select_ln18_46_out(grp_fft32_Pipeline_11_fu_1718_select_ln18_46_out),
    .select_ln18_46_out_ap_vld(grp_fft32_Pipeline_11_fu_1718_select_ln18_46_out_ap_vld),
    .select_ln18_47_out(grp_fft32_Pipeline_11_fu_1718_select_ln18_47_out),
    .select_ln18_47_out_ap_vld(grp_fft32_Pipeline_11_fu_1718_select_ln18_47_out_ap_vld)
);

fft32_fft32_Pipeline_output_loop grp_fft32_Pipeline_output_loop_fu_1734(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_output_loop_fu_1734_ap_start),
    .ap_done(grp_fft32_Pipeline_output_loop_fu_1734_ap_done),
    .ap_idle(grp_fft32_Pipeline_output_loop_fu_1734_ap_idle),
    .ap_ready(grp_fft32_Pipeline_output_loop_fu_1734_ap_ready),
    .out_stream_TREADY(grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TREADY),
    .stage2_real(stage2_real_reg_13874),
    .stage2_real_30(stage2_real_30_reg_13894),
    .stage2_real_32(stage2_real_32_reg_13914),
    .stage2_real_34(stage2_real_34_reg_13934),
    .stage2_real_36(stage2_real_36_reg_13954),
    .stage2_real_38(stage2_real_38_reg_13974),
    .stage2_real_40(stage2_real_40_reg_13994),
    .stage2_real_42(stage2_real_42_reg_14014),
    .stage2_real_44(stage2_real_44_reg_14034),
    .stage2_real_46(stage2_real_46_reg_14054),
    .stage2_real_48(stage2_real_48_reg_14074),
    .stage2_real_50(stage2_real_50_reg_14094),
    .stage2_real_52(stage2_real_52_reg_14114),
    .stage2_real_54(stage2_real_54_reg_14134),
    .stage2_real_56(stage2_real_56_reg_14154),
    .stage2_real_58(stage2_real_58_reg_14174),
    .stage2_real_29(stage2_real_29_reg_13884),
    .stage2_real_31(stage2_real_31_reg_13904),
    .stage2_real_33(stage2_real_33_reg_13924),
    .stage2_real_35(stage2_real_35_reg_13944),
    .stage2_real_37(stage2_real_37_reg_13964),
    .stage2_real_39(stage2_real_39_reg_13984),
    .stage2_real_41(stage2_real_41_reg_14004),
    .stage2_real_43(stage2_real_43_reg_14024),
    .stage2_real_45(stage2_real_45_reg_14044),
    .stage2_real_47(stage2_real_47_reg_14064),
    .stage2_real_49(stage2_real_49_reg_14084),
    .stage2_real_51(stage2_real_51_reg_14104),
    .stage2_real_53(stage2_real_53_reg_14124),
    .stage2_real_55(stage2_real_55_reg_14144),
    .stage2_real_57(stage2_real_57_reg_14164),
    .stage2_real_59(stage2_real_59_reg_14184),
    .stage2_imag(stage2_imag_reg_13879),
    .stage2_imag_30(stage2_imag_30_reg_13899),
    .stage2_imag_32(stage2_imag_32_reg_13919),
    .stage2_imag_34(stage2_imag_34_reg_13939),
    .stage2_imag_36(stage2_imag_36_reg_13959),
    .stage2_imag_38(stage2_imag_38_reg_13979),
    .stage2_imag_40(stage2_imag_40_reg_13999),
    .stage2_imag_42(stage2_imag_42_reg_14019),
    .stage2_imag_44(stage2_imag_44_reg_14039),
    .stage2_imag_46(stage2_imag_46_reg_14059),
    .stage2_imag_48(stage2_imag_48_reg_14079),
    .stage2_imag_50(stage2_imag_50_reg_14099),
    .stage2_imag_52(stage2_imag_52_reg_14119),
    .stage2_imag_54(stage2_imag_54_reg_14139),
    .stage2_imag_56(stage2_imag_56_reg_14159),
    .stage2_imag_58(stage2_imag_58_reg_14179),
    .stage2_imag_29(stage2_imag_29_reg_13889),
    .stage2_imag_31(stage2_imag_31_reg_13909),
    .stage2_imag_33(stage2_imag_33_reg_13929),
    .stage2_imag_35(stage2_imag_35_reg_13949),
    .stage2_imag_37(stage2_imag_37_reg_13969),
    .stage2_imag_39(stage2_imag_39_reg_13989),
    .stage2_imag_41(stage2_imag_41_reg_14009),
    .stage2_imag_43(stage2_imag_43_reg_14029),
    .stage2_imag_45(stage2_imag_45_reg_14049),
    .stage2_imag_47(stage2_imag_47_reg_14069),
    .stage2_imag_49(stage2_imag_49_reg_14089),
    .stage2_imag_51(stage2_imag_51_reg_14109),
    .stage2_imag_53(stage2_imag_53_reg_14129),
    .stage2_imag_55(stage2_imag_55_reg_14149),
    .stage2_imag_57(stage2_imag_57_reg_14169),
    .stage2_imag_59(stage2_imag_59_reg_14189),
    .out_stream_TDATA(grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TDATA),
    .out_stream_TVALID(grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TVALID)
);

fft32_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U500(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1804_p0),
    .din1(grp_fu_1804_p1),
    .ce(1'b1),
    .dout(grp_fu_1804_p2)
);

fft32_sitodp_32ns_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_6_no_dsp_1_U501(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1813_p0),
    .ce(1'b1),
    .dout(grp_fu_1813_p1)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U502(
    .din0(mul_ln10_fu_2772_p0),
    .din1(mul_ln10_fu_2772_p1),
    .dout(mul_ln10_fu_2772_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U503(
    .din0(mul_ln11_fu_2778_p0),
    .din1(mul_ln11_fu_2778_p1),
    .dout(mul_ln11_fu_2778_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U504(
    .din0(mul_ln10_2_fu_2798_p0),
    .din1(mul_ln10_2_fu_2798_p1),
    .dout(mul_ln10_2_fu_2798_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U505(
    .din0(mul_ln11_2_fu_2804_p0),
    .din1(mul_ln11_2_fu_2804_p1),
    .dout(mul_ln11_2_fu_2804_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U506(
    .din0(mul_ln10_4_fu_2824_p0),
    .din1(mul_ln10_4_fu_2824_p1),
    .dout(mul_ln10_4_fu_2824_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U507(
    .din0(mul_ln11_4_fu_2830_p0),
    .din1(mul_ln11_4_fu_2830_p1),
    .dout(mul_ln11_4_fu_2830_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U508(
    .din0(mul_ln10_6_fu_3329_p0),
    .din1(mul_ln10_6_fu_3329_p1),
    .dout(mul_ln10_6_fu_3329_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U509(
    .din0(mul_ln11_6_fu_3335_p0),
    .din1(mul_ln11_6_fu_3335_p1),
    .dout(mul_ln11_6_fu_3335_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U510(
    .din0(mul_ln10_8_fu_3355_p0),
    .din1(mul_ln10_8_fu_3355_p1),
    .dout(mul_ln10_8_fu_3355_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U511(
    .din0(mul_ln11_8_fu_3361_p0),
    .din1(mul_ln11_8_fu_3361_p1),
    .dout(mul_ln11_8_fu_3361_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U512(
    .din0(mul_ln10_10_fu_3381_p0),
    .din1(mul_ln10_10_fu_3381_p1),
    .dout(mul_ln10_10_fu_3381_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U513(
    .din0(mul_ln11_10_fu_3387_p0),
    .din1(mul_ln11_10_fu_3387_p1),
    .dout(mul_ln11_10_fu_3387_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U514(
    .din0(mul_ln10_12_fu_3902_p0),
    .din1(mul_ln10_12_fu_3902_p1),
    .dout(mul_ln10_12_fu_3902_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U515(
    .din0(mul_ln11_12_fu_3908_p0),
    .din1(mul_ln11_12_fu_3908_p1),
    .dout(mul_ln11_12_fu_3908_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U516(
    .din0(mul_ln10_14_fu_3928_p0),
    .din1(mul_ln10_14_fu_3928_p1),
    .dout(mul_ln10_14_fu_3928_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U517(
    .din0(mul_ln11_14_fu_3934_p0),
    .din1(mul_ln11_14_fu_3934_p1),
    .dout(mul_ln11_14_fu_3934_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U518(
    .din0(mul_ln10_16_fu_3954_p0),
    .din1(mul_ln10_16_fu_3954_p1),
    .dout(mul_ln10_16_fu_3954_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U519(
    .din0(mul_ln11_16_fu_3960_p0),
    .din1(mul_ln11_16_fu_3960_p1),
    .dout(mul_ln11_16_fu_3960_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U520(
    .din0(mul_ln10_18_fu_4491_p0),
    .din1(mul_ln10_18_fu_4491_p1),
    .dout(mul_ln10_18_fu_4491_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U521(
    .din0(mul_ln11_18_fu_4497_p0),
    .din1(mul_ln11_18_fu_4497_p1),
    .dout(mul_ln11_18_fu_4497_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U522(
    .din0(mul_ln10_20_fu_4517_p0),
    .din1(mul_ln10_20_fu_4517_p1),
    .dout(mul_ln10_20_fu_4517_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U523(
    .din0(mul_ln11_20_fu_4523_p0),
    .din1(mul_ln11_20_fu_4523_p1),
    .dout(mul_ln11_20_fu_4523_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U524(
    .din0(mul_ln10_22_fu_4543_p0),
    .din1(mul_ln10_22_fu_4543_p1),
    .dout(mul_ln10_22_fu_4543_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U525(
    .din0(mul_ln11_22_fu_4549_p0),
    .din1(mul_ln11_22_fu_4549_p1),
    .dout(mul_ln11_22_fu_4549_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U526(
    .din0(mul_ln10_24_fu_5068_p0),
    .din1(mul_ln10_24_fu_5068_p1),
    .dout(mul_ln10_24_fu_5068_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U527(
    .din0(mul_ln11_24_fu_5074_p0),
    .din1(mul_ln11_24_fu_5074_p1),
    .dout(mul_ln11_24_fu_5074_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U528(
    .din0(mul_ln10_26_fu_5094_p0),
    .din1(mul_ln10_26_fu_5094_p1),
    .dout(mul_ln10_26_fu_5094_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U529(
    .din0(mul_ln11_26_fu_5100_p0),
    .din1(mul_ln11_26_fu_5100_p1),
    .dout(mul_ln11_26_fu_5100_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U530(
    .din0(mul_ln10_28_fu_5120_p0),
    .din1(mul_ln10_28_fu_5120_p1),
    .dout(mul_ln10_28_fu_5120_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U531(
    .din0(mul_ln11_28_fu_5126_p0),
    .din1(mul_ln11_28_fu_5126_p1),
    .dout(mul_ln11_28_fu_5126_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U532(
    .din0(mul_ln10_30_fu_5645_p0),
    .din1(mul_ln10_30_fu_5645_p1),
    .dout(mul_ln10_30_fu_5645_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U533(
    .din0(mul_ln11_30_fu_5651_p0),
    .din1(mul_ln11_30_fu_5651_p1),
    .dout(mul_ln11_30_fu_5651_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U534(
    .din0(mul_ln10_32_fu_5671_p0),
    .din1(mul_ln10_32_fu_5671_p1),
    .dout(mul_ln10_32_fu_5671_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U535(
    .din0(mul_ln11_32_fu_5677_p0),
    .din1(mul_ln11_32_fu_5677_p1),
    .dout(mul_ln11_32_fu_5677_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U536(
    .din0(mul_ln10_34_fu_5697_p0),
    .din1(mul_ln10_34_fu_5697_p1),
    .dout(mul_ln10_34_fu_5697_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U537(
    .din0(mul_ln11_34_fu_5703_p0),
    .din1(mul_ln11_34_fu_5703_p1),
    .dout(mul_ln11_34_fu_5703_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U538(
    .din0(mul_ln10_36_fu_6218_p0),
    .din1(mul_ln10_36_fu_6218_p1),
    .dout(mul_ln10_36_fu_6218_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U539(
    .din0(mul_ln11_36_fu_6224_p0),
    .din1(mul_ln11_36_fu_6224_p1),
    .dout(mul_ln11_36_fu_6224_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U540(
    .din0(mul_ln10_38_fu_6244_p0),
    .din1(mul_ln10_38_fu_6244_p1),
    .dout(mul_ln10_38_fu_6244_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U541(
    .din0(mul_ln11_38_fu_6250_p0),
    .din1(mul_ln11_38_fu_6250_p1),
    .dout(mul_ln11_38_fu_6250_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U542(
    .din0(mul_ln10_40_fu_6270_p0),
    .din1(mul_ln10_40_fu_6270_p1),
    .dout(mul_ln10_40_fu_6270_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U543(
    .din0(mul_ln11_40_fu_6276_p0),
    .din1(mul_ln11_40_fu_6276_p1),
    .dout(mul_ln11_40_fu_6276_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U544(
    .din0(mul_ln10_42_fu_6795_p0),
    .din1(mul_ln10_42_fu_6795_p1),
    .dout(mul_ln10_42_fu_6795_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U545(
    .din0(mul_ln11_42_fu_6801_p0),
    .din1(mul_ln11_42_fu_6801_p1),
    .dout(mul_ln11_42_fu_6801_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U546(
    .din0(mul_ln10_44_fu_6821_p0),
    .din1(mul_ln10_44_fu_6821_p1),
    .dout(mul_ln10_44_fu_6821_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U547(
    .din0(mul_ln11_44_fu_6827_p0),
    .din1(mul_ln11_44_fu_6827_p1),
    .dout(mul_ln11_44_fu_6827_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U548(
    .din0(mul_ln10_46_fu_6847_p0),
    .din1(mul_ln10_46_fu_6847_p1),
    .dout(mul_ln10_46_fu_6847_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U549(
    .din0(mul_ln11_46_fu_6853_p0),
    .din1(mul_ln11_46_fu_6853_p1),
    .dout(mul_ln11_46_fu_6853_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U550(
    .din0(mul_ln10_48_fu_7651_p0),
    .din1(mul_ln10_48_fu_7651_p1),
    .dout(mul_ln10_48_fu_7651_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U551(
    .din0(mul_ln11_48_fu_7656_p0),
    .din1(mul_ln11_48_fu_7656_p1),
    .dout(mul_ln11_48_fu_7656_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U552(
    .din0(mul_ln10_50_fu_7664_p0),
    .din1(mul_ln10_50_fu_7664_p1),
    .dout(mul_ln10_50_fu_7664_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U553(
    .din0(mul_ln11_50_fu_7669_p0),
    .din1(mul_ln11_50_fu_7669_p1),
    .dout(mul_ln11_50_fu_7669_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U554(
    .din0(mul_ln10_52_fu_7677_p0),
    .din1(mul_ln10_52_fu_7677_p1),
    .dout(mul_ln10_52_fu_7677_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U555(
    .din0(mul_ln11_52_fu_7682_p0),
    .din1(mul_ln11_52_fu_7682_p1),
    .dout(mul_ln11_52_fu_7682_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U556(
    .din0(mul_ln10_54_fu_7690_p0),
    .din1(mul_ln10_54_fu_7690_p1),
    .dout(mul_ln10_54_fu_7690_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U557(
    .din0(mul_ln11_54_fu_7695_p0),
    .din1(mul_ln11_54_fu_7695_p1),
    .dout(mul_ln11_54_fu_7695_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U558(
    .din0(mul_ln10_56_fu_7703_p0),
    .din1(mul_ln10_56_fu_7703_p1),
    .dout(mul_ln10_56_fu_7703_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U559(
    .din0(mul_ln11_56_fu_7708_p0),
    .din1(mul_ln11_56_fu_7708_p1),
    .dout(mul_ln11_56_fu_7708_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U560(
    .din0(mul_ln10_58_fu_7716_p0),
    .din1(mul_ln10_58_fu_7716_p1),
    .dout(mul_ln10_58_fu_7716_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U561(
    .din0(mul_ln11_58_fu_7721_p0),
    .din1(mul_ln11_58_fu_7721_p1),
    .dout(mul_ln11_58_fu_7721_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U562(
    .din0(mul_ln10_60_fu_7729_p0),
    .din1(mul_ln10_60_fu_7729_p1),
    .dout(mul_ln10_60_fu_7729_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U563(
    .din0(mul_ln11_60_fu_7734_p0),
    .din1(mul_ln11_60_fu_7734_p1),
    .dout(mul_ln11_60_fu_7734_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U564(
    .din0(mul_ln10_62_fu_7742_p0),
    .din1(mul_ln10_62_fu_7742_p1),
    .dout(mul_ln10_62_fu_7742_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U565(
    .din0(mul_ln11_62_fu_7747_p0),
    .din1(mul_ln11_62_fu_7747_p1),
    .dout(mul_ln11_62_fu_7747_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U566(
    .din0(mul_ln10_64_fu_7755_p0),
    .din1(mul_ln10_64_fu_7755_p1),
    .dout(mul_ln10_64_fu_7755_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U567(
    .din0(mul_ln11_64_fu_7760_p0),
    .din1(mul_ln11_64_fu_7760_p1),
    .dout(mul_ln11_64_fu_7760_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U568(
    .din0(mul_ln10_66_fu_7768_p0),
    .din1(mul_ln10_66_fu_7768_p1),
    .dout(mul_ln10_66_fu_7768_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U569(
    .din0(mul_ln11_66_fu_7773_p0),
    .din1(mul_ln11_66_fu_7773_p1),
    .dout(mul_ln11_66_fu_7773_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U570(
    .din0(mul_ln10_68_fu_7781_p0),
    .din1(mul_ln10_68_fu_7781_p1),
    .dout(mul_ln10_68_fu_7781_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U571(
    .din0(mul_ln11_68_fu_7786_p0),
    .din1(mul_ln11_68_fu_7786_p1),
    .dout(mul_ln11_68_fu_7786_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U572(
    .din0(mul_ln10_70_fu_7794_p0),
    .din1(mul_ln10_70_fu_7794_p1),
    .dout(mul_ln10_70_fu_7794_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U573(
    .din0(mul_ln11_70_fu_7799_p0),
    .din1(mul_ln11_70_fu_7799_p1),
    .dout(mul_ln11_70_fu_7799_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U574(
    .din0(mul_ln10_72_fu_7807_p0),
    .din1(mul_ln10_72_fu_7807_p1),
    .dout(mul_ln10_72_fu_7807_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U575(
    .din0(mul_ln11_72_fu_7812_p0),
    .din1(mul_ln11_72_fu_7812_p1),
    .dout(mul_ln11_72_fu_7812_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U576(
    .din0(mul_ln10_74_fu_7820_p0),
    .din1(mul_ln10_74_fu_7820_p1),
    .dout(mul_ln10_74_fu_7820_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U577(
    .din0(mul_ln11_74_fu_7825_p0),
    .din1(mul_ln11_74_fu_7825_p1),
    .dout(mul_ln11_74_fu_7825_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U578(
    .din0(mul_ln10_76_fu_7833_p0),
    .din1(mul_ln10_76_fu_7833_p1),
    .dout(mul_ln10_76_fu_7833_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U579(
    .din0(mul_ln11_76_fu_7838_p0),
    .din1(mul_ln11_76_fu_7838_p1),
    .dout(mul_ln11_76_fu_7838_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U580(
    .din0(mul_ln10_78_fu_7846_p0),
    .din1(mul_ln10_78_fu_7846_p1),
    .dout(mul_ln10_78_fu_7846_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U581(
    .din0(mul_ln11_78_fu_7851_p0),
    .din1(mul_ln11_78_fu_7851_p1),
    .dout(mul_ln11_78_fu_7851_p2)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U582(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8464_p0),
    .din1(grp_fu_8464_p1),
    .din2(mul_ln10_reg_10990),
    .ce(grp_fu_8464_ce),
    .dout(grp_fu_8464_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U583(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8472_p0),
    .din1(grp_fu_8472_p1),
    .din2(mul_ln11_reg_10995),
    .ce(grp_fu_8472_ce),
    .dout(grp_fu_8472_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U584(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8480_p0),
    .din1(grp_fu_8480_p1),
    .din2(mul_ln10_2_reg_11016),
    .ce(grp_fu_8480_ce),
    .dout(grp_fu_8480_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U585(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8488_p0),
    .din1(grp_fu_8488_p1),
    .din2(mul_ln11_2_reg_11021),
    .ce(grp_fu_8488_ce),
    .dout(grp_fu_8488_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U586(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8496_p0),
    .din1(grp_fu_8496_p1),
    .din2(mul_ln10_4_reg_11042),
    .ce(grp_fu_8496_ce),
    .dout(grp_fu_8496_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U587(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8504_p0),
    .din1(grp_fu_8504_p1),
    .din2(mul_ln11_4_reg_11047),
    .ce(grp_fu_8504_ce),
    .dout(grp_fu_8504_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U588(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8512_p0),
    .din1(grp_fu_8512_p1),
    .din2(mul_ln10_6_reg_11275),
    .ce(grp_fu_8512_ce),
    .dout(grp_fu_8512_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U589(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8520_p0),
    .din1(grp_fu_8520_p1),
    .din2(mul_ln11_6_reg_11280),
    .ce(grp_fu_8520_ce),
    .dout(grp_fu_8520_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U590(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8528_p0),
    .din1(grp_fu_8528_p1),
    .din2(mul_ln10_8_reg_11301),
    .ce(grp_fu_8528_ce),
    .dout(grp_fu_8528_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U591(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8536_p0),
    .din1(grp_fu_8536_p1),
    .din2(mul_ln11_8_reg_11306),
    .ce(grp_fu_8536_ce),
    .dout(grp_fu_8536_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U592(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8544_p0),
    .din1(grp_fu_8544_p1),
    .din2(mul_ln10_10_reg_11327),
    .ce(grp_fu_8544_ce),
    .dout(grp_fu_8544_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U593(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8552_p0),
    .din1(grp_fu_8552_p1),
    .din2(mul_ln11_10_reg_11332),
    .ce(grp_fu_8552_ce),
    .dout(grp_fu_8552_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U594(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8560_p0),
    .din1(grp_fu_8560_p1),
    .din2(mul_ln10_12_reg_11584),
    .ce(grp_fu_8560_ce),
    .dout(grp_fu_8560_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U595(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8568_p0),
    .din1(grp_fu_8568_p1),
    .din2(mul_ln11_12_reg_11589),
    .ce(grp_fu_8568_ce),
    .dout(grp_fu_8568_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U596(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8576_p0),
    .din1(grp_fu_8576_p1),
    .din2(mul_ln10_14_reg_11610),
    .ce(grp_fu_8576_ce),
    .dout(grp_fu_8576_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U597(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8584_p0),
    .din1(grp_fu_8584_p1),
    .din2(mul_ln11_14_reg_11615),
    .ce(grp_fu_8584_ce),
    .dout(grp_fu_8584_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U598(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8592_p0),
    .din1(grp_fu_8592_p1),
    .din2(mul_ln10_16_reg_11636),
    .ce(grp_fu_8592_ce),
    .dout(grp_fu_8592_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U599(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8600_p0),
    .din1(grp_fu_8600_p1),
    .din2(mul_ln11_16_reg_11641),
    .ce(grp_fu_8600_ce),
    .dout(grp_fu_8600_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U600(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8608_p0),
    .din1(grp_fu_8608_p1),
    .din2(mul_ln10_18_reg_11917),
    .ce(grp_fu_8608_ce),
    .dout(grp_fu_8608_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U601(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8616_p0),
    .din1(grp_fu_8616_p1),
    .din2(mul_ln11_18_reg_11922),
    .ce(grp_fu_8616_ce),
    .dout(grp_fu_8616_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U602(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8624_p0),
    .din1(grp_fu_8624_p1),
    .din2(mul_ln10_20_reg_11943),
    .ce(grp_fu_8624_ce),
    .dout(grp_fu_8624_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U603(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8632_p0),
    .din1(grp_fu_8632_p1),
    .din2(mul_ln11_20_reg_11948),
    .ce(grp_fu_8632_ce),
    .dout(grp_fu_8632_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U604(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8640_p0),
    .din1(grp_fu_8640_p1),
    .din2(mul_ln10_22_reg_11969),
    .ce(grp_fu_8640_ce),
    .dout(grp_fu_8640_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U605(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8648_p0),
    .din1(grp_fu_8648_p1),
    .din2(mul_ln11_22_reg_11974),
    .ce(grp_fu_8648_ce),
    .dout(grp_fu_8648_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U606(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8656_p0),
    .din1(grp_fu_8656_p1),
    .din2(mul_ln10_24_reg_12232),
    .ce(grp_fu_8656_ce),
    .dout(grp_fu_8656_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U607(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8664_p0),
    .din1(grp_fu_8664_p1),
    .din2(mul_ln11_24_reg_12237),
    .ce(grp_fu_8664_ce),
    .dout(grp_fu_8664_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U608(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8672_p0),
    .din1(grp_fu_8672_p1),
    .din2(mul_ln10_26_reg_12258),
    .ce(grp_fu_8672_ce),
    .dout(grp_fu_8672_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U609(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8680_p0),
    .din1(grp_fu_8680_p1),
    .din2(mul_ln11_26_reg_12263),
    .ce(grp_fu_8680_ce),
    .dout(grp_fu_8680_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U610(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8688_p0),
    .din1(grp_fu_8688_p1),
    .din2(mul_ln10_28_reg_12284),
    .ce(grp_fu_8688_ce),
    .dout(grp_fu_8688_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U611(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8696_p0),
    .din1(grp_fu_8696_p1),
    .din2(mul_ln11_28_reg_12289),
    .ce(grp_fu_8696_ce),
    .dout(grp_fu_8696_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U612(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8704_p0),
    .din1(grp_fu_8704_p1),
    .din2(mul_ln10_30_reg_12542),
    .ce(grp_fu_8704_ce),
    .dout(grp_fu_8704_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U613(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8712_p0),
    .din1(grp_fu_8712_p1),
    .din2(mul_ln11_30_reg_12547),
    .ce(grp_fu_8712_ce),
    .dout(grp_fu_8712_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U614(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8720_p0),
    .din1(grp_fu_8720_p1),
    .din2(mul_ln10_32_reg_12568),
    .ce(grp_fu_8720_ce),
    .dout(grp_fu_8720_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U615(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8728_p0),
    .din1(grp_fu_8728_p1),
    .din2(mul_ln11_32_reg_12573),
    .ce(grp_fu_8728_ce),
    .dout(grp_fu_8728_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U616(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8736_p0),
    .din1(grp_fu_8736_p1),
    .din2(mul_ln10_34_reg_12594),
    .ce(grp_fu_8736_ce),
    .dout(grp_fu_8736_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U617(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8744_p0),
    .din1(grp_fu_8744_p1),
    .din2(mul_ln11_34_reg_12599),
    .ce(grp_fu_8744_ce),
    .dout(grp_fu_8744_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U618(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8752_p0),
    .din1(grp_fu_8752_p1),
    .din2(mul_ln10_36_reg_12844),
    .ce(grp_fu_8752_ce),
    .dout(grp_fu_8752_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U619(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8760_p0),
    .din1(grp_fu_8760_p1),
    .din2(mul_ln11_36_reg_12849),
    .ce(grp_fu_8760_ce),
    .dout(grp_fu_8760_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U620(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8768_p0),
    .din1(grp_fu_8768_p1),
    .din2(mul_ln10_38_reg_12870),
    .ce(grp_fu_8768_ce),
    .dout(grp_fu_8768_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U621(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8776_p0),
    .din1(grp_fu_8776_p1),
    .din2(mul_ln11_38_reg_12875),
    .ce(grp_fu_8776_ce),
    .dout(grp_fu_8776_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U622(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8784_p0),
    .din1(grp_fu_8784_p1),
    .din2(mul_ln10_40_reg_12896),
    .ce(grp_fu_8784_ce),
    .dout(grp_fu_8784_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U623(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8792_p0),
    .din1(grp_fu_8792_p1),
    .din2(mul_ln11_40_reg_12901),
    .ce(grp_fu_8792_ce),
    .dout(grp_fu_8792_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U624(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8800_p0),
    .din1(grp_fu_8800_p1),
    .din2(mul_ln10_42_reg_13072),
    .ce(1'b1),
    .dout(grp_fu_8800_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U625(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8808_p0),
    .din1(grp_fu_8808_p1),
    .din2(mul_ln11_42_reg_13077),
    .ce(1'b1),
    .dout(grp_fu_8808_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U626(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8816_p0),
    .din1(grp_fu_8816_p1),
    .din2(mul_ln10_44_reg_13098),
    .ce(1'b1),
    .dout(grp_fu_8816_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U627(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8824_p0),
    .din1(grp_fu_8824_p1),
    .din2(mul_ln11_44_reg_13103),
    .ce(1'b1),
    .dout(grp_fu_8824_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U628(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8832_p0),
    .din1(grp_fu_8832_p1),
    .din2(mul_ln10_46_reg_13124),
    .ce(1'b1),
    .dout(grp_fu_8832_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U629(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8840_p0),
    .din1(grp_fu_8840_p1),
    .din2(mul_ln11_46_reg_13129),
    .ce(1'b1),
    .dout(grp_fu_8840_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U630(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8848_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1510_ap_return_0),
    .din2(mul_ln10_48_reg_13522),
    .ce(grp_fu_8848_ce),
    .dout(grp_fu_8848_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U631(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8856_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1510_ap_return_1),
    .din2(mul_ln11_48_reg_13527),
    .ce(grp_fu_8856_ce),
    .dout(grp_fu_8856_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U632(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8864_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1518_ap_return_0),
    .din2(mul_ln10_50_reg_13532),
    .ce(grp_fu_8864_ce),
    .dout(grp_fu_8864_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U633(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8872_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1518_ap_return_1),
    .din2(mul_ln11_50_reg_13537),
    .ce(grp_fu_8872_ce),
    .dout(grp_fu_8872_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U634(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8880_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1526_ap_return_0),
    .din2(mul_ln10_52_reg_13542),
    .ce(grp_fu_8880_ce),
    .dout(grp_fu_8880_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U635(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8888_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1526_ap_return_1),
    .din2(mul_ln11_52_reg_13547),
    .ce(grp_fu_8888_ce),
    .dout(grp_fu_8888_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U636(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8896_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1534_ap_return_0),
    .din2(mul_ln10_54_reg_13552),
    .ce(grp_fu_8896_ce),
    .dout(grp_fu_8896_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U637(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8904_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1534_ap_return_1),
    .din2(mul_ln11_54_reg_13557),
    .ce(grp_fu_8904_ce),
    .dout(grp_fu_8904_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U638(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8912_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1542_ap_return_0),
    .din2(mul_ln10_56_reg_13562),
    .ce(grp_fu_8912_ce),
    .dout(grp_fu_8912_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U639(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8920_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1542_ap_return_1),
    .din2(mul_ln11_56_reg_13567),
    .ce(grp_fu_8920_ce),
    .dout(grp_fu_8920_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U640(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8928_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1550_ap_return_0),
    .din2(mul_ln10_58_reg_13572),
    .ce(grp_fu_8928_ce),
    .dout(grp_fu_8928_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U641(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8936_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1550_ap_return_1),
    .din2(mul_ln11_58_reg_13577),
    .ce(grp_fu_8936_ce),
    .dout(grp_fu_8936_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U642(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8944_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1558_ap_return_0),
    .din2(mul_ln10_60_reg_13582),
    .ce(grp_fu_8944_ce),
    .dout(grp_fu_8944_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U643(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8952_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1558_ap_return_1),
    .din2(mul_ln11_60_reg_13587),
    .ce(grp_fu_8952_ce),
    .dout(grp_fu_8952_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U644(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8960_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1566_ap_return_0),
    .din2(mul_ln10_62_reg_13592),
    .ce(grp_fu_8960_ce),
    .dout(grp_fu_8960_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U645(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8968_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1566_ap_return_1),
    .din2(mul_ln11_62_reg_13597),
    .ce(grp_fu_8968_ce),
    .dout(grp_fu_8968_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U646(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8976_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1574_ap_return_0),
    .din2(mul_ln10_64_reg_13602),
    .ce(grp_fu_8976_ce),
    .dout(grp_fu_8976_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U647(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8984_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1574_ap_return_1),
    .din2(mul_ln11_64_reg_13607),
    .ce(grp_fu_8984_ce),
    .dout(grp_fu_8984_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U648(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_8992_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1582_ap_return_0),
    .din2(mul_ln10_66_reg_13612),
    .ce(grp_fu_8992_ce),
    .dout(grp_fu_8992_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U649(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9000_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1582_ap_return_1),
    .din2(mul_ln11_66_reg_13617),
    .ce(grp_fu_9000_ce),
    .dout(grp_fu_9000_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U650(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9008_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1590_ap_return_0),
    .din2(mul_ln10_68_reg_13622),
    .ce(grp_fu_9008_ce),
    .dout(grp_fu_9008_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U651(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9016_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1590_ap_return_1),
    .din2(mul_ln11_68_reg_13627),
    .ce(grp_fu_9016_ce),
    .dout(grp_fu_9016_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U652(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9024_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1598_ap_return_0),
    .din2(mul_ln10_70_reg_13632),
    .ce(grp_fu_9024_ce),
    .dout(grp_fu_9024_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U653(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9032_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1598_ap_return_1),
    .din2(mul_ln11_70_reg_13637),
    .ce(grp_fu_9032_ce),
    .dout(grp_fu_9032_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U654(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9040_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1606_ap_return_0),
    .din2(mul_ln10_72_reg_13642),
    .ce(grp_fu_9040_ce),
    .dout(grp_fu_9040_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U655(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9048_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1606_ap_return_1),
    .din2(mul_ln11_72_reg_13647),
    .ce(grp_fu_9048_ce),
    .dout(grp_fu_9048_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U656(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9056_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1614_ap_return_0),
    .din2(mul_ln10_74_reg_13652),
    .ce(grp_fu_9056_ce),
    .dout(grp_fu_9056_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U657(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9064_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1614_ap_return_1),
    .din2(mul_ln11_74_reg_13657),
    .ce(grp_fu_9064_ce),
    .dout(grp_fu_9064_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U658(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9072_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1622_ap_return_0),
    .din2(mul_ln10_76_reg_13662),
    .ce(grp_fu_9072_ce),
    .dout(grp_fu_9072_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U659(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9080_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1622_ap_return_1),
    .din2(mul_ln11_76_reg_13667),
    .ce(grp_fu_9080_ce),
    .dout(grp_fu_9080_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U660(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9088_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1630_ap_return_0),
    .din2(mul_ln10_78_reg_13672),
    .ce(grp_fu_9088_ce),
    .dout(grp_fu_9088_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U661(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_9096_p0),
    .din1(grp_generic_sincos_16_4_s_fu_1630_ap_return_1),
    .din2(mul_ln11_78_reg_13677),
    .ce(grp_fu_9096_ce),
    .dout(grp_fu_9096_p3)
);

fft32_regslice_both #(
    .DataWidth( 48 ))
regslice_both_in_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDATA),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_U_ack_in),
    .data_out(in_stream_TDATA_int_regslice),
    .vld_out(in_stream_TVALID_int_regslice),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_U_apdone_blk)
);

fft32_regslice_both #(
    .DataWidth( 48 ))
regslice_both_out_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TDATA),
    .vld_in(grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TVALID),
    .ack_in(out_stream_TREADY_int_regslice),
    .data_out(out_stream_TDATA),
    .vld_out(regslice_both_out_stream_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_10_fu_1702_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state165) & (icmp_ln118_5_fu_5585_p2 == 1'd1))) begin
            grp_fft32_Pipeline_10_fu_1702_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_10_fu_1702_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_10_fu_1702_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_11_fu_1718_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state199) & (icmp_ln118_6_fu_6162_p2 == 1'd1))) begin
            grp_fft32_Pipeline_11_fu_1718_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_11_fu_1718_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_11_fu_1718_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_4_fu_1220_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_fft32_Pipeline_4_fu_1220_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_4_fu_1220_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_4_fu_1220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_5_fu_1494_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln118_fu_2732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_fft32_Pipeline_5_fu_1494_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_5_fu_1494_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_5_fu_1494_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_6_fu_1638_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln118_1_fu_3281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
            grp_fft32_Pipeline_6_fu_1638_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_6_fu_1638_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_6_fu_1638_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_7_fu_1654_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln118_2_fu_3854_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
            grp_fft32_Pipeline_7_fu_1654_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_7_fu_1654_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_7_fu_1654_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_8_fu_1670_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln118_3_fu_4431_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
            grp_fft32_Pipeline_8_fu_1670_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_8_fu_1670_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_8_fu_1670_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_9_fu_1686_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln118_4_fu_5008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state131))) begin
            grp_fft32_Pipeline_9_fu_1686_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_9_fu_1686_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_9_fu_1686_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_input_loop_fu_1150_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_fft32_Pipeline_input_loop_fu_1150_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_input_loop_fu_1150_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_input_loop_fu_1150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_output_loop_fu_1734_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state271)) begin
            grp_fft32_Pipeline_output_loop_fu_1734_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_output_loop_fu_1734_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_output_loop_fu_1734_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_stage1_loop_fu_1362_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1510_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state262) | (1'b1 == ap_CS_fsm_state228) | (1'b1 == ap_CS_fsm_state194) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state126) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state266))) begin
            grp_generic_sincos_16_4_s_fu_1510_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1510_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1510_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1518_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1518_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1518_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1518_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1526_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1526_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1526_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1526_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1534_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1534_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1534_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1534_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1542_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1542_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1542_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1542_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1550_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1550_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1550_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1550_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1558_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1558_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1558_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1558_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1566_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1566_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1566_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1566_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1574_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1574_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1574_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1574_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1582_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1582_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1582_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1582_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1590_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1590_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1590_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1590_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1598_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1598_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1598_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1598_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1606_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1606_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1606_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1606_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1614_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1614_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1614_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1614_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1622_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1622_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1622_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1622_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1630_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state266)) begin
            grp_generic_sincos_16_4_s_fu_1630_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1630_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1630_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        k_1_fu_954 <= 3'd1;
    end else if (((icmp_ln118_1_fu_3281_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        k_1_fu_954 <= add_ln118_1_fu_3296_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        k_2_fu_982 <= 3'd1;
    end else if (((icmp_ln118_2_fu_3854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        k_2_fu_982 <= add_ln118_2_fu_3869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_2_fu_3854_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        k_3_fu_1010 <= 3'd1;
    end else if (((icmp_ln118_3_fu_4431_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state104))) begin
        k_3_fu_1010 <= add_ln118_3_fu_4446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_3_fu_4431_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
        k_4_fu_1038 <= 3'd1;
    end else if (((icmp_ln118_4_fu_5008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        k_4_fu_1038 <= add_ln118_4_fu_5023_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_4_fu_5008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state131))) begin
        k_5_fu_1066 <= 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state165) & (icmp_ln118_5_fu_5585_p2 == 1'd0))) begin
        k_5_fu_1066 <= add_ln118_5_fu_5600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state165) & (icmp_ln118_5_fu_5585_p2 == 1'd1))) begin
        k_6_fu_1094 <= 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state199) & (icmp_ln118_6_fu_6162_p2 == 1'd0))) begin
        k_6_fu_1094 <= add_ln118_6_fu_6177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state199) & (icmp_ln118_6_fu_6162_p2 == 1'd1))) begin
        k_7_fu_1122 <= 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state233) & (icmp_ln118_7_fu_6739_p2 == 1'd0))) begin
        k_7_fu_1122 <= add_ln118_7_fu_6754_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        k_fu_158 <= 3'd1;
    end else if (((icmp_ln118_fu_2732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        k_fu_158 <= add_ln118_fu_2747_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        w_imag_3_11_fu_998 <= w_imag_3_24_fu_4266_p3;
    end else if (((grp_fft32_Pipeline_6_fu_1638_select_ln18_17_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
        w_imag_3_11_fu_998 <= grp_fft32_Pipeline_6_fu_1638_select_ln18_17_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        w_imag_3_12_fu_1002 <= w_imag_3_23_fu_4258_p3;
    end else if (((grp_fft32_Pipeline_6_fu_1638_select_ln18_16_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
        w_imag_3_12_fu_1002 <= grp_fft32_Pipeline_6_fu_1638_select_ln18_16_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        w_imag_3_13_fu_1006 <= w_imag_3_22_fu_4250_p3;
    end else if (((grp_fft32_Pipeline_6_fu_1638_select_ln18_15_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
        w_imag_3_13_fu_1006 <= grp_fft32_Pipeline_6_fu_1638_select_ln18_15_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
        w_imag_3_18_fu_1026 <= w_imag_3_31_fu_4859_p3;
    end else if (((grp_fft32_Pipeline_7_fu_1654_select_ln18_23_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        w_imag_3_18_fu_1026 <= grp_fft32_Pipeline_7_fu_1654_select_ln18_23_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
        w_imag_3_19_fu_1030 <= w_imag_3_30_fu_4851_p3;
    end else if (((grp_fft32_Pipeline_7_fu_1654_select_ln18_22_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        w_imag_3_19_fu_1030 <= grp_fft32_Pipeline_7_fu_1654_select_ln18_22_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        w_imag_3_1_fu_174 <= w_imag_3_10_fu_3131_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft32_Pipeline_4_fu_1220_select_ln18_5_out_ap_vld == 1'b1))) begin
        w_imag_3_1_fu_174 <= grp_fft32_Pipeline_4_fu_1220_select_ln18_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
        w_imag_3_20_fu_1034 <= w_imag_3_29_fu_4843_p3;
    end else if (((grp_fft32_Pipeline_7_fu_1654_select_ln18_21_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        w_imag_3_20_fu_1034 <= grp_fft32_Pipeline_7_fu_1654_select_ln18_21_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
        w_imag_3_25_fu_1054 <= w_imag_3_38_fu_5436_p3;
    end else if (((grp_fft32_Pipeline_8_fu_1670_select_ln18_29_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
        w_imag_3_25_fu_1054 <= grp_fft32_Pipeline_8_fu_1670_select_ln18_29_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
        w_imag_3_26_fu_1058 <= w_imag_3_37_fu_5428_p3;
    end else if (((grp_fft32_Pipeline_8_fu_1670_select_ln18_28_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
        w_imag_3_26_fu_1058 <= grp_fft32_Pipeline_8_fu_1670_select_ln18_28_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
        w_imag_3_27_fu_1062 <= w_imag_3_36_fu_5420_p3;
    end else if (((grp_fft32_Pipeline_8_fu_1670_select_ln18_27_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
        w_imag_3_27_fu_1062 <= grp_fft32_Pipeline_8_fu_1670_select_ln18_27_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        w_imag_3_2_fu_178 <= w_imag_3_9_fu_3123_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft32_Pipeline_4_fu_1220_select_ln18_4_out_ap_vld == 1'b1))) begin
        w_imag_3_2_fu_178 <= grp_fft32_Pipeline_4_fu_1220_select_ln18_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state195))) begin
        w_imag_3_32_fu_1082 <= w_imag_3_45_fu_6013_p3;
    end else if (((grp_fft32_Pipeline_9_fu_1686_select_ln18_35_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        w_imag_3_32_fu_1082 <= grp_fft32_Pipeline_9_fu_1686_select_ln18_35_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state195))) begin
        w_imag_3_33_fu_1086 <= w_imag_3_44_fu_6005_p3;
    end else if (((grp_fft32_Pipeline_9_fu_1686_select_ln18_34_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        w_imag_3_33_fu_1086 <= grp_fft32_Pipeline_9_fu_1686_select_ln18_34_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state195))) begin
        w_imag_3_34_fu_1090 <= w_imag_3_43_fu_5997_p3;
    end else if (((grp_fft32_Pipeline_9_fu_1686_select_ln18_33_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        w_imag_3_34_fu_1090 <= grp_fft32_Pipeline_9_fu_1686_select_ln18_33_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state229))) begin
        w_imag_3_39_fu_1110 <= w_imag_3_58_fu_6582_p3;
    end else if (((grp_fft32_Pipeline_10_fu_1702_select_ln18_41_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
        w_imag_3_39_fu_1110 <= grp_fft32_Pipeline_10_fu_1702_select_ln18_41_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        w_imag_3_3_fu_182 <= w_imag_3_fu_3115_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft32_Pipeline_4_fu_1220_select_ln18_3_out_ap_vld == 1'b1))) begin
        w_imag_3_3_fu_182 <= grp_fft32_Pipeline_4_fu_1220_select_ln18_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state229))) begin
        w_imag_3_40_fu_1114 <= w_imag_3_57_fu_6574_p3;
    end else if (((grp_fft32_Pipeline_10_fu_1702_select_ln18_40_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
        w_imag_3_40_fu_1114 <= grp_fft32_Pipeline_10_fu_1702_select_ln18_40_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state229))) begin
        w_imag_3_41_fu_1118 <= w_imag_3_56_fu_6566_p3;
    end else if (((grp_fft32_Pipeline_10_fu_1702_select_ln18_39_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
        w_imag_3_41_fu_1118 <= grp_fft32_Pipeline_10_fu_1702_select_ln18_39_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state263))) begin
        w_imag_3_46_fu_1138 <= w_imag_3_62_fu_7154_p3;
    end else if (((grp_fft32_Pipeline_11_fu_1718_select_ln18_47_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state230))) begin
        w_imag_3_46_fu_1138 <= grp_fft32_Pipeline_11_fu_1718_select_ln18_47_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state263))) begin
        w_imag_3_47_fu_1142 <= w_imag_3_61_fu_7146_p3;
    end else if (((grp_fft32_Pipeline_11_fu_1718_select_ln18_46_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state230))) begin
        w_imag_3_47_fu_1142 <= grp_fft32_Pipeline_11_fu_1718_select_ln18_46_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        w_imag_3_4_fu_970 <= w_imag_3_17_fu_3692_p3;
    end else if (((grp_fft32_Pipeline_5_fu_1494_select_ln18_11_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        w_imag_3_4_fu_970 <= grp_fft32_Pipeline_5_fu_1494_select_ln18_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state263))) begin
        w_imag_3_51_fu_1146 <= w_imag_3_60_fu_7138_p3;
    end else if (((grp_fft32_Pipeline_11_fu_1718_select_ln18_45_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state230))) begin
        w_imag_3_51_fu_1146 <= grp_fft32_Pipeline_11_fu_1718_select_ln18_45_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        w_imag_3_5_fu_974 <= w_imag_3_16_fu_3684_p3;
    end else if (((grp_fft32_Pipeline_5_fu_1494_select_ln18_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        w_imag_3_5_fu_974 <= grp_fft32_Pipeline_5_fu_1494_select_ln18_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        w_imag_3_6_fu_978 <= w_imag_3_15_fu_3676_p3;
    end else if (((grp_fft32_Pipeline_5_fu_1494_select_ln18_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        w_imag_3_6_fu_978 <= grp_fft32_Pipeline_5_fu_1494_select_ln18_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        w_real_3_11_fu_986 <= w_real_3_24_fu_4238_p3;
    end else if (((grp_fft32_Pipeline_6_fu_1638_select_ln18_14_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
        w_real_3_11_fu_986 <= grp_fft32_Pipeline_6_fu_1638_select_ln18_14_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        w_real_3_12_fu_990 <= w_real_3_23_fu_4230_p3;
    end else if (((grp_fft32_Pipeline_6_fu_1638_select_ln18_13_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
        w_real_3_12_fu_990 <= grp_fft32_Pipeline_6_fu_1638_select_ln18_13_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
        w_real_3_13_fu_994 <= w_real_3_22_fu_4222_p3;
    end else if (((grp_fft32_Pipeline_6_fu_1638_select_ln18_12_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
        w_real_3_13_fu_994 <= grp_fft32_Pipeline_6_fu_1638_select_ln18_12_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
        w_real_3_18_fu_1014 <= w_real_3_31_fu_4831_p3;
    end else if (((grp_fft32_Pipeline_7_fu_1654_select_ln18_20_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        w_real_3_18_fu_1014 <= grp_fft32_Pipeline_7_fu_1654_select_ln18_20_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
        w_real_3_19_fu_1018 <= w_real_3_30_fu_4823_p3;
    end else if (((grp_fft32_Pipeline_7_fu_1654_select_ln18_19_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        w_real_3_19_fu_1018 <= grp_fft32_Pipeline_7_fu_1654_select_ln18_19_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        w_real_3_1_fu_162 <= w_real_3_10_fu_3103_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft32_Pipeline_4_fu_1220_select_ln18_2_out_ap_vld == 1'b1))) begin
        w_real_3_1_fu_162 <= grp_fft32_Pipeline_4_fu_1220_select_ln18_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
        w_real_3_20_fu_1022 <= w_real_3_29_fu_4815_p3;
    end else if (((grp_fft32_Pipeline_7_fu_1654_select_ln18_18_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        w_real_3_20_fu_1022 <= grp_fft32_Pipeline_7_fu_1654_select_ln18_18_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
        w_real_3_25_fu_1042 <= w_real_3_38_fu_5408_p3;
    end else if (((grp_fft32_Pipeline_8_fu_1670_select_ln18_26_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
        w_real_3_25_fu_1042 <= grp_fft32_Pipeline_8_fu_1670_select_ln18_26_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
        w_real_3_26_fu_1046 <= w_real_3_37_fu_5400_p3;
    end else if (((grp_fft32_Pipeline_8_fu_1670_select_ln18_25_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
        w_real_3_26_fu_1046 <= grp_fft32_Pipeline_8_fu_1670_select_ln18_25_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
        w_real_3_27_fu_1050 <= w_real_3_36_fu_5392_p3;
    end else if (((grp_fft32_Pipeline_8_fu_1670_select_ln18_24_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
        w_real_3_27_fu_1050 <= grp_fft32_Pipeline_8_fu_1670_select_ln18_24_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        w_real_3_2_fu_166 <= w_real_3_9_fu_3095_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft32_Pipeline_4_fu_1220_select_ln18_1_out_ap_vld == 1'b1))) begin
        w_real_3_2_fu_166 <= grp_fft32_Pipeline_4_fu_1220_select_ln18_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state195))) begin
        w_real_3_32_fu_1070 <= w_real_3_45_fu_5985_p3;
    end else if (((grp_fft32_Pipeline_9_fu_1686_select_ln18_32_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        w_real_3_32_fu_1070 <= grp_fft32_Pipeline_9_fu_1686_select_ln18_32_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state195))) begin
        w_real_3_33_fu_1074 <= w_real_3_44_fu_5977_p3;
    end else if (((grp_fft32_Pipeline_9_fu_1686_select_ln18_31_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        w_real_3_33_fu_1074 <= grp_fft32_Pipeline_9_fu_1686_select_ln18_31_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state195))) begin
        w_real_3_34_fu_1078 <= w_real_3_43_fu_5969_p3;
    end else if (((grp_fft32_Pipeline_9_fu_1686_select_ln18_30_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
        w_real_3_34_fu_1078 <= grp_fft32_Pipeline_9_fu_1686_select_ln18_30_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state229))) begin
        w_real_3_39_fu_1098 <= w_real_3_58_fu_6554_p3;
    end else if (((grp_fft32_Pipeline_10_fu_1702_select_ln18_38_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
        w_real_3_39_fu_1098 <= grp_fft32_Pipeline_10_fu_1702_select_ln18_38_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        w_real_3_3_fu_170 <= w_real_3_fu_3087_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_fft32_Pipeline_4_fu_1220_select_ln18_out_ap_vld == 1'b1))) begin
        w_real_3_3_fu_170 <= grp_fft32_Pipeline_4_fu_1220_select_ln18_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state229))) begin
        w_real_3_40_fu_1102 <= w_real_3_57_fu_6546_p3;
    end else if (((grp_fft32_Pipeline_10_fu_1702_select_ln18_37_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
        w_real_3_40_fu_1102 <= grp_fft32_Pipeline_10_fu_1702_select_ln18_37_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state229))) begin
        w_real_3_41_fu_1106 <= w_real_3_56_fu_6538_p3;
    end else if (((grp_fft32_Pipeline_10_fu_1702_select_ln18_36_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
        w_real_3_41_fu_1106 <= grp_fft32_Pipeline_10_fu_1702_select_ln18_36_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state263))) begin
        w_real_3_46_fu_1126 <= w_real_3_62_fu_7126_p3;
    end else if (((grp_fft32_Pipeline_11_fu_1718_select_ln18_44_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state230))) begin
        w_real_3_46_fu_1126 <= grp_fft32_Pipeline_11_fu_1718_select_ln18_44_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state263))) begin
        w_real_3_47_fu_1130 <= w_real_3_61_fu_7118_p3;
    end else if (((grp_fft32_Pipeline_11_fu_1718_select_ln18_43_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state230))) begin
        w_real_3_47_fu_1130 <= grp_fft32_Pipeline_11_fu_1718_select_ln18_43_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        w_real_3_4_fu_958 <= w_real_3_17_fu_3664_p3;
    end else if (((grp_fft32_Pipeline_5_fu_1494_select_ln18_8_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        w_real_3_4_fu_958 <= grp_fft32_Pipeline_5_fu_1494_select_ln18_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state263))) begin
        w_real_3_51_fu_1134 <= w_real_3_60_fu_7110_p3;
    end else if (((grp_fft32_Pipeline_11_fu_1718_select_ln18_42_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state230))) begin
        w_real_3_51_fu_1134 <= grp_fft32_Pipeline_11_fu_1718_select_ln18_42_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        w_real_3_5_fu_962 <= w_real_3_16_fu_3656_p3;
    end else if (((grp_fft32_Pipeline_5_fu_1494_select_ln18_7_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        w_real_3_5_fu_962 <= grp_fft32_Pipeline_5_fu_1494_select_ln18_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        w_real_3_6_fu_966 <= w_real_3_15_fu_3648_p3;
    end else if (((grp_fft32_Pipeline_5_fu_1494_select_ln18_6_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        w_real_3_6_fu_966 <= grp_fft32_Pipeline_5_fu_1494_select_ln18_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_3_fu_4431_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
        a_imag_10_reg_11895 <= a_imag_10_fu_4473_p2;
        a_real_10_reg_11877 <= a_real_10_fu_4461_p2;
        mul_ln10_18_reg_11917 <= mul_ln10_18_fu_4491_p2;
        mul_ln10_20_reg_11943 <= mul_ln10_20_fu_4517_p2;
        mul_ln10_22_reg_11969 <= mul_ln10_22_fu_4543_p2;
        mul_ln11_18_reg_11922 <= mul_ln11_18_fu_4497_p2;
        mul_ln11_20_reg_11948 <= mul_ln11_20_fu_4523_p2;
        mul_ln11_22_reg_11974 <= mul_ln11_22_fu_4549_p2;
        stage2_imag_65_reg_11871 <= stage2_imag_65_fu_4457_p2;
        stage2_imag_67_reg_11979 <= stage2_imag_67_fu_4555_p2;
        stage2_real_66_reg_11883 <= stage2_real_66_fu_4465_p2;
        stage2_real_68_reg_11889 <= stage2_real_68_fu_4469_p2;
        w_imag_3_18_load_reg_11856 <= w_imag_3_18_fu_1026;
        w_imag_3_19_load_reg_11861 <= w_imag_3_19_fu_1030;
        w_imag_3_20_load_reg_11866 <= w_imag_3_20_fu_1034;
        w_real_3_18_load_reg_11841 <= w_real_3_18_fu_1014;
        w_real_3_19_load_reg_11846 <= w_real_3_19_fu_1018;
        w_real_3_20_load_reg_11851 <= w_real_3_20_fu_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_4_fu_5008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state131))) begin
        a_imag_11_reg_12210 <= a_imag_11_fu_5050_p2;
        a_real_11_reg_12192 <= a_real_11_fu_5038_p2;
        mul_ln10_24_reg_12232 <= mul_ln10_24_fu_5068_p2;
        mul_ln10_26_reg_12258 <= mul_ln10_26_fu_5094_p2;
        mul_ln10_28_reg_12284 <= mul_ln10_28_fu_5120_p2;
        mul_ln11_24_reg_12237 <= mul_ln11_24_fu_5074_p2;
        mul_ln11_26_reg_12263 <= mul_ln11_26_fu_5100_p2;
        mul_ln11_28_reg_12289 <= mul_ln11_28_fu_5126_p2;
        stage2_imag_68_reg_12186 <= stage2_imag_68_fu_5034_p2;
        stage2_imag_70_reg_12294 <= stage2_imag_70_fu_5132_p2;
        stage2_real_69_reg_12198 <= stage2_real_69_fu_5042_p2;
        stage2_real_71_reg_12204 <= stage2_real_71_fu_5046_p2;
        w_imag_3_25_load_reg_12171 <= w_imag_3_25_fu_1054;
        w_imag_3_26_load_reg_12176 <= w_imag_3_26_fu_1058;
        w_imag_3_27_load_reg_12181 <= w_imag_3_27_fu_1062;
        w_real_3_25_load_reg_12156 <= w_real_3_25_fu_1042;
        w_real_3_26_load_reg_12161 <= w_real_3_26_fu_1046;
        w_real_3_27_load_reg_12166 <= w_real_3_27_fu_1050;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state165) & (icmp_ln118_5_fu_5585_p2 == 1'd1))) begin
        a_imag_12_reg_12521 <= a_imag_12_fu_5627_p2;
        a_real_12_reg_12506 <= a_real_12_fu_5615_p2;
        mul_ln10_30_reg_12542 <= mul_ln10_30_fu_5645_p2;
        mul_ln10_32_reg_12568 <= mul_ln10_32_fu_5671_p2;
        mul_ln10_34_reg_12594 <= mul_ln10_34_fu_5697_p2;
        mul_ln11_30_reg_12547 <= mul_ln11_30_fu_5651_p2;
        mul_ln11_32_reg_12573 <= mul_ln11_32_fu_5677_p2;
        mul_ln11_34_reg_12599 <= mul_ln11_34_fu_5703_p2;
        stage2_imag_71_reg_12500 <= stage2_imag_71_fu_5611_p2;
        stage2_imag_73_reg_12604 <= stage2_imag_73_fu_5709_p2;
        stage2_real_72_reg_12511 <= stage2_real_72_fu_5619_p2;
        stage2_real_74_reg_12516 <= stage2_real_74_fu_5623_p2;
        w_imag_3_32_load_reg_12485 <= w_imag_3_32_fu_1082;
        w_imag_3_33_load_reg_12490 <= w_imag_3_33_fu_1086;
        w_imag_3_34_load_reg_12495 <= w_imag_3_34_fu_1090;
        w_real_3_32_load_reg_12470 <= w_real_3_32_fu_1070;
        w_real_3_33_load_reg_12475 <= w_real_3_33_fu_1074;
        w_real_3_34_load_reg_12480 <= w_real_3_34_fu_1078;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state232)) begin
        a_imag_13_reg_12956 <= a_imag_13_fu_6620_p2;
        ai0_7_reg_13005 <= ai0_7_fu_6720_p2;
        ai1_7_reg_13011 <= ai1_7_fu_6725_p2;
        ar0_6_reg_12961 <= ar0_6_fu_6678_p2;
        ar1_6_reg_12966 <= ar1_6_fu_6683_p2;
        ci0_6_reg_12977 <= ci0_6_fu_6694_p2;
        ci1_6_reg_12989 <= ci1_6_fu_6706_p2;
        cr0_6_reg_12972 <= cr0_6_fu_6688_p2;
        cr1_6_reg_12983 <= cr1_6_fu_6700_p2;
        stage2_imag_75_reg_13000 <= stage2_imag_75_fu_6716_p2;
        stage2_imag_76_reg_12995 <= stage2_imag_76_fu_6712_p2;
        stage2_real_79_reg_13017 <= stage2_real_79_fu_6730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_1_fu_3281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        a_imag_8_reg_11253 <= a_imag_8_fu_3311_p2;
        a_real_8_reg_11247 <= a_real_8_fu_3307_p2;
        mul_ln10_10_reg_11327 <= mul_ln10_10_fu_3381_p2;
        mul_ln10_6_reg_11275 <= mul_ln10_6_fu_3329_p2;
        mul_ln10_8_reg_11301 <= mul_ln10_8_fu_3355_p2;
        mul_ln11_10_reg_11332 <= mul_ln11_10_fu_3387_p2;
        mul_ln11_6_reg_11280 <= mul_ln11_6_fu_3335_p2;
        mul_ln11_8_reg_11306 <= mul_ln11_8_fu_3361_p2;
        stage2_imag_61_reg_11337 <= stage2_imag_61_fu_3393_p2;
        w_imag_3_4_load_reg_11232 <= w_imag_3_4_fu_970;
        w_imag_3_5_load_reg_11237 <= w_imag_3_5_fu_974;
        w_imag_3_6_load_reg_11242 <= w_imag_3_6_fu_978;
        w_real_3_4_load_reg_11217 <= w_real_3_4_fu_958;
        w_real_3_5_load_reg_11222 <= w_real_3_5_fu_962;
        w_real_3_6_load_reg_11227 <= w_real_3_6_fu_966;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        a_imag_9_reg_11708 <= a_imag_9_fu_4312_p2;
        ai0_3_reg_11760 <= ai0_3_fu_4412_p2;
        ai1_3_reg_11766 <= ai1_3_fu_4417_p2;
        ar0_2_reg_11714 <= ar0_2_fu_4370_p2;
        ar1_2_reg_11719 <= ar1_2_fu_4375_p2;
        ci0_2_reg_11730 <= ci0_2_fu_4386_p2;
        ci1_2_reg_11742 <= ci1_2_fu_4398_p2;
        cr0_2_reg_11725 <= cr0_2_fu_4380_p2;
        cr1_2_reg_11736 <= cr1_2_fu_4392_p2;
        stage2_imag_63_reg_11754 <= stage2_imag_63_fu_4408_p2;
        stage2_imag_64_reg_11748 <= stage2_imag_64_fu_4404_p2;
        stage2_real_63_reg_11696 <= stage2_real_63_fu_4304_p2;
        stage2_real_65_reg_11702 <= stage2_real_65_fu_4308_p2;
        stage2_real_67_reg_11772 <= stage2_real_67_fu_4422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state199) & (icmp_ln118_6_fu_6162_p2 == 1'd1))) begin
        a_real_13_reg_12813 <= a_real_13_fu_6192_p2;
        mul_ln10_36_reg_12844 <= mul_ln10_36_fu_6218_p2;
        mul_ln10_38_reg_12870 <= mul_ln10_38_fu_6244_p2;
        mul_ln10_40_reg_12896 <= mul_ln10_40_fu_6270_p2;
        mul_ln11_36_reg_12849 <= mul_ln11_36_fu_6224_p2;
        mul_ln11_38_reg_12875 <= mul_ln11_38_fu_6250_p2;
        mul_ln11_40_reg_12901 <= mul_ln11_40_fu_6276_p2;
        stage2_imag_74_reg_12808 <= stage2_imag_74_fu_6188_p2;
        stage2_real_75_reg_12818 <= stage2_real_75_fu_6196_p2;
        stage2_real_77_reg_12823 <= stage2_real_77_fu_6200_p2;
        w_imag_3_39_load_reg_12793 <= w_imag_3_39_fu_1110;
        w_imag_3_40_load_reg_12798 <= w_imag_3_40_fu_1114;
        w_imag_3_41_load_reg_12803 <= w_imag_3_41_fu_1118;
        w_real_3_39_load_reg_12778 <= w_real_3_39_fu_1098;
        w_real_3_40_load_reg_12783 <= w_real_3_40_fu_1102;
        w_real_3_41_load_reg_12788 <= w_real_3_41_fu_1106;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state233) & (icmp_ln118_7_fu_6739_p2 == 1'd1))) begin
        a_real_14_reg_13041 <= a_real_14_fu_6769_p2;
        mul_ln10_42_reg_13072 <= mul_ln10_42_fu_6795_p2;
        mul_ln10_44_reg_13098 <= mul_ln10_44_fu_6821_p2;
        mul_ln10_46_reg_13124 <= mul_ln10_46_fu_6847_p2;
        mul_ln11_42_reg_13077 <= mul_ln11_42_fu_6801_p2;
        mul_ln11_44_reg_13103 <= mul_ln11_44_fu_6827_p2;
        mul_ln11_46_reg_13129 <= mul_ln11_46_fu_6853_p2;
        stage2_imag_77_reg_13036 <= stage2_imag_77_fu_6765_p2;
        stage2_real_78_reg_13046 <= stage2_real_78_fu_6773_p2;
        stage2_real_80_reg_13051 <= stage2_real_80_fu_6777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_2_fu_3854_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        a_real_9_reg_11562 <= a_real_9_fu_3884_p2;
        mul_ln10_12_reg_11584 <= mul_ln10_12_fu_3902_p2;
        mul_ln10_14_reg_11610 <= mul_ln10_14_fu_3928_p2;
        mul_ln10_16_reg_11636 <= mul_ln10_16_fu_3954_p2;
        mul_ln11_12_reg_11589 <= mul_ln11_12_fu_3908_p2;
        mul_ln11_14_reg_11615 <= mul_ln11_14_fu_3934_p2;
        mul_ln11_16_reg_11641 <= mul_ln11_16_fu_3960_p2;
        stage2_imag_62_reg_11556 <= stage2_imag_62_fu_3880_p2;
        w_imag_3_11_load_reg_11541 <= w_imag_3_11_fu_998;
        w_imag_3_12_load_reg_11546 <= w_imag_3_12_fu_1002;
        w_imag_3_13_load_reg_11551 <= w_imag_3_13_fu_1006;
        w_real_3_11_load_reg_11526 <= w_real_3_11_fu_986;
        w_real_3_12_load_reg_11531 <= w_real_3_12_fu_990;
        w_real_3_13_load_reg_11536 <= w_real_3_13_fu_994;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state267)) begin
        a_real_reg_13224 <= a_real_fu_7312_p2;
        sext_ln10_101_reg_13252 <= sext_ln10_101_fu_7363_p1;
        sext_ln10_103_reg_13264 <= sext_ln10_103_fu_7370_p1;
        sext_ln10_105_reg_13270 <= sext_ln10_105_fu_7382_p1;
        sext_ln10_107_reg_13282 <= sext_ln10_107_fu_7389_p1;
        sext_ln10_109_reg_13288 <= sext_ln10_109_fu_7401_p1;
        sext_ln10_111_reg_13300 <= sext_ln10_111_fu_7408_p1;
        sext_ln10_113_reg_13306 <= sext_ln10_113_fu_7420_p1;
        sext_ln10_115_reg_13318 <= sext_ln10_115_fu_7427_p1;
        sext_ln10_117_reg_13324 <= sext_ln10_117_fu_7439_p1;
        sext_ln10_119_reg_13336 <= sext_ln10_119_fu_7446_p1;
        sext_ln10_121_reg_13342 <= sext_ln10_121_fu_7458_p1;
        sext_ln10_123_reg_13354 <= sext_ln10_123_fu_7465_p1;
        sext_ln10_125_reg_13360 <= sext_ln10_125_fu_7477_p1;
        sext_ln10_127_reg_13372 <= sext_ln10_127_fu_7484_p1;
        sext_ln10_129_reg_13378 <= sext_ln10_129_fu_7496_p1;
        sext_ln10_131_reg_13390 <= sext_ln10_131_fu_7504_p1;
        sext_ln10_133_reg_13396 <= sext_ln10_133_fu_7516_p1;
        sext_ln10_135_reg_13408 <= sext_ln10_135_fu_7524_p1;
        sext_ln10_137_reg_13414 <= sext_ln10_137_fu_7536_p1;
        sext_ln10_139_reg_13426 <= sext_ln10_139_fu_7544_p1;
        sext_ln10_141_reg_13432 <= sext_ln10_141_fu_7556_p1;
        sext_ln10_143_reg_13444 <= sext_ln10_143_fu_7564_p1;
        sext_ln10_145_reg_13450 <= sext_ln10_145_fu_7576_p1;
        sext_ln10_147_reg_13462 <= sext_ln10_147_fu_7584_p1;
        sext_ln10_149_reg_13468 <= sext_ln10_149_fu_7596_p1;
        sext_ln10_151_reg_13480 <= sext_ln10_151_fu_7604_p1;
        sext_ln10_153_reg_13486 <= sext_ln10_153_fu_7616_p1;
        sext_ln10_155_reg_13498 <= sext_ln10_155_fu_7624_p1;
        sext_ln10_157_reg_13504 <= sext_ln10_157_fu_7636_p1;
        sext_ln10_159_reg_13516 <= sext_ln10_159_fu_7644_p1;
        sext_ln10_97_reg_13234 <= sext_ln10_97_fu_7344_p1;
        sext_ln10_99_reg_13246 <= sext_ln10_99_fu_7351_p1;
        sub_ln36_14_reg_13229 <= sub_ln36_14_fu_7328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state266)) begin
        add_ln35_7_reg_13214 <= add_ln35_7_fu_7268_p2;
        ar0_7_reg_13202 <= ar0_7_fu_7246_p2;
        bi_7_reg_13184 <= {{grp_fu_8808_p3[27:12]}};
        ci0_7_reg_13208 <= ci0_7_fu_7256_p2;
        cr_7_reg_13190 <= {{grp_fu_8816_p3[27:12]}};
        dr_7_reg_13196 <= {{grp_fu_8832_p3[27:12]}};
        sub_ln37_7_reg_13219 <= sub_ln37_7_fu_7274_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        ai0_1_reg_11136 <= ai0_1_fu_3257_p2;
        ai1_1_reg_11142 <= ai1_1_fu_3262_p2;
        ar0_reg_11102 <= ar0_fu_3223_p2;
        ar1_reg_11107 <= ar1_fu_3228_p2;
        ci0_reg_11118 <= ci0_fu_3239_p2;
        ci1_reg_11130 <= ci1_fu_3251_p2;
        cr0_reg_11113 <= cr0_fu_3233_p2;
        cr1_reg_11124 <= cr1_fu_3245_p2;
        stage2_real_61_reg_11148 <= stage2_real_61_fu_3267_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        ai0_2_reg_11445 <= ai0_2_fu_3830_p2;
        ai1_2_reg_11451 <= ai1_2_fu_3835_p2;
        ar0_1_reg_11405 <= ar0_1_fu_3792_p2;
        ar1_1_reg_11410 <= ar1_1_fu_3797_p2;
        ci0_1_reg_11421 <= ci0_1_fu_3808_p2;
        ci1_1_reg_11433 <= ci1_1_fu_3820_p2;
        cr0_1_reg_11416 <= cr0_1_fu_3802_p2;
        cr1_1_reg_11427 <= cr1_1_fu_3814_p2;
        stage2_imag_60_reg_11439 <= stage2_imag_60_fu_3826_p2;
        stage2_real_60_reg_11393 <= stage2_real_60_fu_3730_p2;
        stage2_real_62_reg_11399 <= stage2_real_62_fu_3734_p2;
        stage2_real_64_reg_11457 <= stage2_real_64_fu_3840_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        ai0_4_reg_12075 <= ai0_4_fu_4989_p2;
        ai1_4_reg_12081 <= ai1_4_fu_4994_p2;
        ar0_3_reg_12035 <= ar0_3_fu_4951_p2;
        ar1_3_reg_12040 <= ar1_3_fu_4956_p2;
        ci0_3_reg_12051 <= ci0_3_fu_4967_p2;
        ci1_3_reg_12063 <= ci1_3_fu_4979_p2;
        cr0_3_reg_12046 <= cr0_3_fu_4961_p2;
        cr1_3_reg_12057 <= cr1_3_fu_4973_p2;
        stage2_imag_66_reg_12069 <= stage2_imag_66_fu_4985_p2;
        stage2_real_70_reg_12087 <= stage2_real_70_fu_4999_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state164)) begin
        ai0_5_reg_12390 <= ai0_5_fu_5566_p2;
        ai1_5_reg_12396 <= ai1_5_fu_5571_p2;
        ar0_4_reg_12350 <= ar0_4_fu_5528_p2;
        ar1_4_reg_12355 <= ar1_4_fu_5533_p2;
        ci0_4_reg_12366 <= ci0_4_fu_5544_p2;
        ci1_4_reg_12378 <= ci1_4_fu_5556_p2;
        cr0_4_reg_12361 <= cr0_4_fu_5538_p2;
        cr1_4_reg_12372 <= cr1_4_fu_5550_p2;
        stage2_imag_69_reg_12384 <= stage2_imag_69_fu_5562_p2;
        stage2_real_73_reg_12402 <= stage2_real_73_fu_5576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state198)) begin
        ai0_6_reg_12698 <= ai0_6_fu_6143_p2;
        ai1_6_reg_12704 <= ai1_6_fu_6148_p2;
        ar0_5_reg_12659 <= ar0_5_fu_6105_p2;
        ar1_5_reg_12664 <= ar1_5_fu_6110_p2;
        ci0_5_reg_12675 <= ci0_5_fu_6121_p2;
        ci1_5_reg_12687 <= ci1_5_fu_6133_p2;
        cr0_5_reg_12670 <= cr0_5_fu_6115_p2;
        cr1_5_reg_12681 <= cr1_5_fu_6127_p2;
        stage2_imag_72_reg_12693 <= stage2_imag_72_fu_6139_p2;
        stage2_real_76_reg_12710 <= stage2_real_76_fu_6153_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        angle_17_reg_11388 <= angle_17_fu_3620_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        angle_18_reg_11680 <= angle_18_fu_4075_p1;
        bitcast_ln724_2_reg_11646 <= bitcast_ln724_2_fu_3971_p1;
        icmp_ln120_10_reg_11656 <= icmp_ln120_10_fu_4031_p2;
        icmp_ln120_11_reg_11663 <= icmp_ln120_11_fu_4043_p2;
        icmp_ln120_12_reg_11674 <= icmp_ln120_12_fu_4069_p2;
        icmp_ln120_14_reg_11686 <= icmp_ln120_14_fu_4089_p2;
        select_ln120_8_reg_11651 <= select_ln120_8_fu_4023_p3;
        select_ln120_9_reg_11668 <= select_ln120_9_fu_4061_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        angle_26_reg_11691 <= angle_26_fu_4194_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        angle_27_reg_12019 <= angle_27_fu_4668_p1;
        bitcast_ln724_3_reg_11985 <= bitcast_ln724_3_fu_4564_p1;
        icmp_ln120_15_reg_11995 <= icmp_ln120_15_fu_4624_p2;
        icmp_ln120_16_reg_12002 <= icmp_ln120_16_fu_4636_p2;
        icmp_ln120_17_reg_12013 <= icmp_ln120_17_fu_4662_p2;
        icmp_ln120_19_reg_12025 <= icmp_ln120_19_fu_4682_p2;
        select_ln120_12_reg_11990 <= select_ln120_12_fu_4616_p3;
        select_ln120_13_reg_12007 <= select_ln120_13_fu_4654_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state125)) begin
        angle_35_reg_12030 <= angle_35_fu_4787_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state158)) begin
        angle_36_reg_12334 <= angle_36_fu_5245_p1;
        bitcast_ln724_4_reg_12300 <= bitcast_ln724_4_fu_5141_p1;
        icmp_ln120_20_reg_12310 <= icmp_ln120_20_fu_5201_p2;
        icmp_ln120_21_reg_12317 <= icmp_ln120_21_fu_5213_p2;
        icmp_ln120_22_reg_12328 <= icmp_ln120_22_fu_5239_p2;
        icmp_ln120_24_reg_12340 <= icmp_ln120_24_fu_5259_p2;
        select_ln120_16_reg_12305 <= select_ln120_16_fu_5193_p3;
        select_ln120_17_reg_12322 <= select_ln120_17_fu_5231_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state159)) begin
        angle_44_reg_12345 <= angle_44_fu_5364_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state192)) begin
        angle_45_reg_12643 <= angle_45_fu_5822_p1;
        bitcast_ln724_5_reg_12609 <= bitcast_ln724_5_fu_5718_p1;
        icmp_ln120_25_reg_12619 <= icmp_ln120_25_fu_5778_p2;
        icmp_ln120_26_reg_12626 <= icmp_ln120_26_fu_5790_p2;
        icmp_ln120_27_reg_12637 <= icmp_ln120_27_fu_5816_p2;
        icmp_ln120_29_reg_12649 <= icmp_ln120_29_fu_5836_p2;
        select_ln120_20_reg_12614 <= select_ln120_20_fu_5770_p3;
        select_ln120_21_reg_12631 <= select_ln120_21_fu_5808_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state193)) begin
        angle_53_reg_12654 <= angle_53_fu_5941_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state226)) begin
        angle_54_reg_12940 <= angle_54_fu_6391_p1;
        bitcast_ln724_6_reg_12906 <= bitcast_ln724_6_fu_6287_p1;
        icmp_ln120_30_reg_12916 <= icmp_ln120_30_fu_6347_p2;
        icmp_ln120_31_reg_12923 <= icmp_ln120_31_fu_6359_p2;
        icmp_ln120_32_reg_12934 <= icmp_ln120_32_fu_6385_p2;
        icmp_ln120_34_reg_12946 <= icmp_ln120_34_fu_6405_p2;
        select_ln120_24_reg_12911 <= select_ln120_24_fu_6339_p3;
        select_ln120_25_reg_12928 <= select_ln120_25_fu_6377_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state227)) begin
        angle_62_reg_12951 <= angle_62_fu_6510_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state260)) begin
        angle_63_reg_13168 <= angle_63_fu_6963_p1;
        bitcast_ln724_7_reg_13134 <= bitcast_ln724_7_fu_6859_p1;
        icmp_ln120_35_reg_13144 <= icmp_ln120_35_fu_6919_p2;
        icmp_ln120_36_reg_13151 <= icmp_ln120_36_fu_6931_p2;
        icmp_ln120_37_reg_13162 <= icmp_ln120_37_fu_6957_p2;
        icmp_ln120_39_reg_13174 <= icmp_ln120_39_fu_6977_p2;
        select_ln120_28_reg_13139 <= select_ln120_28_fu_6911_p3;
        select_ln120_29_reg_13156 <= select_ln120_29_fu_6949_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state261)) begin
        angle_71_reg_13179 <= angle_71_fu_7082_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        angle_8_reg_11097 <= angle_8_fu_3059_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        angle_9_reg_11377 <= angle_9_fu_3501_p1;
        bitcast_ln724_1_reg_11343 <= bitcast_ln724_1_fu_3397_p1;
        icmp_ln120_5_reg_11353 <= icmp_ln120_5_fu_3457_p2;
        icmp_ln120_6_reg_11360 <= icmp_ln120_6_fu_3469_p2;
        icmp_ln120_7_reg_11371 <= icmp_ln120_7_fu_3495_p2;
        icmp_ln120_9_reg_11383 <= icmp_ln120_9_fu_3515_p2;
        select_ln120_4_reg_11348 <= select_ln120_4_fu_3449_p3;
        select_ln120_5_reg_11365 <= select_ln120_5_fu_3487_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        angle_reg_11086 <= angle_fu_2940_p1;
        bitcast_ln724_reg_11052 <= bitcast_ln724_fu_2836_p1;
        icmp_ln120_1_reg_11069 <= icmp_ln120_1_fu_2908_p2;
        icmp_ln120_2_reg_11080 <= icmp_ln120_2_fu_2934_p2;
        icmp_ln120_4_reg_11092 <= icmp_ln120_4_fu_2954_p2;
        icmp_ln120_reg_11062 <= icmp_ln120_fu_2896_p2;
        select_ln120_1_reg_11074 <= select_ln120_1_fu_2926_p3;
        select_ln120_reg_11057 <= select_ln120_fu_2888_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_fu_2732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        mul_ln10_2_reg_11016 <= mul_ln10_2_fu_2798_p2;
        mul_ln10_4_reg_11042 <= mul_ln10_4_fu_2824_p2;
        mul_ln10_reg_10990 <= mul_ln10_fu_2772_p2;
        mul_ln11_2_reg_11021 <= mul_ln11_2_fu_2804_p2;
        mul_ln11_4_reg_11047 <= mul_ln11_4_fu_2830_p2;
        mul_ln11_reg_10995 <= mul_ln11_fu_2778_p2;
        w_imag_3_1_load_reg_10959 <= w_imag_3_1_fu_174;
        w_imag_3_2_load_reg_10964 <= w_imag_3_2_fu_178;
        w_imag_3_3_load_reg_10969 <= w_imag_3_3_fu_182;
        w_real_3_1_load_reg_10944 <= w_real_3_1_fu_162;
        w_real_3_2_load_reg_10949 <= w_real_3_2_fu_166;
        w_real_3_3_load_reg_10954 <= w_real_3_3_fu_170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state268)) begin
        mul_ln10_48_reg_13522 <= mul_ln10_48_fu_7651_p2;
        mul_ln10_50_reg_13532 <= mul_ln10_50_fu_7664_p2;
        mul_ln10_52_reg_13542 <= mul_ln10_52_fu_7677_p2;
        mul_ln10_54_reg_13552 <= mul_ln10_54_fu_7690_p2;
        mul_ln10_56_reg_13562 <= mul_ln10_56_fu_7703_p2;
        mul_ln10_58_reg_13572 <= mul_ln10_58_fu_7716_p2;
        mul_ln10_60_reg_13582 <= mul_ln10_60_fu_7729_p2;
        mul_ln10_62_reg_13592 <= mul_ln10_62_fu_7742_p2;
        mul_ln10_64_reg_13602 <= mul_ln10_64_fu_7755_p2;
        mul_ln10_66_reg_13612 <= mul_ln10_66_fu_7768_p2;
        mul_ln10_68_reg_13622 <= mul_ln10_68_fu_7781_p2;
        mul_ln10_70_reg_13632 <= mul_ln10_70_fu_7794_p2;
        mul_ln10_72_reg_13642 <= mul_ln10_72_fu_7807_p2;
        mul_ln10_74_reg_13652 <= mul_ln10_74_fu_7820_p2;
        mul_ln10_76_reg_13662 <= mul_ln10_76_fu_7833_p2;
        mul_ln10_78_reg_13672 <= mul_ln10_78_fu_7846_p2;
        mul_ln11_48_reg_13527 <= mul_ln11_48_fu_7656_p2;
        mul_ln11_50_reg_13537 <= mul_ln11_50_fu_7669_p2;
        mul_ln11_52_reg_13547 <= mul_ln11_52_fu_7682_p2;
        mul_ln11_54_reg_13557 <= mul_ln11_54_fu_7695_p2;
        mul_ln11_56_reg_13567 <= mul_ln11_56_fu_7708_p2;
        mul_ln11_58_reg_13577 <= mul_ln11_58_fu_7721_p2;
        mul_ln11_60_reg_13587 <= mul_ln11_60_fu_7734_p2;
        mul_ln11_62_reg_13597 <= mul_ln11_62_fu_7747_p2;
        mul_ln11_64_reg_13607 <= mul_ln11_64_fu_7760_p2;
        mul_ln11_66_reg_13617 <= mul_ln11_66_fu_7773_p2;
        mul_ln11_68_reg_13627 <= mul_ln11_68_fu_7786_p2;
        mul_ln11_70_reg_13637 <= mul_ln11_70_fu_7799_p2;
        mul_ln11_72_reg_13647 <= mul_ln11_72_fu_7812_p2;
        mul_ln11_74_reg_13657 <= mul_ln11_74_fu_7825_p2;
        mul_ln11_76_reg_13667 <= mul_ln11_76_fu_7838_p2;
        mul_ln11_78_reg_13677 <= mul_ln11_78_fu_7851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state238) | (1'b1 == ap_CS_fsm_state204) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_2010 <= grp_fu_1813_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state259) | (1'b1 == ap_CS_fsm_state252) | (1'b1 == ap_CS_fsm_state245) | (1'b1 == ap_CS_fsm_state225) | (1'b1 == ap_CS_fsm_state218) | (1'b1 == ap_CS_fsm_state211) | (1'b1 == ap_CS_fsm_state191) | (1'b1 == ap_CS_fsm_state184) | (1'b1 == ap_CS_fsm_state177) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state150) | (1'b1 == ap_CS_fsm_state143) | (1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state116) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21))) begin
        reg_2015 <= grp_fu_1804_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state271)) begin
        stage2_imag_29_reg_13889 <= stage2_imag_29_fu_8159_p2;
        stage2_imag_30_reg_13899 <= stage2_imag_30_fu_8169_p2;
        stage2_imag_31_reg_13909 <= stage2_imag_31_fu_8179_p2;
        stage2_imag_32_reg_13919 <= stage2_imag_32_fu_8189_p2;
        stage2_imag_33_reg_13929 <= stage2_imag_33_fu_8199_p2;
        stage2_imag_34_reg_13939 <= stage2_imag_34_fu_8209_p2;
        stage2_imag_35_reg_13949 <= stage2_imag_35_fu_8219_p2;
        stage2_imag_36_reg_13959 <= stage2_imag_36_fu_8229_p2;
        stage2_imag_37_reg_13969 <= stage2_imag_37_fu_8239_p2;
        stage2_imag_38_reg_13979 <= stage2_imag_38_fu_8249_p2;
        stage2_imag_39_reg_13989 <= stage2_imag_39_fu_8259_p2;
        stage2_imag_40_reg_13999 <= stage2_imag_40_fu_8269_p2;
        stage2_imag_41_reg_14009 <= stage2_imag_41_fu_8279_p2;
        stage2_imag_42_reg_14019 <= stage2_imag_42_fu_8289_p2;
        stage2_imag_43_reg_14029 <= stage2_imag_43_fu_8299_p2;
        stage2_imag_44_reg_14039 <= stage2_imag_44_fu_8309_p2;
        stage2_imag_45_reg_14049 <= stage2_imag_45_fu_8319_p2;
        stage2_imag_46_reg_14059 <= stage2_imag_46_fu_8329_p2;
        stage2_imag_47_reg_14069 <= stage2_imag_47_fu_8339_p2;
        stage2_imag_48_reg_14079 <= stage2_imag_48_fu_8349_p2;
        stage2_imag_49_reg_14089 <= stage2_imag_49_fu_8359_p2;
        stage2_imag_50_reg_14099 <= stage2_imag_50_fu_8369_p2;
        stage2_imag_51_reg_14109 <= stage2_imag_51_fu_8379_p2;
        stage2_imag_52_reg_14119 <= stage2_imag_52_fu_8389_p2;
        stage2_imag_53_reg_14129 <= stage2_imag_53_fu_8399_p2;
        stage2_imag_54_reg_14139 <= stage2_imag_54_fu_8409_p2;
        stage2_imag_55_reg_14149 <= stage2_imag_55_fu_8419_p2;
        stage2_imag_56_reg_14159 <= stage2_imag_56_fu_8429_p2;
        stage2_imag_57_reg_14169 <= stage2_imag_57_fu_8439_p2;
        stage2_imag_58_reg_14179 <= stage2_imag_58_fu_8449_p2;
        stage2_imag_59_reg_14189 <= stage2_imag_59_fu_8459_p2;
        stage2_imag_reg_13879 <= stage2_imag_fu_8149_p2;
        stage2_real_29_reg_13884 <= stage2_real_29_fu_8154_p2;
        stage2_real_30_reg_13894 <= stage2_real_30_fu_8164_p2;
        stage2_real_31_reg_13904 <= stage2_real_31_fu_8174_p2;
        stage2_real_32_reg_13914 <= stage2_real_32_fu_8184_p2;
        stage2_real_33_reg_13924 <= stage2_real_33_fu_8194_p2;
        stage2_real_34_reg_13934 <= stage2_real_34_fu_8204_p2;
        stage2_real_35_reg_13944 <= stage2_real_35_fu_8214_p2;
        stage2_real_36_reg_13954 <= stage2_real_36_fu_8224_p2;
        stage2_real_37_reg_13964 <= stage2_real_37_fu_8234_p2;
        stage2_real_38_reg_13974 <= stage2_real_38_fu_8244_p2;
        stage2_real_39_reg_13984 <= stage2_real_39_fu_8254_p2;
        stage2_real_40_reg_13994 <= stage2_real_40_fu_8264_p2;
        stage2_real_41_reg_14004 <= stage2_real_41_fu_8274_p2;
        stage2_real_42_reg_14014 <= stage2_real_42_fu_8284_p2;
        stage2_real_43_reg_14024 <= stage2_real_43_fu_8294_p2;
        stage2_real_44_reg_14034 <= stage2_real_44_fu_8304_p2;
        stage2_real_45_reg_14044 <= stage2_real_45_fu_8314_p2;
        stage2_real_46_reg_14054 <= stage2_real_46_fu_8324_p2;
        stage2_real_47_reg_14064 <= stage2_real_47_fu_8334_p2;
        stage2_real_48_reg_14074 <= stage2_real_48_fu_8344_p2;
        stage2_real_49_reg_14084 <= stage2_real_49_fu_8354_p2;
        stage2_real_50_reg_14094 <= stage2_real_50_fu_8364_p2;
        stage2_real_51_reg_14104 <= stage2_real_51_fu_8374_p2;
        stage2_real_52_reg_14114 <= stage2_real_52_fu_8384_p2;
        stage2_real_53_reg_14124 <= stage2_real_53_fu_8394_p2;
        stage2_real_54_reg_14134 <= stage2_real_54_fu_8404_p2;
        stage2_real_55_reg_14144 <= stage2_real_55_fu_8414_p2;
        stage2_real_56_reg_14154 <= stage2_real_56_fu_8424_p2;
        stage2_real_57_reg_14164 <= stage2_real_57_fu_8434_p2;
        stage2_real_58_reg_14174 <= stage2_real_58_fu_8444_p2;
        stage2_real_59_reg_14184 <= stage2_real_59_fu_8454_p2;
        stage2_real_reg_13874 <= stage2_real_fu_8144_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state270)) begin
        trunc_ln10_10_reg_13814 <= {{grp_fu_9024_p3[27:12]}};
        trunc_ln10_11_reg_13826 <= {{grp_fu_9040_p3[27:12]}};
        trunc_ln10_12_reg_13838 <= {{grp_fu_9056_p3[27:12]}};
        trunc_ln10_13_reg_13850 <= {{grp_fu_9072_p3[27:12]}};
        trunc_ln10_14_reg_13862 <= {{grp_fu_9088_p3[27:12]}};
        trunc_ln10_1_reg_13706 <= {{grp_fu_8880_p3[27:12]}};
        trunc_ln10_2_reg_13718 <= {{grp_fu_8896_p3[27:12]}};
        trunc_ln10_3_reg_13730 <= {{grp_fu_8912_p3[27:12]}};
        trunc_ln10_4_reg_13742 <= {{grp_fu_8928_p3[27:12]}};
        trunc_ln10_5_reg_13754 <= {{grp_fu_8944_p3[27:12]}};
        trunc_ln10_6_reg_13766 <= {{grp_fu_8960_p3[27:12]}};
        trunc_ln10_7_reg_13778 <= {{grp_fu_8976_p3[27:12]}};
        trunc_ln10_8_reg_13790 <= {{grp_fu_8992_p3[27:12]}};
        trunc_ln10_9_reg_13802 <= {{grp_fu_9008_p3[27:12]}};
        trunc_ln10_s_reg_13694 <= {{grp_fu_8864_p3[27:12]}};
        trunc_ln11_10_reg_13820 <= {{grp_fu_9032_p3[27:12]}};
        trunc_ln11_11_reg_13832 <= {{grp_fu_9048_p3[27:12]}};
        trunc_ln11_12_reg_13844 <= {{grp_fu_9064_p3[27:12]}};
        trunc_ln11_13_reg_13856 <= {{grp_fu_9080_p3[27:12]}};
        trunc_ln11_14_reg_13868 <= {{grp_fu_9096_p3[27:12]}};
        trunc_ln11_1_reg_13712 <= {{grp_fu_8888_p3[27:12]}};
        trunc_ln11_2_reg_13724 <= {{grp_fu_8904_p3[27:12]}};
        trunc_ln11_3_reg_13736 <= {{grp_fu_8920_p3[27:12]}};
        trunc_ln11_4_reg_13748 <= {{grp_fu_8936_p3[27:12]}};
        trunc_ln11_5_reg_13760 <= {{grp_fu_8952_p3[27:12]}};
        trunc_ln11_6_reg_13772 <= {{grp_fu_8968_p3[27:12]}};
        trunc_ln11_7_reg_13784 <= {{grp_fu_8984_p3[27:12]}};
        trunc_ln11_8_reg_13796 <= {{grp_fu_9000_p3[27:12]}};
        trunc_ln11_9_reg_13808 <= {{grp_fu_9016_p3[27:12]}};
        trunc_ln11_s_reg_13700 <= {{grp_fu_8872_p3[27:12]}};
        trunc_ln7_reg_13682 <= {{grp_fu_8848_p3[27:12]}};
        trunc_ln8_reg_13688 <= {{grp_fu_8856_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_2_fu_3854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        trunc_ln120_12_reg_11466 <= trunc_ln120_12_fu_3860_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_3_fu_4431_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state104))) begin
        trunc_ln120_18_reg_11781 <= trunc_ln120_18_fu_4437_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_4_fu_5008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state131))) begin
        trunc_ln120_24_reg_12096 <= trunc_ln120_24_fu_5014_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state165) & (icmp_ln118_5_fu_5585_p2 == 1'd0))) begin
        trunc_ln120_30_reg_12410 <= trunc_ln120_30_fu_5591_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state199) & (icmp_ln118_6_fu_6162_p2 == 1'd0))) begin
        trunc_ln120_36_reg_12718 <= trunc_ln120_36_fu_6168_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state233) & (icmp_ln118_7_fu_6739_p2 == 1'd0))) begin
        trunc_ln120_42_reg_13025 <= trunc_ln120_42_fu_6745_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_1_fu_3281_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        trunc_ln120_6_reg_11157 <= trunc_ln120_6_fu_3287_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln118_fu_2732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        trunc_ln120_reg_10884 <= trunc_ln120_fu_2738_p1;
    end
end

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0)) begin
        ap_ST_fsm_state100_blk = 1'b1;
    end else begin
        ap_ST_fsm_state100_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft32_Pipeline_7_fu_1654_ap_done == 1'b0)) begin
        ap_ST_fsm_state101_blk = 1'b1;
    end else begin
        ap_ST_fsm_state101_blk = 1'b0;
    end
end

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0)) begin
        ap_ST_fsm_state127_blk = 1'b1;
    end else begin
        ap_ST_fsm_state127_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft32_Pipeline_8_fu_1670_ap_done == 1'b0)) begin
        ap_ST_fsm_state128_blk = 1'b1;
    end else begin
        ap_ST_fsm_state128_blk = 1'b0;
    end
end

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

assign ap_ST_fsm_state151_blk = 1'b0;

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state153_blk = 1'b0;

assign ap_ST_fsm_state154_blk = 1'b0;

assign ap_ST_fsm_state155_blk = 1'b0;

assign ap_ST_fsm_state156_blk = 1'b0;

assign ap_ST_fsm_state157_blk = 1'b0;

assign ap_ST_fsm_state158_blk = 1'b0;

assign ap_ST_fsm_state159_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state160_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0)) begin
        ap_ST_fsm_state161_blk = 1'b1;
    end else begin
        ap_ST_fsm_state161_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft32_Pipeline_9_fu_1686_ap_done == 1'b0)) begin
        ap_ST_fsm_state162_blk = 1'b1;
    end else begin
        ap_ST_fsm_state162_blk = 1'b0;
    end
end

assign ap_ST_fsm_state163_blk = 1'b0;

assign ap_ST_fsm_state164_blk = 1'b0;

assign ap_ST_fsm_state165_blk = 1'b0;

assign ap_ST_fsm_state166_blk = 1'b0;

assign ap_ST_fsm_state167_blk = 1'b0;

assign ap_ST_fsm_state168_blk = 1'b0;

assign ap_ST_fsm_state169_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state170_blk = 1'b0;

assign ap_ST_fsm_state171_blk = 1'b0;

assign ap_ST_fsm_state172_blk = 1'b0;

assign ap_ST_fsm_state173_blk = 1'b0;

assign ap_ST_fsm_state174_blk = 1'b0;

assign ap_ST_fsm_state175_blk = 1'b0;

assign ap_ST_fsm_state176_blk = 1'b0;

assign ap_ST_fsm_state177_blk = 1'b0;

assign ap_ST_fsm_state178_blk = 1'b0;

assign ap_ST_fsm_state179_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state180_blk = 1'b0;

assign ap_ST_fsm_state181_blk = 1'b0;

assign ap_ST_fsm_state182_blk = 1'b0;

assign ap_ST_fsm_state183_blk = 1'b0;

assign ap_ST_fsm_state184_blk = 1'b0;

assign ap_ST_fsm_state185_blk = 1'b0;

assign ap_ST_fsm_state186_blk = 1'b0;

assign ap_ST_fsm_state187_blk = 1'b0;

assign ap_ST_fsm_state188_blk = 1'b0;

assign ap_ST_fsm_state189_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state190_blk = 1'b0;

assign ap_ST_fsm_state191_blk = 1'b0;

assign ap_ST_fsm_state192_blk = 1'b0;

assign ap_ST_fsm_state193_blk = 1'b0;

assign ap_ST_fsm_state194_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0)) begin
        ap_ST_fsm_state195_blk = 1'b1;
    end else begin
        ap_ST_fsm_state195_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft32_Pipeline_10_fu_1702_ap_done == 1'b0)) begin
        ap_ST_fsm_state196_blk = 1'b1;
    end else begin
        ap_ST_fsm_state196_blk = 1'b0;
    end
end

assign ap_ST_fsm_state197_blk = 1'b0;

assign ap_ST_fsm_state198_blk = 1'b0;

assign ap_ST_fsm_state199_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state200_blk = 1'b0;

assign ap_ST_fsm_state201_blk = 1'b0;

assign ap_ST_fsm_state202_blk = 1'b0;

assign ap_ST_fsm_state203_blk = 1'b0;

assign ap_ST_fsm_state204_blk = 1'b0;

assign ap_ST_fsm_state205_blk = 1'b0;

assign ap_ST_fsm_state206_blk = 1'b0;

assign ap_ST_fsm_state207_blk = 1'b0;

assign ap_ST_fsm_state208_blk = 1'b0;

assign ap_ST_fsm_state209_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state210_blk = 1'b0;

assign ap_ST_fsm_state211_blk = 1'b0;

assign ap_ST_fsm_state212_blk = 1'b0;

assign ap_ST_fsm_state213_blk = 1'b0;

assign ap_ST_fsm_state214_blk = 1'b0;

assign ap_ST_fsm_state215_blk = 1'b0;

assign ap_ST_fsm_state216_blk = 1'b0;

assign ap_ST_fsm_state217_blk = 1'b0;

assign ap_ST_fsm_state218_blk = 1'b0;

assign ap_ST_fsm_state219_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state220_blk = 1'b0;

assign ap_ST_fsm_state221_blk = 1'b0;

assign ap_ST_fsm_state222_blk = 1'b0;

assign ap_ST_fsm_state223_blk = 1'b0;

assign ap_ST_fsm_state224_blk = 1'b0;

assign ap_ST_fsm_state225_blk = 1'b0;

assign ap_ST_fsm_state226_blk = 1'b0;

assign ap_ST_fsm_state227_blk = 1'b0;

assign ap_ST_fsm_state228_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0)) begin
        ap_ST_fsm_state229_blk = 1'b1;
    end else begin
        ap_ST_fsm_state229_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_11_fu_1718_ap_done == 1'b0)) begin
        ap_ST_fsm_state230_blk = 1'b1;
    end else begin
        ap_ST_fsm_state230_blk = 1'b0;
    end
end

assign ap_ST_fsm_state231_blk = 1'b0;

assign ap_ST_fsm_state232_blk = 1'b0;

assign ap_ST_fsm_state233_blk = 1'b0;

assign ap_ST_fsm_state234_blk = 1'b0;

assign ap_ST_fsm_state235_blk = 1'b0;

assign ap_ST_fsm_state236_blk = 1'b0;

assign ap_ST_fsm_state237_blk = 1'b0;

assign ap_ST_fsm_state238_blk = 1'b0;

assign ap_ST_fsm_state239_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state240_blk = 1'b0;

assign ap_ST_fsm_state241_blk = 1'b0;

assign ap_ST_fsm_state242_blk = 1'b0;

assign ap_ST_fsm_state243_blk = 1'b0;

assign ap_ST_fsm_state244_blk = 1'b0;

assign ap_ST_fsm_state245_blk = 1'b0;

assign ap_ST_fsm_state246_blk = 1'b0;

assign ap_ST_fsm_state247_blk = 1'b0;

assign ap_ST_fsm_state248_blk = 1'b0;

assign ap_ST_fsm_state249_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state250_blk = 1'b0;

assign ap_ST_fsm_state251_blk = 1'b0;

assign ap_ST_fsm_state252_blk = 1'b0;

assign ap_ST_fsm_state253_blk = 1'b0;

assign ap_ST_fsm_state254_blk = 1'b0;

assign ap_ST_fsm_state255_blk = 1'b0;

assign ap_ST_fsm_state256_blk = 1'b0;

assign ap_ST_fsm_state257_blk = 1'b0;

assign ap_ST_fsm_state258_blk = 1'b0;

assign ap_ST_fsm_state259_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state260_blk = 1'b0;

assign ap_ST_fsm_state261_blk = 1'b0;

assign ap_ST_fsm_state262_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0)) begin
        ap_ST_fsm_state263_blk = 1'b1;
    end else begin
        ap_ST_fsm_state263_blk = 1'b0;
    end
end

assign ap_ST_fsm_state264_blk = 1'b0;

assign ap_ST_fsm_state265_blk = 1'b0;

assign ap_ST_fsm_state266_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state267_on_subcall_done)) begin
        ap_ST_fsm_state267_blk = 1'b1;
    end else begin
        ap_ST_fsm_state267_blk = 1'b0;
    end
end

assign ap_ST_fsm_state268_blk = 1'b0;

assign ap_ST_fsm_state269_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state270_blk = 1'b0;

assign ap_ST_fsm_state271_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_output_loop_fu_1734_ap_done == 1'b0)) begin
        ap_ST_fsm_state272_blk = 1'b1;
    end else begin
        ap_ST_fsm_state272_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_stream_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state273_blk = 1'b1;
    end else begin
        ap_ST_fsm_state273_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft32_Pipeline_5_fu_1494_ap_done == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft32_Pipeline_6_fu_1638_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_stage1_loop_fu_1362_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state253) | (1'b1 == ap_CS_fsm_state246) | (1'b1 == ap_CS_fsm_state219) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state185) | (1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_1804_p0 = reg_2015;
    end else if (((1'b1 == ap_CS_fsm_state239) | (1'b1 == ap_CS_fsm_state205) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_1804_p0 = reg_2010;
    end else begin
        grp_fu_1804_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state246) | (1'b1 == ap_CS_fsm_state212))) begin
        grp_fu_1804_p1 = 64'd4613937818241073152;
    end else if (((1'b1 == ap_CS_fsm_state178) | (1'b1 == ap_CS_fsm_state144))) begin
        grp_fu_1804_p1 = 64'd4611686018427387904;
    end else if (((1'b1 == ap_CS_fsm_state253) | (1'b1 == ap_CS_fsm_state219) | (1'b1 == ap_CS_fsm_state185) | (1'b1 == ap_CS_fsm_state151) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_1804_p1 = 64'd4584664420663164928;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_1804_p1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state239) | (1'b1 == ap_CS_fsm_state205) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state137) | (1'b1 == ap_CS_fsm_state110) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_1804_p1 = 64'd13842132293034192152;
    end else begin
        grp_fu_1804_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state233)) begin
        grp_fu_1813_p0 = zext_ln120_29_fu_6749_p1;
    end else if ((1'b1 == ap_CS_fsm_state199)) begin
        grp_fu_1813_p0 = zext_ln120_26_fu_6172_p1;
    end else if ((1'b1 == ap_CS_fsm_state165)) begin
        grp_fu_1813_p0 = zext_ln120_23_fu_5595_p1;
    end else if ((1'b1 == ap_CS_fsm_state131)) begin
        grp_fu_1813_p0 = zext_ln120_19_fu_5018_p1;
    end else if ((1'b1 == ap_CS_fsm_state104)) begin
        grp_fu_1813_p0 = zext_ln120_14_fu_4441_p1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        grp_fu_1813_p0 = zext_ln120_10_fu_3864_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_1813_p0 = zext_ln120_5_fu_3291_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1813_p0 = zext_ln120_1_fu_2742_p1;
    end else begin
        grp_fu_1813_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state9) | ((grp_fft32_Pipeline_5_fu_1494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40)))) begin
        grp_fu_8464_ce = 1'b1;
    end else begin
        grp_fu_8464_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state9) | ((grp_fft32_Pipeline_5_fu_1494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40)))) begin
        grp_fu_8472_ce = 1'b1;
    end else begin
        grp_fu_8472_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state9) | ((grp_fft32_Pipeline_5_fu_1494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40)))) begin
        grp_fu_8480_ce = 1'b1;
    end else begin
        grp_fu_8480_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state9) | ((grp_fft32_Pipeline_5_fu_1494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40)))) begin
        grp_fu_8488_ce = 1'b1;
    end else begin
        grp_fu_8488_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state9) | ((grp_fft32_Pipeline_5_fu_1494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40)))) begin
        grp_fu_8496_ce = 1'b1;
    end else begin
        grp_fu_8496_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state9) | ((grp_fft32_Pipeline_5_fu_1494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40)))) begin
        grp_fu_8504_ce = 1'b1;
    end else begin
        grp_fu_8504_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state43) | ((grp_fft32_Pipeline_6_fu_1638_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74)))) begin
        grp_fu_8512_ce = 1'b1;
    end else begin
        grp_fu_8512_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state43) | ((grp_fft32_Pipeline_6_fu_1638_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74)))) begin
        grp_fu_8520_ce = 1'b1;
    end else begin
        grp_fu_8520_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state43) | ((grp_fft32_Pipeline_6_fu_1638_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74)))) begin
        grp_fu_8528_ce = 1'b1;
    end else begin
        grp_fu_8528_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state43) | ((grp_fft32_Pipeline_6_fu_1638_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74)))) begin
        grp_fu_8536_ce = 1'b1;
    end else begin
        grp_fu_8536_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state43) | ((grp_fft32_Pipeline_6_fu_1638_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74)))) begin
        grp_fu_8544_ce = 1'b1;
    end else begin
        grp_fu_8544_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state43) | ((grp_fft32_Pipeline_6_fu_1638_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74)))) begin
        grp_fu_8552_ce = 1'b1;
    end else begin
        grp_fu_8552_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state77) | ((grp_fft32_Pipeline_7_fu_1654_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101)))) begin
        grp_fu_8560_ce = 1'b1;
    end else begin
        grp_fu_8560_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state77) | ((grp_fft32_Pipeline_7_fu_1654_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101)))) begin
        grp_fu_8568_ce = 1'b1;
    end else begin
        grp_fu_8568_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state77) | ((grp_fft32_Pipeline_7_fu_1654_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101)))) begin
        grp_fu_8576_ce = 1'b1;
    end else begin
        grp_fu_8576_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state77) | ((grp_fft32_Pipeline_7_fu_1654_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101)))) begin
        grp_fu_8584_ce = 1'b1;
    end else begin
        grp_fu_8584_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state77) | ((grp_fft32_Pipeline_7_fu_1654_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101)))) begin
        grp_fu_8592_ce = 1'b1;
    end else begin
        grp_fu_8592_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state77) | ((grp_fft32_Pipeline_7_fu_1654_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101)))) begin
        grp_fu_8600_ce = 1'b1;
    end else begin
        grp_fu_8600_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state129) | ((grp_fft32_Pipeline_8_fu_1670_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128)))) begin
        grp_fu_8608_ce = 1'b1;
    end else begin
        grp_fu_8608_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state129) | ((grp_fft32_Pipeline_8_fu_1670_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128)))) begin
        grp_fu_8616_ce = 1'b1;
    end else begin
        grp_fu_8616_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state129) | ((grp_fft32_Pipeline_8_fu_1670_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128)))) begin
        grp_fu_8624_ce = 1'b1;
    end else begin
        grp_fu_8624_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state129) | ((grp_fft32_Pipeline_8_fu_1670_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128)))) begin
        grp_fu_8632_ce = 1'b1;
    end else begin
        grp_fu_8632_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state129) | ((grp_fft32_Pipeline_8_fu_1670_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128)))) begin
        grp_fu_8640_ce = 1'b1;
    end else begin
        grp_fu_8640_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state130) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state129) | ((grp_fft32_Pipeline_8_fu_1670_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128)))) begin
        grp_fu_8648_ce = 1'b1;
    end else begin
        grp_fu_8648_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state164) | ((grp_fft32_Pipeline_9_fu_1686_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state162)))) begin
        grp_fu_8656_ce = 1'b1;
    end else begin
        grp_fu_8656_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state164) | ((grp_fft32_Pipeline_9_fu_1686_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state162)))) begin
        grp_fu_8664_ce = 1'b1;
    end else begin
        grp_fu_8664_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state164) | ((grp_fft32_Pipeline_9_fu_1686_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state162)))) begin
        grp_fu_8672_ce = 1'b1;
    end else begin
        grp_fu_8672_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state164) | ((grp_fft32_Pipeline_9_fu_1686_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state162)))) begin
        grp_fu_8680_ce = 1'b1;
    end else begin
        grp_fu_8680_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state164) | ((grp_fft32_Pipeline_9_fu_1686_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state162)))) begin
        grp_fu_8688_ce = 1'b1;
    end else begin
        grp_fu_8688_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state131) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state164) | ((grp_fft32_Pipeline_9_fu_1686_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state162)))) begin
        grp_fu_8696_ce = 1'b1;
    end else begin
        grp_fu_8696_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state197) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state165) | ((grp_fft32_Pipeline_10_fu_1702_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196)))) begin
        grp_fu_8704_ce = 1'b1;
    end else begin
        grp_fu_8704_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state197) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state165) | ((grp_fft32_Pipeline_10_fu_1702_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196)))) begin
        grp_fu_8712_ce = 1'b1;
    end else begin
        grp_fu_8712_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state197) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state165) | ((grp_fft32_Pipeline_10_fu_1702_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196)))) begin
        grp_fu_8720_ce = 1'b1;
    end else begin
        grp_fu_8720_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state197) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state165) | ((grp_fft32_Pipeline_10_fu_1702_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196)))) begin
        grp_fu_8728_ce = 1'b1;
    end else begin
        grp_fu_8728_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state197) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state165) | ((grp_fft32_Pipeline_10_fu_1702_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196)))) begin
        grp_fu_8736_ce = 1'b1;
    end else begin
        grp_fu_8736_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state197) | (1'b1 == ap_CS_fsm_state198) | (1'b1 == ap_CS_fsm_state165) | ((grp_fft32_Pipeline_10_fu_1702_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196)))) begin
        grp_fu_8744_ce = 1'b1;
    end else begin
        grp_fu_8744_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state199) | ((grp_fft32_Pipeline_11_fu_1718_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state230)))) begin
        grp_fu_8752_ce = 1'b1;
    end else begin
        grp_fu_8752_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state199) | ((grp_fft32_Pipeline_11_fu_1718_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state230)))) begin
        grp_fu_8760_ce = 1'b1;
    end else begin
        grp_fu_8760_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state199) | ((grp_fft32_Pipeline_11_fu_1718_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state230)))) begin
        grp_fu_8768_ce = 1'b1;
    end else begin
        grp_fu_8768_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state199) | ((grp_fft32_Pipeline_11_fu_1718_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state230)))) begin
        grp_fu_8776_ce = 1'b1;
    end else begin
        grp_fu_8776_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state199) | ((grp_fft32_Pipeline_11_fu_1718_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state230)))) begin
        grp_fu_8784_ce = 1'b1;
    end else begin
        grp_fu_8784_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state231) | (1'b1 == ap_CS_fsm_state232) | (1'b1 == ap_CS_fsm_state199) | ((grp_fft32_Pipeline_11_fu_1718_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state230)))) begin
        grp_fu_8792_ce = 1'b1;
    end else begin
        grp_fu_8792_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8848_ce = 1'b1;
    end else begin
        grp_fu_8848_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8856_ce = 1'b1;
    end else begin
        grp_fu_8856_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8864_ce = 1'b1;
    end else begin
        grp_fu_8864_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8872_ce = 1'b1;
    end else begin
        grp_fu_8872_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8880_ce = 1'b1;
    end else begin
        grp_fu_8880_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8888_ce = 1'b1;
    end else begin
        grp_fu_8888_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8896_ce = 1'b1;
    end else begin
        grp_fu_8896_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8904_ce = 1'b1;
    end else begin
        grp_fu_8904_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8912_ce = 1'b1;
    end else begin
        grp_fu_8912_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8920_ce = 1'b1;
    end else begin
        grp_fu_8920_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8928_ce = 1'b1;
    end else begin
        grp_fu_8928_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8936_ce = 1'b1;
    end else begin
        grp_fu_8936_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8944_ce = 1'b1;
    end else begin
        grp_fu_8944_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8952_ce = 1'b1;
    end else begin
        grp_fu_8952_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8960_ce = 1'b1;
    end else begin
        grp_fu_8960_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8968_ce = 1'b1;
    end else begin
        grp_fu_8968_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8976_ce = 1'b1;
    end else begin
        grp_fu_8976_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8984_ce = 1'b1;
    end else begin
        grp_fu_8984_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_8992_ce = 1'b1;
    end else begin
        grp_fu_8992_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9000_ce = 1'b1;
    end else begin
        grp_fu_9000_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9008_ce = 1'b1;
    end else begin
        grp_fu_9008_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9016_ce = 1'b1;
    end else begin
        grp_fu_9016_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9024_ce = 1'b1;
    end else begin
        grp_fu_9024_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9032_ce = 1'b1;
    end else begin
        grp_fu_9032_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9040_ce = 1'b1;
    end else begin
        grp_fu_9040_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9048_ce = 1'b1;
    end else begin
        grp_fu_9048_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9056_ce = 1'b1;
    end else begin
        grp_fu_9056_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9064_ce = 1'b1;
    end else begin
        grp_fu_9064_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9072_ce = 1'b1;
    end else begin
        grp_fu_9072_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9080_ce = 1'b1;
    end else begin
        grp_fu_9080_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9088_ce = 1'b1;
    end else begin
        grp_fu_9088_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state268) | ((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267)))) begin
        grp_fu_9096_ce = 1'b1;
    end else begin
        grp_fu_9096_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state267)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state263)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = angle_71_reg_13179;
    end else if ((1'b1 == ap_CS_fsm_state229)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = angle_62_reg_12951;
    end else if ((1'b1 == ap_CS_fsm_state195)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = angle_53_reg_12654;
    end else if ((1'b1 == ap_CS_fsm_state161)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = angle_44_reg_12345;
    end else if ((1'b1 == ap_CS_fsm_state127)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = angle_35_reg_12030;
    end else if ((1'b1 == ap_CS_fsm_state100)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = angle_26_reg_11691;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = angle_17_reg_11388;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = angle_8_reg_11097;
    end else begin
        grp_generic_sincos_16_4_s_fu_1510_in_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_stream_TREADY_int_regslice = grp_fft32_Pipeline_input_loop_fu_1150_in_stream_TREADY;
    end else begin
        in_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_fft32_Pipeline_stage1_loop_fu_1362_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln118_fu_2732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((grp_fft32_Pipeline_5_fu_1494_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((icmp_ln118_1_fu_3281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((grp_fft32_Pipeline_6_fu_1638_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((icmp_ln118_2_fu_3854_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state100))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state101 : begin
            if (((grp_fft32_Pipeline_7_fu_1654_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            if (((icmp_ln118_3_fu_4431_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state127))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state127;
            end
        end
        ap_ST_fsm_state128 : begin
            if (((grp_fft32_Pipeline_8_fu_1670_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state128))) begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state128;
            end
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            if (((icmp_ln118_4_fu_5008_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state131))) begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state161))) begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
        end
        ap_ST_fsm_state162 : begin
            if (((grp_fft32_Pipeline_9_fu_1686_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state162))) begin
                ap_NS_fsm = ap_ST_fsm_state163;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state162;
            end
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            if (((1'b1 == ap_CS_fsm_state165) & (icmp_ln118_5_fu_5585_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state196;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state166;
            end
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state195))) begin
                ap_NS_fsm = ap_ST_fsm_state165;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state195;
            end
        end
        ap_ST_fsm_state196 : begin
            if (((grp_fft32_Pipeline_10_fu_1702_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state196))) begin
                ap_NS_fsm = ap_ST_fsm_state197;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state196;
            end
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            if (((1'b1 == ap_CS_fsm_state199) & (icmp_ln118_6_fu_6162_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state230;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state200;
            end
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            ap_NS_fsm = ap_ST_fsm_state213;
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            ap_NS_fsm = ap_ST_fsm_state215;
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state227;
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state229))) begin
                ap_NS_fsm = ap_ST_fsm_state199;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state229;
            end
        end
        ap_ST_fsm_state230 : begin
            if (((grp_fft32_Pipeline_11_fu_1718_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state230))) begin
                ap_NS_fsm = ap_ST_fsm_state231;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state230;
            end
        end
        ap_ST_fsm_state231 : begin
            ap_NS_fsm = ap_ST_fsm_state232;
        end
        ap_ST_fsm_state232 : begin
            ap_NS_fsm = ap_ST_fsm_state233;
        end
        ap_ST_fsm_state233 : begin
            if (((1'b1 == ap_CS_fsm_state233) & (icmp_ln118_7_fu_6739_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state264;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state234;
            end
        end
        ap_ST_fsm_state234 : begin
            ap_NS_fsm = ap_ST_fsm_state235;
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state236;
        end
        ap_ST_fsm_state236 : begin
            ap_NS_fsm = ap_ST_fsm_state237;
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state238;
        end
        ap_ST_fsm_state238 : begin
            ap_NS_fsm = ap_ST_fsm_state239;
        end
        ap_ST_fsm_state239 : begin
            ap_NS_fsm = ap_ST_fsm_state240;
        end
        ap_ST_fsm_state240 : begin
            ap_NS_fsm = ap_ST_fsm_state241;
        end
        ap_ST_fsm_state241 : begin
            ap_NS_fsm = ap_ST_fsm_state242;
        end
        ap_ST_fsm_state242 : begin
            ap_NS_fsm = ap_ST_fsm_state243;
        end
        ap_ST_fsm_state243 : begin
            ap_NS_fsm = ap_ST_fsm_state244;
        end
        ap_ST_fsm_state244 : begin
            ap_NS_fsm = ap_ST_fsm_state245;
        end
        ap_ST_fsm_state245 : begin
            ap_NS_fsm = ap_ST_fsm_state246;
        end
        ap_ST_fsm_state246 : begin
            ap_NS_fsm = ap_ST_fsm_state247;
        end
        ap_ST_fsm_state247 : begin
            ap_NS_fsm = ap_ST_fsm_state248;
        end
        ap_ST_fsm_state248 : begin
            ap_NS_fsm = ap_ST_fsm_state249;
        end
        ap_ST_fsm_state249 : begin
            ap_NS_fsm = ap_ST_fsm_state250;
        end
        ap_ST_fsm_state250 : begin
            ap_NS_fsm = ap_ST_fsm_state251;
        end
        ap_ST_fsm_state251 : begin
            ap_NS_fsm = ap_ST_fsm_state252;
        end
        ap_ST_fsm_state252 : begin
            ap_NS_fsm = ap_ST_fsm_state253;
        end
        ap_ST_fsm_state253 : begin
            ap_NS_fsm = ap_ST_fsm_state254;
        end
        ap_ST_fsm_state254 : begin
            ap_NS_fsm = ap_ST_fsm_state255;
        end
        ap_ST_fsm_state255 : begin
            ap_NS_fsm = ap_ST_fsm_state256;
        end
        ap_ST_fsm_state256 : begin
            ap_NS_fsm = ap_ST_fsm_state257;
        end
        ap_ST_fsm_state257 : begin
            ap_NS_fsm = ap_ST_fsm_state258;
        end
        ap_ST_fsm_state258 : begin
            ap_NS_fsm = ap_ST_fsm_state259;
        end
        ap_ST_fsm_state259 : begin
            ap_NS_fsm = ap_ST_fsm_state260;
        end
        ap_ST_fsm_state260 : begin
            ap_NS_fsm = ap_ST_fsm_state261;
        end
        ap_ST_fsm_state261 : begin
            ap_NS_fsm = ap_ST_fsm_state262;
        end
        ap_ST_fsm_state262 : begin
            ap_NS_fsm = ap_ST_fsm_state263;
        end
        ap_ST_fsm_state263 : begin
            if (((grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state263))) begin
                ap_NS_fsm = ap_ST_fsm_state233;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state263;
            end
        end
        ap_ST_fsm_state264 : begin
            ap_NS_fsm = ap_ST_fsm_state265;
        end
        ap_ST_fsm_state265 : begin
            ap_NS_fsm = ap_ST_fsm_state266;
        end
        ap_ST_fsm_state266 : begin
            ap_NS_fsm = ap_ST_fsm_state267;
        end
        ap_ST_fsm_state267 : begin
            if (((1'b0 == ap_block_state267_on_subcall_done) & (1'b1 == ap_CS_fsm_state267))) begin
                ap_NS_fsm = ap_ST_fsm_state268;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state267;
            end
        end
        ap_ST_fsm_state268 : begin
            ap_NS_fsm = ap_ST_fsm_state269;
        end
        ap_ST_fsm_state269 : begin
            ap_NS_fsm = ap_ST_fsm_state270;
        end
        ap_ST_fsm_state270 : begin
            ap_NS_fsm = ap_ST_fsm_state271;
        end
        ap_ST_fsm_state271 : begin
            ap_NS_fsm = ap_ST_fsm_state272;
        end
        ap_ST_fsm_state272 : begin
            if (((grp_fft32_Pipeline_output_loop_fu_1734_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state272))) begin
                ap_NS_fsm = ap_ST_fsm_state273;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state272;
            end
        end
        ap_ST_fsm_state273 : begin
            if (((regslice_both_out_stream_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state273))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state273;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_imag_10_fu_4473_p2 = (ci0_2_reg_11730 + ai0_3_reg_11760);

assign a_imag_11_fu_5050_p2 = (ci0_3_reg_12051 + ai0_4_reg_12075);

assign a_imag_12_fu_5627_p2 = (ci0_4_reg_12366 + ai0_5_reg_12390);

assign a_imag_13_fu_6620_p2 = (ci0_5_reg_12675 + ai0_6_reg_12698);

assign a_imag_14_fu_7280_p2 = (ci0_6_reg_12977 + ai0_7_reg_13005);

assign a_imag_8_fu_3311_p2 = (ci0_reg_11118 + ai0_1_reg_11136);

assign a_imag_9_fu_4312_p2 = (ci0_1_reg_11421 + ai0_2_reg_11445);

assign a_imag_fu_7317_p2 = (ci0_7_reg_13208 + ai0_fu_7296_p2);

assign a_real_10_fu_4461_p2 = (cr0_2_reg_11725 + ar0_2_reg_11714);

assign a_real_11_fu_5038_p2 = (cr0_3_reg_12046 + ar0_3_reg_12035);

assign a_real_12_fu_5615_p2 = (cr0_4_reg_12361 + ar0_4_reg_12350);

assign a_real_13_fu_6192_p2 = (cr0_5_reg_12670 + ar0_5_reg_12659);

assign a_real_14_fu_6769_p2 = (cr0_6_reg_12972 + ar0_6_reg_12961);

assign a_real_8_fu_3307_p2 = (cr0_reg_11113 + ar0_reg_11102);

assign a_real_9_fu_3884_p2 = (cr0_1_reg_11416 + ar0_1_reg_11405);

assign a_real_fu_7312_p2 = (cr0_7_fu_7304_p2 + ar0_7_reg_13202);

assign add_ln118_1_fu_3296_p2 = (k_1_fu_954 + 3'd1);

assign add_ln118_2_fu_3869_p2 = (k_2_fu_982 + 3'd1);

assign add_ln118_3_fu_4446_p2 = (k_3_fu_1010 + 3'd1);

assign add_ln118_4_fu_5023_p2 = (k_4_fu_1038 + 3'd1);

assign add_ln118_5_fu_5600_p2 = (k_5_fu_1066 + 3'd1);

assign add_ln118_6_fu_6177_p2 = (k_6_fu_1094 + 3'd1);

assign add_ln118_7_fu_6754_p2 = (k_7_fu_1122 + 3'd1);

assign add_ln118_fu_2747_p2 = (k_fu_158 + 3'd1);

assign add_ln120_1_fu_3475_p2 = ($signed(sub_ln120_4_fu_3463_p2) + $signed(12'd4084));

assign add_ln120_2_fu_4049_p2 = ($signed(sub_ln120_7_fu_4037_p2) + $signed(12'd4084));

assign add_ln120_3_fu_4642_p2 = ($signed(sub_ln120_10_fu_4630_p2) + $signed(12'd4084));

assign add_ln120_4_fu_5219_p2 = ($signed(sub_ln120_13_fu_5207_p2) + $signed(12'd4084));

assign add_ln120_5_fu_5796_p2 = ($signed(sub_ln120_16_fu_5784_p2) + $signed(12'd4084));

assign add_ln120_6_fu_6365_p2 = ($signed(sub_ln120_19_fu_6353_p2) + $signed(12'd4084));

assign add_ln120_7_fu_6937_p2 = ($signed(sub_ln120_22_fu_6925_p2) + $signed(12'd4084));

assign add_ln120_fu_2914_p2 = ($signed(sub_ln120_1_fu_2902_p2) + $signed(12'd4084));

assign add_ln35_7_fu_7268_p2 = (ci1_7_fu_7262_p2 + ar1_7_fu_7251_p2);

assign add_ln37_7_fu_7338_p2 = (cr1_7_fu_7308_p2 + ai1_fu_7300_p2);

assign ai0_1_fu_3257_p2 = (bi_fu_3178_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_out);

assign ai0_2_fu_3830_p2 = (bi_1_fu_3747_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_4_out);

assign ai0_3_fu_4412_p2 = (bi_2_fu_4325_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_8_out);

assign ai0_4_fu_4989_p2 = (bi_3_fu_4906_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_12_out);

assign ai0_5_fu_5566_p2 = (bi_4_fu_5483_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_16_out);

assign ai0_6_fu_6143_p2 = (bi_5_fu_6060_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_20_out);

assign ai0_7_fu_6720_p2 = (bi_6_fu_6633_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_24_out);

assign ai0_fu_7296_p2 = (bi_7_reg_13184 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_28_out);

assign ai1_1_fu_3262_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_out - bi_fu_3178_p4);

assign ai1_2_fu_3835_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_4_out - bi_1_fu_3747_p4);

assign ai1_3_fu_4417_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_8_out - bi_2_fu_4325_p4);

assign ai1_4_fu_4994_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_12_out - bi_3_fu_4906_p4);

assign ai1_5_fu_5571_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_16_out - bi_4_fu_5483_p4);

assign ai1_6_fu_6148_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_20_out - bi_5_fu_6060_p4);

assign ai1_7_fu_6725_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_24_out - bi_6_fu_6633_p4);

assign ai1_fu_7300_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_28_out - bi_7_reg_13184);

assign and_ln120_10_fu_5914_p2 = (xor_ln120_10_fu_5909_p2 & icmp_ln120_27_reg_12637);

assign and_ln120_11_fu_5936_p2 = (xor_ln120_11_fu_5930_p2 & icmp_ln120_26_reg_12626);

assign and_ln120_12_fu_6483_p2 = (xor_ln120_12_fu_6478_p2 & icmp_ln120_32_reg_12934);

assign and_ln120_13_fu_6505_p2 = (xor_ln120_13_fu_6499_p2 & icmp_ln120_31_reg_12923);

assign and_ln120_14_fu_7055_p2 = (xor_ln120_14_fu_7050_p2 & icmp_ln120_37_reg_13162);

assign and_ln120_15_fu_7077_p2 = (xor_ln120_15_fu_7071_p2 & icmp_ln120_36_reg_13151);

assign and_ln120_1_fu_3054_p2 = (xor_ln120_1_fu_3048_p2 & icmp_ln120_1_reg_11069);

assign and_ln120_2_fu_3593_p2 = (xor_ln120_2_fu_3588_p2 & icmp_ln120_7_reg_11371);

assign and_ln120_3_fu_3615_p2 = (xor_ln120_3_fu_3609_p2 & icmp_ln120_6_reg_11360);

assign and_ln120_4_fu_4167_p2 = (xor_ln120_4_fu_4162_p2 & icmp_ln120_12_reg_11674);

assign and_ln120_5_fu_4189_p2 = (xor_ln120_5_fu_4183_p2 & icmp_ln120_11_reg_11663);

assign and_ln120_6_fu_4760_p2 = (xor_ln120_6_fu_4755_p2 & icmp_ln120_17_reg_12013);

assign and_ln120_7_fu_4782_p2 = (xor_ln120_7_fu_4776_p2 & icmp_ln120_16_reg_12002);

assign and_ln120_8_fu_5337_p2 = (xor_ln120_8_fu_5332_p2 & icmp_ln120_22_reg_12328);

assign and_ln120_9_fu_5359_p2 = (xor_ln120_9_fu_5353_p2 & icmp_ln120_21_reg_12317);

assign and_ln120_fu_3032_p2 = (xor_ln120_fu_3027_p2 & icmp_ln120_2_reg_11080);

assign angle_10_fu_3538_p1 = ashr_ln120_1_fu_3533_p2[15:0];

assign angle_11_fu_3542_p3 = bitcast_ln724_1_reg_11343[32'd63];

assign angle_12_fu_3557_p3 = ((icmp_ln120_8_fu_3524_p2[0:0] == 1'b1) ? angle_10_fu_3538_p1 : select_ln120_14_fu_3549_p3);

assign angle_14_fu_3574_p3 = ((icmp_ln120_9_reg_11383[0:0] == 1'b1) ? shl_ln120_1_fu_3569_p2 : 16'd0);

assign angle_15_fu_3581_p3 = ((icmp_ln120_5_reg_11353[0:0] == 1'b1) ? 16'd0 : angle_14_fu_3574_p3);

assign angle_16_fu_3598_p3 = ((and_ln120_2_fu_3593_p2[0:0] == 1'b1) ? angle_9_reg_11377 : angle_15_fu_3581_p3);

assign angle_17_fu_3620_p3 = ((and_ln120_3_fu_3615_p2[0:0] == 1'b1) ? angle_12_fu_3557_p3 : angle_16_fu_3598_p3);

assign angle_18_fu_4075_p1 = select_ln120_8_fu_4023_p3[15:0];

assign angle_19_fu_4112_p1 = ashr_ln120_2_fu_4107_p2[15:0];

assign angle_1_fu_2977_p1 = ashr_ln120_fu_2972_p2[15:0];

assign angle_20_fu_4116_p3 = bitcast_ln724_2_reg_11646[32'd63];

assign angle_21_fu_4131_p3 = ((icmp_ln120_13_fu_4098_p2[0:0] == 1'b1) ? angle_19_fu_4112_p1 : select_ln120_26_fu_4123_p3);

assign angle_23_fu_4148_p3 = ((icmp_ln120_14_reg_11686[0:0] == 1'b1) ? shl_ln120_2_fu_4143_p2 : 16'd0);

assign angle_24_fu_4155_p3 = ((icmp_ln120_10_reg_11656[0:0] == 1'b1) ? 16'd0 : angle_23_fu_4148_p3);

assign angle_25_fu_4172_p3 = ((and_ln120_4_fu_4167_p2[0:0] == 1'b1) ? angle_18_reg_11680 : angle_24_fu_4155_p3);

assign angle_26_fu_4194_p3 = ((and_ln120_5_fu_4189_p2[0:0] == 1'b1) ? angle_21_fu_4131_p3 : angle_25_fu_4172_p3);

assign angle_27_fu_4668_p1 = select_ln120_12_fu_4616_p3[15:0];

assign angle_28_fu_4705_p1 = ashr_ln120_3_fu_4700_p2[15:0];

assign angle_29_fu_4709_p3 = bitcast_ln724_3_reg_11985[32'd63];

assign angle_2_fu_2981_p3 = bitcast_ln724_reg_11052[32'd63];

assign angle_30_fu_4724_p3 = ((icmp_ln120_18_fu_4691_p2[0:0] == 1'b1) ? angle_28_fu_4705_p1 : select_ln120_34_fu_4716_p3);

assign angle_32_fu_4741_p3 = ((icmp_ln120_19_reg_12025[0:0] == 1'b1) ? shl_ln120_3_fu_4736_p2 : 16'd0);

assign angle_33_fu_4748_p3 = ((icmp_ln120_15_reg_11995[0:0] == 1'b1) ? 16'd0 : angle_32_fu_4741_p3);

assign angle_34_fu_4765_p3 = ((and_ln120_6_fu_4760_p2[0:0] == 1'b1) ? angle_27_reg_12019 : angle_33_fu_4748_p3);

assign angle_35_fu_4787_p3 = ((and_ln120_7_fu_4782_p2[0:0] == 1'b1) ? angle_30_fu_4724_p3 : angle_34_fu_4765_p3);

assign angle_36_fu_5245_p1 = select_ln120_16_fu_5193_p3[15:0];

assign angle_37_fu_5282_p1 = ashr_ln120_4_fu_5277_p2[15:0];

assign angle_38_fu_5286_p3 = bitcast_ln724_4_reg_12300[32'd63];

assign angle_39_fu_5301_p3 = ((icmp_ln120_23_fu_5268_p2[0:0] == 1'b1) ? angle_37_fu_5282_p1 : select_ln120_40_fu_5293_p3);

assign angle_3_fu_2996_p3 = ((icmp_ln120_3_fu_2963_p2[0:0] == 1'b1) ? angle_1_fu_2977_p1 : select_ln120_2_fu_2988_p3);

assign angle_41_fu_5318_p3 = ((icmp_ln120_24_reg_12340[0:0] == 1'b1) ? shl_ln120_4_fu_5313_p2 : 16'd0);

assign angle_42_fu_5325_p3 = ((icmp_ln120_20_reg_12310[0:0] == 1'b1) ? 16'd0 : angle_41_fu_5318_p3);

assign angle_43_fu_5342_p3 = ((and_ln120_8_fu_5337_p2[0:0] == 1'b1) ? angle_36_reg_12334 : angle_42_fu_5325_p3);

assign angle_44_fu_5364_p3 = ((and_ln120_9_fu_5359_p2[0:0] == 1'b1) ? angle_39_fu_5301_p3 : angle_43_fu_5342_p3);

assign angle_45_fu_5822_p1 = select_ln120_20_fu_5770_p3[15:0];

assign angle_46_fu_5859_p1 = ashr_ln120_5_fu_5854_p2[15:0];

assign angle_47_fu_5863_p3 = bitcast_ln724_5_reg_12609[32'd63];

assign angle_48_fu_5878_p3 = ((icmp_ln120_28_fu_5845_p2[0:0] == 1'b1) ? angle_46_fu_5859_p1 : select_ln120_46_fu_5870_p3);

assign angle_50_fu_5895_p3 = ((icmp_ln120_29_reg_12649[0:0] == 1'b1) ? shl_ln120_5_fu_5890_p2 : 16'd0);

assign angle_51_fu_5902_p3 = ((icmp_ln120_25_reg_12619[0:0] == 1'b1) ? 16'd0 : angle_50_fu_5895_p3);

assign angle_52_fu_5919_p3 = ((and_ln120_10_fu_5914_p2[0:0] == 1'b1) ? angle_45_reg_12643 : angle_51_fu_5902_p3);

assign angle_53_fu_5941_p3 = ((and_ln120_11_fu_5936_p2[0:0] == 1'b1) ? angle_48_fu_5878_p3 : angle_52_fu_5919_p3);

assign angle_54_fu_6391_p1 = select_ln120_24_fu_6339_p3[15:0];

assign angle_55_fu_6428_p1 = ashr_ln120_6_fu_6423_p2[15:0];

assign angle_56_fu_6432_p3 = bitcast_ln724_6_reg_12906[32'd63];

assign angle_57_fu_6447_p3 = ((icmp_ln120_33_fu_6414_p2[0:0] == 1'b1) ? angle_55_fu_6428_p1 : select_ln120_52_fu_6439_p3);

assign angle_59_fu_6464_p3 = ((icmp_ln120_34_reg_12946[0:0] == 1'b1) ? shl_ln120_6_fu_6459_p2 : 16'd0);

assign angle_5_fu_3013_p3 = ((icmp_ln120_4_reg_11092[0:0] == 1'b1) ? shl_ln120_fu_3008_p2 : 16'd0);

assign angle_60_fu_6471_p3 = ((icmp_ln120_30_reg_12916[0:0] == 1'b1) ? 16'd0 : angle_59_fu_6464_p3);

assign angle_61_fu_6488_p3 = ((and_ln120_12_fu_6483_p2[0:0] == 1'b1) ? angle_54_reg_12940 : angle_60_fu_6471_p3);

assign angle_62_fu_6510_p3 = ((and_ln120_13_fu_6505_p2[0:0] == 1'b1) ? angle_57_fu_6447_p3 : angle_61_fu_6488_p3);

assign angle_63_fu_6963_p1 = select_ln120_28_fu_6911_p3[15:0];

assign angle_64_fu_7000_p1 = ashr_ln120_7_fu_6995_p2[15:0];

assign angle_65_fu_7004_p3 = bitcast_ln724_7_reg_13134[32'd63];

assign angle_66_fu_7019_p3 = ((icmp_ln120_38_fu_6986_p2[0:0] == 1'b1) ? angle_64_fu_7000_p1 : select_ln120_58_fu_7011_p3);

assign angle_68_fu_7036_p3 = ((icmp_ln120_39_reg_13174[0:0] == 1'b1) ? shl_ln120_7_fu_7031_p2 : 16'd0);

assign angle_69_fu_7043_p3 = ((icmp_ln120_35_reg_13144[0:0] == 1'b1) ? 16'd0 : angle_68_fu_7036_p3);

assign angle_6_fu_3020_p3 = ((icmp_ln120_reg_11062[0:0] == 1'b1) ? 16'd0 : angle_5_fu_3013_p3);

assign angle_70_fu_7060_p3 = ((and_ln120_14_fu_7055_p2[0:0] == 1'b1) ? angle_63_reg_13168 : angle_69_fu_7043_p3);

assign angle_71_fu_7082_p3 = ((and_ln120_15_fu_7077_p2[0:0] == 1'b1) ? angle_66_fu_7019_p3 : angle_70_fu_7060_p3);

assign angle_7_fu_3037_p3 = ((and_ln120_fu_3032_p2[0:0] == 1'b1) ? angle_reg_11086 : angle_6_fu_3020_p3);

assign angle_8_fu_3059_p3 = ((and_ln120_1_fu_3054_p2[0:0] == 1'b1) ? angle_3_fu_2996_p3 : angle_7_fu_3037_p3);

assign angle_9_fu_3501_p1 = select_ln120_4_fu_3449_p3[15:0];

assign angle_fu_2940_p1 = select_ln120_fu_2888_p3[15:0];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state110 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd115];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd116];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state127 = ap_CS_fsm[32'd126];

assign ap_CS_fsm_state128 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state157 = ap_CS_fsm[32'd156];

assign ap_CS_fsm_state158 = ap_CS_fsm[32'd157];

assign ap_CS_fsm_state159 = ap_CS_fsm[32'd158];

assign ap_CS_fsm_state160 = ap_CS_fsm[32'd159];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd160];

assign ap_CS_fsm_state162 = ap_CS_fsm[32'd161];

assign ap_CS_fsm_state163 = ap_CS_fsm[32'd162];

assign ap_CS_fsm_state164 = ap_CS_fsm[32'd163];

assign ap_CS_fsm_state165 = ap_CS_fsm[32'd164];

assign ap_CS_fsm_state170 = ap_CS_fsm[32'd169];

assign ap_CS_fsm_state171 = ap_CS_fsm[32'd170];

assign ap_CS_fsm_state177 = ap_CS_fsm[32'd176];

assign ap_CS_fsm_state178 = ap_CS_fsm[32'd177];

assign ap_CS_fsm_state184 = ap_CS_fsm[32'd183];

assign ap_CS_fsm_state185 = ap_CS_fsm[32'd184];

assign ap_CS_fsm_state191 = ap_CS_fsm[32'd190];

assign ap_CS_fsm_state192 = ap_CS_fsm[32'd191];

assign ap_CS_fsm_state193 = ap_CS_fsm[32'd192];

assign ap_CS_fsm_state194 = ap_CS_fsm[32'd193];

assign ap_CS_fsm_state195 = ap_CS_fsm[32'd194];

assign ap_CS_fsm_state196 = ap_CS_fsm[32'd195];

assign ap_CS_fsm_state197 = ap_CS_fsm[32'd196];

assign ap_CS_fsm_state198 = ap_CS_fsm[32'd197];

assign ap_CS_fsm_state199 = ap_CS_fsm[32'd198];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state204 = ap_CS_fsm[32'd203];

assign ap_CS_fsm_state205 = ap_CS_fsm[32'd204];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state211 = ap_CS_fsm[32'd210];

assign ap_CS_fsm_state212 = ap_CS_fsm[32'd211];

assign ap_CS_fsm_state218 = ap_CS_fsm[32'd217];

assign ap_CS_fsm_state219 = ap_CS_fsm[32'd218];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state225 = ap_CS_fsm[32'd224];

assign ap_CS_fsm_state226 = ap_CS_fsm[32'd225];

assign ap_CS_fsm_state227 = ap_CS_fsm[32'd226];

assign ap_CS_fsm_state228 = ap_CS_fsm[32'd227];

assign ap_CS_fsm_state229 = ap_CS_fsm[32'd228];

assign ap_CS_fsm_state230 = ap_CS_fsm[32'd229];

assign ap_CS_fsm_state231 = ap_CS_fsm[32'd230];

assign ap_CS_fsm_state232 = ap_CS_fsm[32'd231];

assign ap_CS_fsm_state233 = ap_CS_fsm[32'd232];

assign ap_CS_fsm_state238 = ap_CS_fsm[32'd237];

assign ap_CS_fsm_state239 = ap_CS_fsm[32'd238];

assign ap_CS_fsm_state245 = ap_CS_fsm[32'd244];

assign ap_CS_fsm_state246 = ap_CS_fsm[32'd245];

assign ap_CS_fsm_state252 = ap_CS_fsm[32'd251];

assign ap_CS_fsm_state253 = ap_CS_fsm[32'd252];

assign ap_CS_fsm_state259 = ap_CS_fsm[32'd258];

assign ap_CS_fsm_state260 = ap_CS_fsm[32'd259];

assign ap_CS_fsm_state261 = ap_CS_fsm[32'd260];

assign ap_CS_fsm_state262 = ap_CS_fsm[32'd261];

assign ap_CS_fsm_state263 = ap_CS_fsm[32'd262];

assign ap_CS_fsm_state265 = ap_CS_fsm[32'd264];

assign ap_CS_fsm_state266 = ap_CS_fsm[32'd265];

assign ap_CS_fsm_state267 = ap_CS_fsm[32'd266];

assign ap_CS_fsm_state268 = ap_CS_fsm[32'd267];

assign ap_CS_fsm_state269 = ap_CS_fsm[32'd268];

assign ap_CS_fsm_state270 = ap_CS_fsm[32'd269];

assign ap_CS_fsm_state271 = ap_CS_fsm[32'd270];

assign ap_CS_fsm_state272 = ap_CS_fsm[32'd271];

assign ap_CS_fsm_state273 = ap_CS_fsm[32'd272];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state267_on_subcall_done = ((grp_generic_sincos_16_4_s_fu_1630_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1622_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1614_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1606_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1598_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1590_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1582_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1574_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1566_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1558_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1550_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1542_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1534_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1526_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1518_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1510_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_fft32_Pipeline_4_fu_1220_ap_done == 1'b0) | (grp_fft32_Pipeline_input_loop_fu_1150_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ar0_1_fu_3792_p2 = (br_1_fu_3738_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_4_out);

assign ar0_2_fu_4370_p2 = (br_2_fu_4316_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_8_out);

assign ar0_3_fu_4951_p2 = (br_3_fu_4897_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_12_out);

assign ar0_4_fu_5528_p2 = (br_4_fu_5474_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_16_out);

assign ar0_5_fu_6105_p2 = (br_5_fu_6051_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_20_out);

assign ar0_6_fu_6678_p2 = (br_6_fu_6624_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_24_out);

assign ar0_7_fu_7246_p2 = (br_7_fu_7192_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_28_out);

assign ar0_fu_3223_p2 = (br_fu_3169_p4 + grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_out);

assign ar1_1_fu_3797_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_4_out - br_1_fu_3738_p4);

assign ar1_2_fu_4375_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_8_out - br_2_fu_4316_p4);

assign ar1_3_fu_4956_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_12_out - br_3_fu_4897_p4);

assign ar1_4_fu_5533_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_16_out - br_4_fu_5474_p4);

assign ar1_5_fu_6110_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_20_out - br_5_fu_6051_p4);

assign ar1_6_fu_6683_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_24_out - br_6_fu_6624_p4);

assign ar1_7_fu_7251_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_28_out - br_7_fu_7192_p4);

assign ar1_fu_3228_p2 = (grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_out - br_fu_3169_p4);

assign ashr_ln120_1_fu_3533_p2 = $signed(select_ln120_4_reg_11348) >>> zext_ln120_8_fu_3529_p1;

assign ashr_ln120_2_fu_4107_p2 = $signed(select_ln120_8_reg_11651) >>> zext_ln120_13_fu_4103_p1;

assign ashr_ln120_3_fu_4700_p2 = $signed(select_ln120_12_reg_11990) >>> zext_ln120_17_fu_4696_p1;

assign ashr_ln120_4_fu_5277_p2 = $signed(select_ln120_16_reg_12305) >>> zext_ln120_22_fu_5273_p1;

assign ashr_ln120_5_fu_5854_p2 = $signed(select_ln120_20_reg_12614) >>> zext_ln120_25_fu_5850_p1;

assign ashr_ln120_6_fu_6423_p2 = $signed(select_ln120_24_reg_12911) >>> zext_ln120_28_fu_6419_p1;

assign ashr_ln120_7_fu_6995_p2 = $signed(select_ln120_28_reg_13139) >>> zext_ln120_31_fu_6991_p1;

assign ashr_ln120_fu_2972_p2 = $signed(select_ln120_reg_11057) >>> zext_ln120_4_fu_2968_p1;

assign bi_1_fu_3747_p4 = {{grp_fu_8520_p3[27:12]}};

assign bi_2_fu_4325_p4 = {{grp_fu_8568_p3[27:12]}};

assign bi_3_fu_4906_p4 = {{grp_fu_8616_p3[27:12]}};

assign bi_4_fu_5483_p4 = {{grp_fu_8664_p3[27:12]}};

assign bi_5_fu_6060_p4 = {{grp_fu_8712_p3[27:12]}};

assign bi_6_fu_6633_p4 = {{grp_fu_8760_p3[27:12]}};

assign bi_fu_3178_p4 = {{grp_fu_8472_p3[27:12]}};

assign bitcast_ln724_1_fu_3397_p1 = reg_2015;

assign bitcast_ln724_2_fu_3971_p1 = reg_2015;

assign bitcast_ln724_3_fu_4564_p1 = reg_2015;

assign bitcast_ln724_4_fu_5141_p1 = reg_2015;

assign bitcast_ln724_5_fu_5718_p1 = reg_2015;

assign bitcast_ln724_6_fu_6287_p1 = reg_2015;

assign bitcast_ln724_7_fu_6859_p1 = reg_2015;

assign bitcast_ln724_fu_2836_p1 = reg_2015;

assign br_1_fu_3738_p4 = {{grp_fu_8512_p3[27:12]}};

assign br_2_fu_4316_p4 = {{grp_fu_8560_p3[27:12]}};

assign br_3_fu_4897_p4 = {{grp_fu_8608_p3[27:12]}};

assign br_4_fu_5474_p4 = {{grp_fu_8656_p3[27:12]}};

assign br_5_fu_6051_p4 = {{grp_fu_8704_p3[27:12]}};

assign br_6_fu_6624_p4 = {{grp_fu_8752_p3[27:12]}};

assign br_7_fu_7192_p4 = {{grp_fu_8800_p3[27:12]}};

assign br_fu_3169_p4 = {{grp_fu_8464_p3[27:12]}};

assign ci0_1_fu_3808_p2 = (di_1_fu_3783_p4 + ci_1_fu_3765_p4);

assign ci0_2_fu_4386_p2 = (di_2_fu_4361_p4 + ci_2_fu_4343_p4);

assign ci0_3_fu_4967_p2 = (di_3_fu_4942_p4 + ci_3_fu_4924_p4);

assign ci0_4_fu_5544_p2 = (di_4_fu_5519_p4 + ci_4_fu_5501_p4);

assign ci0_5_fu_6121_p2 = (di_5_fu_6096_p4 + ci_5_fu_6078_p4);

assign ci0_6_fu_6694_p2 = (di_6_fu_6669_p4 + ci_6_fu_6651_p4);

assign ci0_7_fu_7256_p2 = (di_7_fu_7237_p4 + ci_7_fu_7219_p4);

assign ci0_fu_3239_p2 = (di_fu_3214_p4 + ci_fu_3196_p4);

assign ci1_1_fu_3820_p2 = (ci_1_fu_3765_p4 - di_1_fu_3783_p4);

assign ci1_2_fu_4398_p2 = (ci_2_fu_4343_p4 - di_2_fu_4361_p4);

assign ci1_3_fu_4979_p2 = (ci_3_fu_4924_p4 - di_3_fu_4942_p4);

assign ci1_4_fu_5556_p2 = (ci_4_fu_5501_p4 - di_4_fu_5519_p4);

assign ci1_5_fu_6133_p2 = (ci_5_fu_6078_p4 - di_5_fu_6096_p4);

assign ci1_6_fu_6706_p2 = (ci_6_fu_6651_p4 - di_6_fu_6669_p4);

assign ci1_7_fu_7262_p2 = (ci_7_fu_7219_p4 - di_7_fu_7237_p4);

assign ci1_fu_3251_p2 = (ci_fu_3196_p4 - di_fu_3214_p4);

assign ci_1_fu_3765_p4 = {{grp_fu_8536_p3[27:12]}};

assign ci_2_fu_4343_p4 = {{grp_fu_8584_p3[27:12]}};

assign ci_3_fu_4924_p4 = {{grp_fu_8632_p3[27:12]}};

assign ci_4_fu_5501_p4 = {{grp_fu_8680_p3[27:12]}};

assign ci_5_fu_6078_p4 = {{grp_fu_8728_p3[27:12]}};

assign ci_6_fu_6651_p4 = {{grp_fu_8776_p3[27:12]}};

assign ci_7_fu_7219_p4 = {{grp_fu_8824_p3[27:12]}};

assign ci_fu_3196_p4 = {{grp_fu_8488_p3[27:12]}};

assign cr0_1_fu_3802_p2 = (dr_1_fu_3774_p4 + cr_1_fu_3756_p4);

assign cr0_2_fu_4380_p2 = (dr_2_fu_4352_p4 + cr_2_fu_4334_p4);

assign cr0_3_fu_4961_p2 = (dr_3_fu_4933_p4 + cr_3_fu_4915_p4);

assign cr0_4_fu_5538_p2 = (dr_4_fu_5510_p4 + cr_4_fu_5492_p4);

assign cr0_5_fu_6115_p2 = (dr_5_fu_6087_p4 + cr_5_fu_6069_p4);

assign cr0_6_fu_6688_p2 = (dr_6_fu_6660_p4 + cr_6_fu_6642_p4);

assign cr0_7_fu_7304_p2 = (dr_7_reg_13196 + cr_7_reg_13190);

assign cr0_fu_3233_p2 = (dr_fu_3205_p4 + cr_fu_3187_p4);

assign cr1_1_fu_3814_p2 = (cr_1_fu_3756_p4 - dr_1_fu_3774_p4);

assign cr1_2_fu_4392_p2 = (cr_2_fu_4334_p4 - dr_2_fu_4352_p4);

assign cr1_3_fu_4973_p2 = (cr_3_fu_4915_p4 - dr_3_fu_4933_p4);

assign cr1_4_fu_5550_p2 = (cr_4_fu_5492_p4 - dr_4_fu_5510_p4);

assign cr1_5_fu_6127_p2 = (cr_5_fu_6069_p4 - dr_5_fu_6087_p4);

assign cr1_6_fu_6700_p2 = (cr_6_fu_6642_p4 - dr_6_fu_6660_p4);

assign cr1_7_fu_7308_p2 = (cr_7_reg_13190 - dr_7_reg_13196);

assign cr1_fu_3245_p2 = (cr_fu_3187_p4 - dr_fu_3205_p4);

assign cr_1_fu_3756_p4 = {{grp_fu_8528_p3[27:12]}};

assign cr_2_fu_4334_p4 = {{grp_fu_8576_p3[27:12]}};

assign cr_3_fu_4915_p4 = {{grp_fu_8624_p3[27:12]}};

assign cr_4_fu_5492_p4 = {{grp_fu_8672_p3[27:12]}};

assign cr_5_fu_6069_p4 = {{grp_fu_8720_p3[27:12]}};

assign cr_6_fu_6642_p4 = {{grp_fu_8768_p3[27:12]}};

assign cr_fu_3187_p4 = {{grp_fu_8480_p3[27:12]}};

assign di_1_fu_3783_p4 = {{grp_fu_8552_p3[27:12]}};

assign di_2_fu_4361_p4 = {{grp_fu_8600_p3[27:12]}};

assign di_3_fu_4942_p4 = {{grp_fu_8648_p3[27:12]}};

assign di_4_fu_5519_p4 = {{grp_fu_8696_p3[27:12]}};

assign di_5_fu_6096_p4 = {{grp_fu_8744_p3[27:12]}};

assign di_6_fu_6669_p4 = {{grp_fu_8792_p3[27:12]}};

assign di_7_fu_7237_p4 = {{grp_fu_8840_p3[27:12]}};

assign di_fu_3214_p4 = {{grp_fu_8504_p3[27:12]}};

assign dr_1_fu_3774_p4 = {{grp_fu_8544_p3[27:12]}};

assign dr_2_fu_4352_p4 = {{grp_fu_8592_p3[27:12]}};

assign dr_3_fu_4933_p4 = {{grp_fu_8640_p3[27:12]}};

assign dr_4_fu_5510_p4 = {{grp_fu_8688_p3[27:12]}};

assign dr_5_fu_6087_p4 = {{grp_fu_8736_p3[27:12]}};

assign dr_6_fu_6660_p4 = {{grp_fu_8784_p3[27:12]}};

assign dr_fu_3205_p4 = {{grp_fu_8496_p3[27:12]}};

assign grp_fft32_Pipeline_10_fu_1702_ap_start = grp_fft32_Pipeline_10_fu_1702_ap_start_reg;

assign grp_fft32_Pipeline_11_fu_1718_ap_start = grp_fft32_Pipeline_11_fu_1718_ap_start_reg;

assign grp_fft32_Pipeline_4_fu_1220_ap_start = grp_fft32_Pipeline_4_fu_1220_ap_start_reg;

assign grp_fft32_Pipeline_5_fu_1494_ap_start = grp_fft32_Pipeline_5_fu_1494_ap_start_reg;

assign grp_fft32_Pipeline_6_fu_1638_ap_start = grp_fft32_Pipeline_6_fu_1638_ap_start_reg;

assign grp_fft32_Pipeline_7_fu_1654_ap_start = grp_fft32_Pipeline_7_fu_1654_ap_start_reg;

assign grp_fft32_Pipeline_8_fu_1670_ap_start = grp_fft32_Pipeline_8_fu_1670_ap_start_reg;

assign grp_fft32_Pipeline_9_fu_1686_ap_start = grp_fft32_Pipeline_9_fu_1686_ap_start_reg;

assign grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start = grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230_ap_start_reg;

assign grp_fft32_Pipeline_input_loop_fu_1150_ap_start = grp_fft32_Pipeline_input_loop_fu_1150_ap_start_reg;

assign grp_fft32_Pipeline_output_loop_fu_1734_ap_start = grp_fft32_Pipeline_output_loop_fu_1734_ap_start_reg;

assign grp_fft32_Pipeline_output_loop_fu_1734_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state272);

assign grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start = grp_fft32_Pipeline_stage1_loop_fu_1362_ap_start_reg;

assign grp_fu_8464_p0 = sext_ln10_2_fu_2765_p1;

assign grp_fu_8464_p1 = sext_ln10_3_fu_2769_p1;

assign grp_fu_8472_p0 = sext_ln10_fu_2758_p1;

assign grp_fu_8472_p1 = sext_ln10_3_fu_2769_p1;

assign grp_fu_8480_p0 = sext_ln10_6_fu_2791_p1;

assign grp_fu_8480_p1 = sext_ln10_7_fu_2795_p1;

assign grp_fu_8488_p0 = sext_ln10_4_fu_2784_p1;

assign grp_fu_8488_p1 = sext_ln10_7_fu_2795_p1;

assign grp_fu_8496_p0 = sext_ln10_10_fu_2817_p1;

assign grp_fu_8496_p1 = sext_ln10_11_fu_2821_p1;

assign grp_fu_8504_p0 = sext_ln10_8_fu_2810_p1;

assign grp_fu_8504_p1 = sext_ln10_11_fu_2821_p1;

assign grp_fu_8512_p0 = sext_ln10_14_fu_3322_p1;

assign grp_fu_8512_p1 = sext_ln10_15_fu_3326_p1;

assign grp_fu_8520_p0 = sext_ln10_12_fu_3315_p1;

assign grp_fu_8520_p1 = sext_ln10_15_fu_3326_p1;

assign grp_fu_8528_p0 = sext_ln10_18_fu_3348_p1;

assign grp_fu_8528_p1 = sext_ln10_19_fu_3352_p1;

assign grp_fu_8536_p0 = sext_ln10_16_fu_3341_p1;

assign grp_fu_8536_p1 = sext_ln10_19_fu_3352_p1;

assign grp_fu_8544_p0 = sext_ln10_22_fu_3374_p1;

assign grp_fu_8544_p1 = sext_ln10_23_fu_3378_p1;

assign grp_fu_8552_p0 = sext_ln10_20_fu_3367_p1;

assign grp_fu_8552_p1 = sext_ln10_23_fu_3378_p1;

assign grp_fu_8560_p0 = sext_ln10_26_fu_3895_p1;

assign grp_fu_8560_p1 = sext_ln10_27_fu_3899_p1;

assign grp_fu_8568_p0 = sext_ln10_24_fu_3888_p1;

assign grp_fu_8568_p1 = sext_ln10_27_fu_3899_p1;

assign grp_fu_8576_p0 = sext_ln10_30_fu_3921_p1;

assign grp_fu_8576_p1 = sext_ln10_31_fu_3925_p1;

assign grp_fu_8584_p0 = sext_ln10_28_fu_3914_p1;

assign grp_fu_8584_p1 = sext_ln10_31_fu_3925_p1;

assign grp_fu_8592_p0 = sext_ln10_34_fu_3947_p1;

assign grp_fu_8592_p1 = sext_ln10_35_fu_3951_p1;

assign grp_fu_8600_p0 = sext_ln10_32_fu_3940_p1;

assign grp_fu_8600_p1 = sext_ln10_35_fu_3951_p1;

assign grp_fu_8608_p0 = sext_ln10_38_fu_4484_p1;

assign grp_fu_8608_p1 = sext_ln10_39_fu_4488_p1;

assign grp_fu_8616_p0 = sext_ln10_36_fu_4477_p1;

assign grp_fu_8616_p1 = sext_ln10_39_fu_4488_p1;

assign grp_fu_8624_p0 = sext_ln10_42_fu_4510_p1;

assign grp_fu_8624_p1 = sext_ln10_43_fu_4514_p1;

assign grp_fu_8632_p0 = sext_ln10_40_fu_4503_p1;

assign grp_fu_8632_p1 = sext_ln10_43_fu_4514_p1;

assign grp_fu_8640_p0 = sext_ln10_46_fu_4536_p1;

assign grp_fu_8640_p1 = sext_ln10_47_fu_4540_p1;

assign grp_fu_8648_p0 = sext_ln10_44_fu_4529_p1;

assign grp_fu_8648_p1 = sext_ln10_47_fu_4540_p1;

assign grp_fu_8656_p0 = sext_ln10_50_fu_5061_p1;

assign grp_fu_8656_p1 = sext_ln10_51_fu_5065_p1;

assign grp_fu_8664_p0 = sext_ln10_48_fu_5054_p1;

assign grp_fu_8664_p1 = sext_ln10_51_fu_5065_p1;

assign grp_fu_8672_p0 = sext_ln10_54_fu_5087_p1;

assign grp_fu_8672_p1 = sext_ln10_55_fu_5091_p1;

assign grp_fu_8680_p0 = sext_ln10_52_fu_5080_p1;

assign grp_fu_8680_p1 = sext_ln10_55_fu_5091_p1;

assign grp_fu_8688_p0 = sext_ln10_58_fu_5113_p1;

assign grp_fu_8688_p1 = sext_ln10_59_fu_5117_p1;

assign grp_fu_8696_p0 = sext_ln10_56_fu_5106_p1;

assign grp_fu_8696_p1 = sext_ln10_59_fu_5117_p1;

assign grp_fu_8704_p0 = sext_ln10_62_fu_5638_p1;

assign grp_fu_8704_p1 = sext_ln10_63_fu_5642_p1;

assign grp_fu_8712_p0 = sext_ln10_60_fu_5631_p1;

assign grp_fu_8712_p1 = sext_ln10_63_fu_5642_p1;

assign grp_fu_8720_p0 = sext_ln10_66_fu_5664_p1;

assign grp_fu_8720_p1 = sext_ln10_67_fu_5668_p1;

assign grp_fu_8728_p0 = sext_ln10_64_fu_5657_p1;

assign grp_fu_8728_p1 = sext_ln10_67_fu_5668_p1;

assign grp_fu_8736_p0 = sext_ln10_70_fu_5690_p1;

assign grp_fu_8736_p1 = sext_ln10_71_fu_5694_p1;

assign grp_fu_8744_p0 = sext_ln10_68_fu_5683_p1;

assign grp_fu_8744_p1 = sext_ln10_71_fu_5694_p1;

assign grp_fu_8752_p0 = sext_ln10_74_fu_6211_p1;

assign grp_fu_8752_p1 = sext_ln10_75_fu_6215_p1;

assign grp_fu_8760_p0 = sext_ln10_72_fu_6204_p1;

assign grp_fu_8760_p1 = sext_ln10_75_fu_6215_p1;

assign grp_fu_8768_p0 = sext_ln10_78_fu_6237_p1;

assign grp_fu_8768_p1 = sext_ln10_79_fu_6241_p1;

assign grp_fu_8776_p0 = sext_ln10_76_fu_6230_p1;

assign grp_fu_8776_p1 = sext_ln10_79_fu_6241_p1;

assign grp_fu_8784_p0 = sext_ln10_82_fu_6263_p1;

assign grp_fu_8784_p1 = sext_ln10_83_fu_6267_p1;

assign grp_fu_8792_p0 = sext_ln10_80_fu_6256_p1;

assign grp_fu_8792_p1 = sext_ln10_83_fu_6267_p1;

assign grp_fu_8800_p0 = sext_ln10_86_fu_6788_p1;

assign grp_fu_8800_p1 = sext_ln10_87_fu_6792_p1;

assign grp_fu_8808_p0 = sext_ln10_84_fu_6781_p1;

assign grp_fu_8808_p1 = sext_ln10_87_fu_6792_p1;

assign grp_fu_8816_p0 = sext_ln10_90_fu_6814_p1;

assign grp_fu_8816_p1 = sext_ln10_91_fu_6818_p1;

assign grp_fu_8824_p0 = sext_ln10_88_fu_6807_p1;

assign grp_fu_8824_p1 = sext_ln10_91_fu_6818_p1;

assign grp_fu_8832_p0 = sext_ln10_94_fu_6840_p1;

assign grp_fu_8832_p1 = sext_ln10_95_fu_6844_p1;

assign grp_fu_8840_p0 = sext_ln10_92_fu_6833_p1;

assign grp_fu_8840_p1 = sext_ln10_95_fu_6844_p1;

assign grp_fu_8848_p0 = sext_ln10_98_fu_7348_p1;

assign grp_fu_8856_p0 = sext_ln10_98_fu_7348_p1;

assign grp_fu_8864_p0 = sext_ln10_102_fu_7367_p1;

assign grp_fu_8872_p0 = sext_ln10_102_fu_7367_p1;

assign grp_fu_8880_p0 = sext_ln10_106_fu_7386_p1;

assign grp_fu_8888_p0 = sext_ln10_106_fu_7386_p1;

assign grp_fu_8896_p0 = sext_ln10_110_fu_7405_p1;

assign grp_fu_8904_p0 = sext_ln10_110_fu_7405_p1;

assign grp_fu_8912_p0 = sext_ln10_114_fu_7424_p1;

assign grp_fu_8920_p0 = sext_ln10_114_fu_7424_p1;

assign grp_fu_8928_p0 = sext_ln10_118_fu_7443_p1;

assign grp_fu_8936_p0 = sext_ln10_118_fu_7443_p1;

assign grp_fu_8944_p0 = sext_ln10_122_fu_7462_p1;

assign grp_fu_8952_p0 = sext_ln10_122_fu_7462_p1;

assign grp_fu_8960_p0 = sext_ln10_126_fu_7481_p1;

assign grp_fu_8968_p0 = sext_ln10_126_fu_7481_p1;

assign grp_fu_8976_p0 = sext_ln10_130_fu_7500_p1;

assign grp_fu_8984_p0 = sext_ln10_130_fu_7500_p1;

assign grp_fu_8992_p0 = sext_ln10_134_fu_7520_p1;

assign grp_fu_9000_p0 = sext_ln10_134_fu_7520_p1;

assign grp_fu_9008_p0 = sext_ln10_138_fu_7540_p1;

assign grp_fu_9016_p0 = sext_ln10_138_fu_7540_p1;

assign grp_fu_9024_p0 = sext_ln10_142_fu_7560_p1;

assign grp_fu_9032_p0 = sext_ln10_142_fu_7560_p1;

assign grp_fu_9040_p0 = sext_ln10_146_fu_7580_p1;

assign grp_fu_9048_p0 = sext_ln10_146_fu_7580_p1;

assign grp_fu_9056_p0 = sext_ln10_150_fu_7600_p1;

assign grp_fu_9064_p0 = sext_ln10_150_fu_7600_p1;

assign grp_fu_9072_p0 = sext_ln10_154_fu_7620_p1;

assign grp_fu_9080_p0 = sext_ln10_154_fu_7620_p1;

assign grp_fu_9088_p0 = sext_ln10_158_fu_7640_p1;

assign grp_fu_9096_p0 = sext_ln10_158_fu_7640_p1;

assign grp_generic_sincos_16_4_s_fu_1510_ap_start = grp_generic_sincos_16_4_s_fu_1510_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1518_ap_start = grp_generic_sincos_16_4_s_fu_1518_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1526_ap_start = grp_generic_sincos_16_4_s_fu_1526_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1534_ap_start = grp_generic_sincos_16_4_s_fu_1534_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1542_ap_start = grp_generic_sincos_16_4_s_fu_1542_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1550_ap_start = grp_generic_sincos_16_4_s_fu_1550_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1558_ap_start = grp_generic_sincos_16_4_s_fu_1558_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1566_ap_start = grp_generic_sincos_16_4_s_fu_1566_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1574_ap_start = grp_generic_sincos_16_4_s_fu_1574_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1582_ap_start = grp_generic_sincos_16_4_s_fu_1582_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1590_ap_start = grp_generic_sincos_16_4_s_fu_1590_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1598_ap_start = grp_generic_sincos_16_4_s_fu_1598_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1606_ap_start = grp_generic_sincos_16_4_s_fu_1606_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1614_ap_start = grp_generic_sincos_16_4_s_fu_1614_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1622_ap_start = grp_generic_sincos_16_4_s_fu_1622_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1630_ap_start = grp_generic_sincos_16_4_s_fu_1630_ap_start_reg;

assign icmp_ln118_1_fu_3281_p2 = ((k_1_fu_954 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln118_2_fu_3854_p2 = ((k_2_fu_982 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln118_3_fu_4431_p2 = ((k_3_fu_1010 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln118_4_fu_5008_p2 = ((k_4_fu_1038 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln118_5_fu_5585_p2 = ((k_5_fu_1066 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln118_6_fu_6162_p2 = ((k_6_fu_1094 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln118_7_fu_6739_p2 = ((k_7_fu_1122 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_2732_p2 = ((k_fu_158 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln120_10_fu_4031_p2 = ((trunc_ln120_13_fu_3975_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_11_fu_4043_p2 = (($signed(sub_ln120_7_fu_4037_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln120_12_fu_4069_p2 = ((sub_ln120_7_fu_4037_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln120_13_fu_4098_p2 = ((select_ln120_9_reg_11668 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln120_14_fu_4089_p2 = ((tmp_9_fu_4079_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_15_fu_4624_p2 = ((trunc_ln120_19_fu_4568_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_16_fu_4636_p2 = (($signed(sub_ln120_10_fu_4630_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln120_17_fu_4662_p2 = ((sub_ln120_10_fu_4630_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln120_18_fu_4691_p2 = ((select_ln120_13_reg_12007 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln120_19_fu_4682_p2 = ((tmp_12_fu_4672_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_1_fu_2908_p2 = (($signed(sub_ln120_1_fu_2902_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln120_20_fu_5201_p2 = ((trunc_ln120_25_fu_5145_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_21_fu_5213_p2 = (($signed(sub_ln120_13_fu_5207_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln120_22_fu_5239_p2 = ((sub_ln120_13_fu_5207_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln120_23_fu_5268_p2 = ((select_ln120_17_reg_12322 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln120_24_fu_5259_p2 = ((tmp_15_fu_5249_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_25_fu_5778_p2 = ((trunc_ln120_31_fu_5722_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_26_fu_5790_p2 = (($signed(sub_ln120_16_fu_5784_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln120_27_fu_5816_p2 = ((sub_ln120_16_fu_5784_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln120_28_fu_5845_p2 = ((select_ln120_21_reg_12631 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln120_29_fu_5836_p2 = ((tmp_18_fu_5826_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_2_fu_2934_p2 = ((sub_ln120_1_fu_2902_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln120_30_fu_6347_p2 = ((trunc_ln120_37_fu_6291_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_31_fu_6359_p2 = (($signed(sub_ln120_19_fu_6353_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln120_32_fu_6385_p2 = ((sub_ln120_19_fu_6353_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln120_33_fu_6414_p2 = ((select_ln120_25_reg_12928 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln120_34_fu_6405_p2 = ((tmp_21_fu_6395_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_35_fu_6919_p2 = ((trunc_ln120_43_fu_6863_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_36_fu_6931_p2 = (($signed(sub_ln120_22_fu_6925_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln120_37_fu_6957_p2 = ((sub_ln120_22_fu_6925_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln120_38_fu_6986_p2 = ((select_ln120_29_reg_13156 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln120_39_fu_6977_p2 = ((tmp_24_fu_6967_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_3_fu_2963_p2 = ((select_ln120_1_reg_11074 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln120_4_fu_2954_p2 = ((tmp_3_fu_2944_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_5_fu_3457_p2 = ((trunc_ln120_7_fu_3401_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_6_fu_3469_p2 = (($signed(sub_ln120_4_fu_3463_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln120_7_fu_3495_p2 = ((sub_ln120_4_fu_3463_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln120_8_fu_3524_p2 = ((select_ln120_5_reg_11365 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln120_9_fu_3515_p2 = ((tmp_6_fu_3505_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_2896_p2 = ((trunc_ln120_1_fu_2840_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln121_10_fu_5953_p2 = ((trunc_ln120_30_reg_12410 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln121_11_fu_5958_p2 = ((trunc_ln120_30_reg_12410 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_12_fu_6522_p2 = ((trunc_ln120_36_reg_12718 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln121_13_fu_6527_p2 = ((trunc_ln120_36_reg_12718 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_14_fu_7094_p2 = ((trunc_ln120_42_reg_13025 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln121_15_fu_7099_p2 = ((trunc_ln120_42_reg_13025 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_1_fu_3076_p2 = ((trunc_ln120_reg_10884 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_2_fu_3632_p2 = ((trunc_ln120_6_reg_11157 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln121_3_fu_3637_p2 = ((trunc_ln120_6_reg_11157 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_4_fu_4206_p2 = ((trunc_ln120_12_reg_11466 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln121_5_fu_4211_p2 = ((trunc_ln120_12_reg_11466 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_6_fu_4799_p2 = ((trunc_ln120_18_reg_11781 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln121_7_fu_4804_p2 = ((trunc_ln120_18_reg_11781 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_8_fu_5376_p2 = ((trunc_ln120_24_reg_12096 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln121_9_fu_5381_p2 = ((trunc_ln120_24_reg_12096 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_3071_p2 = ((trunc_ln120_reg_10884 == 2'd1) ? 1'b1 : 1'b0);

assign in_stream_TREADY = regslice_both_in_stream_U_ack_in;

assign mul_ln10_10_fu_3381_p0 = sext_ln10_20_fu_3367_p1;

assign mul_ln10_10_fu_3381_p1 = sext_ln10_21_fu_3371_p1;

assign mul_ln10_12_fu_3902_p0 = sext_ln10_24_fu_3888_p1;

assign mul_ln10_12_fu_3902_p1 = sext_ln10_25_fu_3892_p1;

assign mul_ln10_14_fu_3928_p0 = sext_ln10_28_fu_3914_p1;

assign mul_ln10_14_fu_3928_p1 = sext_ln10_29_fu_3918_p1;

assign mul_ln10_16_fu_3954_p0 = sext_ln10_32_fu_3940_p1;

assign mul_ln10_16_fu_3954_p1 = sext_ln10_33_fu_3944_p1;

assign mul_ln10_18_fu_4491_p0 = sext_ln10_36_fu_4477_p1;

assign mul_ln10_18_fu_4491_p1 = sext_ln10_37_fu_4481_p1;

assign mul_ln10_20_fu_4517_p0 = sext_ln10_40_fu_4503_p1;

assign mul_ln10_20_fu_4517_p1 = sext_ln10_41_fu_4507_p1;

assign mul_ln10_22_fu_4543_p0 = sext_ln10_44_fu_4529_p1;

assign mul_ln10_22_fu_4543_p1 = sext_ln10_45_fu_4533_p1;

assign mul_ln10_24_fu_5068_p0 = sext_ln10_48_fu_5054_p1;

assign mul_ln10_24_fu_5068_p1 = sext_ln10_49_fu_5058_p1;

assign mul_ln10_26_fu_5094_p0 = sext_ln10_52_fu_5080_p1;

assign mul_ln10_26_fu_5094_p1 = sext_ln10_53_fu_5084_p1;

assign mul_ln10_28_fu_5120_p0 = sext_ln10_56_fu_5106_p1;

assign mul_ln10_28_fu_5120_p1 = sext_ln10_57_fu_5110_p1;

assign mul_ln10_2_fu_2798_p0 = sext_ln10_4_fu_2784_p1;

assign mul_ln10_2_fu_2798_p1 = sext_ln10_5_fu_2788_p1;

assign mul_ln10_30_fu_5645_p0 = sext_ln10_60_fu_5631_p1;

assign mul_ln10_30_fu_5645_p1 = sext_ln10_61_fu_5635_p1;

assign mul_ln10_32_fu_5671_p0 = sext_ln10_64_fu_5657_p1;

assign mul_ln10_32_fu_5671_p1 = sext_ln10_65_fu_5661_p1;

assign mul_ln10_34_fu_5697_p0 = sext_ln10_68_fu_5683_p1;

assign mul_ln10_34_fu_5697_p1 = sext_ln10_69_fu_5687_p1;

assign mul_ln10_36_fu_6218_p0 = sext_ln10_72_fu_6204_p1;

assign mul_ln10_36_fu_6218_p1 = sext_ln10_73_fu_6208_p1;

assign mul_ln10_38_fu_6244_p0 = sext_ln10_76_fu_6230_p1;

assign mul_ln10_38_fu_6244_p1 = sext_ln10_77_fu_6234_p1;

assign mul_ln10_40_fu_6270_p0 = sext_ln10_80_fu_6256_p1;

assign mul_ln10_40_fu_6270_p1 = sext_ln10_81_fu_6260_p1;

assign mul_ln10_42_fu_6795_p0 = sext_ln10_84_fu_6781_p1;

assign mul_ln10_42_fu_6795_p1 = sext_ln10_85_fu_6785_p1;

assign mul_ln10_44_fu_6821_p0 = sext_ln10_88_fu_6807_p1;

assign mul_ln10_44_fu_6821_p1 = sext_ln10_89_fu_6811_p1;

assign mul_ln10_46_fu_6847_p0 = sext_ln10_92_fu_6833_p1;

assign mul_ln10_46_fu_6847_p1 = sext_ln10_93_fu_6837_p1;

assign mul_ln10_48_fu_7651_p0 = sext_ln10_96_fu_7648_p1;

assign mul_ln10_48_fu_7651_p1 = sext_ln10_97_reg_13234;

assign mul_ln10_4_fu_2824_p0 = sext_ln10_8_fu_2810_p1;

assign mul_ln10_4_fu_2824_p1 = sext_ln10_9_fu_2814_p1;

assign mul_ln10_50_fu_7664_p0 = sext_ln10_100_fu_7661_p1;

assign mul_ln10_50_fu_7664_p1 = sext_ln10_101_reg_13252;

assign mul_ln10_52_fu_7677_p0 = sext_ln10_104_fu_7674_p1;

assign mul_ln10_52_fu_7677_p1 = sext_ln10_105_reg_13270;

assign mul_ln10_54_fu_7690_p0 = sext_ln10_108_fu_7687_p1;

assign mul_ln10_54_fu_7690_p1 = sext_ln10_109_reg_13288;

assign mul_ln10_56_fu_7703_p0 = sext_ln10_112_fu_7700_p1;

assign mul_ln10_56_fu_7703_p1 = sext_ln10_113_reg_13306;

assign mul_ln10_58_fu_7716_p0 = sext_ln10_116_fu_7713_p1;

assign mul_ln10_58_fu_7716_p1 = sext_ln10_117_reg_13324;

assign mul_ln10_60_fu_7729_p0 = sext_ln10_120_fu_7726_p1;

assign mul_ln10_60_fu_7729_p1 = sext_ln10_121_reg_13342;

assign mul_ln10_62_fu_7742_p0 = sext_ln10_124_fu_7739_p1;

assign mul_ln10_62_fu_7742_p1 = sext_ln10_125_reg_13360;

assign mul_ln10_64_fu_7755_p0 = sext_ln10_128_fu_7752_p1;

assign mul_ln10_64_fu_7755_p1 = sext_ln10_129_reg_13378;

assign mul_ln10_66_fu_7768_p0 = sext_ln10_132_fu_7765_p1;

assign mul_ln10_66_fu_7768_p1 = sext_ln10_133_reg_13396;

assign mul_ln10_68_fu_7781_p0 = sext_ln10_136_fu_7778_p1;

assign mul_ln10_68_fu_7781_p1 = sext_ln10_137_reg_13414;

assign mul_ln10_6_fu_3329_p0 = sext_ln10_12_fu_3315_p1;

assign mul_ln10_6_fu_3329_p1 = sext_ln10_13_fu_3319_p1;

assign mul_ln10_70_fu_7794_p0 = sext_ln10_140_fu_7791_p1;

assign mul_ln10_70_fu_7794_p1 = sext_ln10_141_reg_13432;

assign mul_ln10_72_fu_7807_p0 = sext_ln10_144_fu_7804_p1;

assign mul_ln10_72_fu_7807_p1 = sext_ln10_145_reg_13450;

assign mul_ln10_74_fu_7820_p0 = sext_ln10_148_fu_7817_p1;

assign mul_ln10_74_fu_7820_p1 = sext_ln10_149_reg_13468;

assign mul_ln10_76_fu_7833_p0 = sext_ln10_152_fu_7830_p1;

assign mul_ln10_76_fu_7833_p1 = sext_ln10_153_reg_13486;

assign mul_ln10_78_fu_7846_p0 = sext_ln10_156_fu_7843_p1;

assign mul_ln10_78_fu_7846_p1 = sext_ln10_157_reg_13504;

assign mul_ln10_8_fu_3355_p0 = sext_ln10_16_fu_3341_p1;

assign mul_ln10_8_fu_3355_p1 = sext_ln10_17_fu_3345_p1;

assign mul_ln10_fu_2772_p0 = sext_ln10_fu_2758_p1;

assign mul_ln10_fu_2772_p1 = sext_ln10_1_fu_2762_p1;

assign mul_ln11_10_fu_3387_p0 = sext_ln10_22_fu_3374_p1;

assign mul_ln11_10_fu_3387_p1 = sext_ln10_21_fu_3371_p1;

assign mul_ln11_12_fu_3908_p0 = sext_ln10_26_fu_3895_p1;

assign mul_ln11_12_fu_3908_p1 = sext_ln10_25_fu_3892_p1;

assign mul_ln11_14_fu_3934_p0 = sext_ln10_30_fu_3921_p1;

assign mul_ln11_14_fu_3934_p1 = sext_ln10_29_fu_3918_p1;

assign mul_ln11_16_fu_3960_p0 = sext_ln10_34_fu_3947_p1;

assign mul_ln11_16_fu_3960_p1 = sext_ln10_33_fu_3944_p1;

assign mul_ln11_18_fu_4497_p0 = sext_ln10_38_fu_4484_p1;

assign mul_ln11_18_fu_4497_p1 = sext_ln10_37_fu_4481_p1;

assign mul_ln11_20_fu_4523_p0 = sext_ln10_42_fu_4510_p1;

assign mul_ln11_20_fu_4523_p1 = sext_ln10_41_fu_4507_p1;

assign mul_ln11_22_fu_4549_p0 = sext_ln10_46_fu_4536_p1;

assign mul_ln11_22_fu_4549_p1 = sext_ln10_45_fu_4533_p1;

assign mul_ln11_24_fu_5074_p0 = sext_ln10_50_fu_5061_p1;

assign mul_ln11_24_fu_5074_p1 = sext_ln10_49_fu_5058_p1;

assign mul_ln11_26_fu_5100_p0 = sext_ln10_54_fu_5087_p1;

assign mul_ln11_26_fu_5100_p1 = sext_ln10_53_fu_5084_p1;

assign mul_ln11_28_fu_5126_p0 = sext_ln10_58_fu_5113_p1;

assign mul_ln11_28_fu_5126_p1 = sext_ln10_57_fu_5110_p1;

assign mul_ln11_2_fu_2804_p0 = sext_ln10_6_fu_2791_p1;

assign mul_ln11_2_fu_2804_p1 = sext_ln10_5_fu_2788_p1;

assign mul_ln11_30_fu_5651_p0 = sext_ln10_62_fu_5638_p1;

assign mul_ln11_30_fu_5651_p1 = sext_ln10_61_fu_5635_p1;

assign mul_ln11_32_fu_5677_p0 = sext_ln10_66_fu_5664_p1;

assign mul_ln11_32_fu_5677_p1 = sext_ln10_65_fu_5661_p1;

assign mul_ln11_34_fu_5703_p0 = sext_ln10_70_fu_5690_p1;

assign mul_ln11_34_fu_5703_p1 = sext_ln10_69_fu_5687_p1;

assign mul_ln11_36_fu_6224_p0 = sext_ln10_74_fu_6211_p1;

assign mul_ln11_36_fu_6224_p1 = sext_ln10_73_fu_6208_p1;

assign mul_ln11_38_fu_6250_p0 = sext_ln10_78_fu_6237_p1;

assign mul_ln11_38_fu_6250_p1 = sext_ln10_77_fu_6234_p1;

assign mul_ln11_40_fu_6276_p0 = sext_ln10_82_fu_6263_p1;

assign mul_ln11_40_fu_6276_p1 = sext_ln10_81_fu_6260_p1;

assign mul_ln11_42_fu_6801_p0 = sext_ln10_86_fu_6788_p1;

assign mul_ln11_42_fu_6801_p1 = sext_ln10_85_fu_6785_p1;

assign mul_ln11_44_fu_6827_p0 = sext_ln10_90_fu_6814_p1;

assign mul_ln11_44_fu_6827_p1 = sext_ln10_89_fu_6811_p1;

assign mul_ln11_46_fu_6853_p0 = sext_ln10_94_fu_6840_p1;

assign mul_ln11_46_fu_6853_p1 = sext_ln10_93_fu_6837_p1;

assign mul_ln11_48_fu_7656_p0 = sext_ln10_96_fu_7648_p1;

assign mul_ln11_48_fu_7656_p1 = sext_ln10_99_reg_13246;

assign mul_ln11_4_fu_2830_p0 = sext_ln10_10_fu_2817_p1;

assign mul_ln11_4_fu_2830_p1 = sext_ln10_9_fu_2814_p1;

assign mul_ln11_50_fu_7669_p0 = sext_ln10_100_fu_7661_p1;

assign mul_ln11_50_fu_7669_p1 = sext_ln10_103_reg_13264;

assign mul_ln11_52_fu_7682_p0 = sext_ln10_104_fu_7674_p1;

assign mul_ln11_52_fu_7682_p1 = sext_ln10_107_reg_13282;

assign mul_ln11_54_fu_7695_p0 = sext_ln10_108_fu_7687_p1;

assign mul_ln11_54_fu_7695_p1 = sext_ln10_111_reg_13300;

assign mul_ln11_56_fu_7708_p0 = sext_ln10_112_fu_7700_p1;

assign mul_ln11_56_fu_7708_p1 = sext_ln10_115_reg_13318;

assign mul_ln11_58_fu_7721_p0 = sext_ln10_116_fu_7713_p1;

assign mul_ln11_58_fu_7721_p1 = sext_ln10_119_reg_13336;

assign mul_ln11_60_fu_7734_p0 = sext_ln10_120_fu_7726_p1;

assign mul_ln11_60_fu_7734_p1 = sext_ln10_123_reg_13354;

assign mul_ln11_62_fu_7747_p0 = sext_ln10_124_fu_7739_p1;

assign mul_ln11_62_fu_7747_p1 = sext_ln10_127_reg_13372;

assign mul_ln11_64_fu_7760_p0 = sext_ln10_128_fu_7752_p1;

assign mul_ln11_64_fu_7760_p1 = sext_ln10_131_reg_13390;

assign mul_ln11_66_fu_7773_p0 = sext_ln10_132_fu_7765_p1;

assign mul_ln11_66_fu_7773_p1 = sext_ln10_135_reg_13408;

assign mul_ln11_68_fu_7786_p0 = sext_ln10_136_fu_7778_p1;

assign mul_ln11_68_fu_7786_p1 = sext_ln10_139_reg_13426;

assign mul_ln11_6_fu_3335_p0 = sext_ln10_14_fu_3322_p1;

assign mul_ln11_6_fu_3335_p1 = sext_ln10_13_fu_3319_p1;

assign mul_ln11_70_fu_7799_p0 = sext_ln10_140_fu_7791_p1;

assign mul_ln11_70_fu_7799_p1 = sext_ln10_143_reg_13444;

assign mul_ln11_72_fu_7812_p0 = sext_ln10_144_fu_7804_p1;

assign mul_ln11_72_fu_7812_p1 = sext_ln10_147_reg_13462;

assign mul_ln11_74_fu_7825_p0 = sext_ln10_148_fu_7817_p1;

assign mul_ln11_74_fu_7825_p1 = sext_ln10_151_reg_13480;

assign mul_ln11_76_fu_7838_p0 = sext_ln10_152_fu_7830_p1;

assign mul_ln11_76_fu_7838_p1 = sext_ln10_155_reg_13498;

assign mul_ln11_78_fu_7851_p0 = sext_ln10_156_fu_7843_p1;

assign mul_ln11_78_fu_7851_p1 = sext_ln10_159_reg_13516;

assign mul_ln11_8_fu_3361_p0 = sext_ln10_18_fu_3348_p1;

assign mul_ln11_8_fu_3361_p1 = sext_ln10_17_fu_3345_p1;

assign mul_ln11_fu_2778_p0 = sext_ln10_2_fu_2765_p1;

assign mul_ln11_fu_2778_p1 = sext_ln10_1_fu_2762_p1;

assign or_ln120_1_fu_3605_p2 = (icmp_ln120_7_reg_11371 | icmp_ln120_5_reg_11353);

assign or_ln120_2_fu_4179_p2 = (icmp_ln120_12_reg_11674 | icmp_ln120_10_reg_11656);

assign or_ln120_3_fu_4772_p2 = (icmp_ln120_17_reg_12013 | icmp_ln120_15_reg_11995);

assign or_ln120_4_fu_5349_p2 = (icmp_ln120_22_reg_12328 | icmp_ln120_20_reg_12310);

assign or_ln120_5_fu_5926_p2 = (icmp_ln120_27_reg_12637 | icmp_ln120_25_reg_12619);

assign or_ln120_6_fu_6495_p2 = (icmp_ln120_32_reg_12934 | icmp_ln120_30_reg_12916);

assign or_ln120_7_fu_7067_p2 = (icmp_ln120_37_reg_13162 | icmp_ln120_35_reg_13144);

assign or_ln120_fu_3044_p2 = (icmp_ln120_reg_11062 | icmp_ln120_2_reg_11080);

assign or_ln121_1_fu_3642_p2 = (icmp_ln121_3_fu_3637_p2 | icmp_ln121_2_fu_3632_p2);

assign or_ln121_2_fu_4216_p2 = (icmp_ln121_5_fu_4211_p2 | icmp_ln121_4_fu_4206_p2);

assign or_ln121_3_fu_4809_p2 = (icmp_ln121_7_fu_4804_p2 | icmp_ln121_6_fu_4799_p2);

assign or_ln121_4_fu_5386_p2 = (icmp_ln121_9_fu_5381_p2 | icmp_ln121_8_fu_5376_p2);

assign or_ln121_5_fu_5963_p2 = (icmp_ln121_11_fu_5958_p2 | icmp_ln121_10_fu_5953_p2);

assign or_ln121_6_fu_6532_p2 = (icmp_ln121_13_fu_6527_p2 | icmp_ln121_12_fu_6522_p2);

assign or_ln121_7_fu_7104_p2 = (icmp_ln121_15_fu_7099_p2 | icmp_ln121_14_fu_7094_p2);

assign or_ln121_fu_3081_p2 = (icmp_ln121_fu_3071_p2 | icmp_ln121_1_fu_3076_p2);

assign out_stream_TVALID = regslice_both_out_stream_U_vld_out;

assign select_ln120_12_fu_4616_p3 = ((tmp_10_fu_4572_p3[0:0] == 1'b1) ? sub_ln120_9_fu_4610_p2 : zext_ln120_16_fu_4606_p1);

assign select_ln120_13_fu_4654_p3 = ((icmp_ln120_16_fu_4636_p2[0:0] == 1'b1) ? add_ln120_3_fu_4642_p2 : sub_ln120_11_fu_4648_p2);

assign select_ln120_14_fu_3549_p3 = ((angle_11_fu_3542_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln120_16_fu_5193_p3 = ((tmp_13_fu_5149_p3[0:0] == 1'b1) ? sub_ln120_12_fu_5187_p2 : zext_ln120_20_fu_5183_p1);

assign select_ln120_17_fu_5231_p3 = ((icmp_ln120_21_fu_5213_p2[0:0] == 1'b1) ? add_ln120_4_fu_5219_p2 : sub_ln120_14_fu_5225_p2);

assign select_ln120_1_fu_2926_p3 = ((icmp_ln120_1_fu_2908_p2[0:0] == 1'b1) ? add_ln120_fu_2914_p2 : sub_ln120_2_fu_2920_p2);

assign select_ln120_20_fu_5770_p3 = ((tmp_16_fu_5726_p3[0:0] == 1'b1) ? sub_ln120_15_fu_5764_p2 : zext_ln120_24_fu_5760_p1);

assign select_ln120_21_fu_5808_p3 = ((icmp_ln120_26_fu_5790_p2[0:0] == 1'b1) ? add_ln120_5_fu_5796_p2 : sub_ln120_17_fu_5802_p2);

assign select_ln120_24_fu_6339_p3 = ((tmp_19_fu_6295_p3[0:0] == 1'b1) ? sub_ln120_18_fu_6333_p2 : zext_ln120_27_fu_6329_p1);

assign select_ln120_25_fu_6377_p3 = ((icmp_ln120_31_fu_6359_p2[0:0] == 1'b1) ? add_ln120_6_fu_6365_p2 : sub_ln120_20_fu_6371_p2);

assign select_ln120_26_fu_4123_p3 = ((angle_20_fu_4116_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln120_28_fu_6911_p3 = ((tmp_22_fu_6867_p3[0:0] == 1'b1) ? sub_ln120_21_fu_6905_p2 : zext_ln120_30_fu_6901_p1);

assign select_ln120_29_fu_6949_p3 = ((icmp_ln120_36_fu_6931_p2[0:0] == 1'b1) ? add_ln120_7_fu_6937_p2 : sub_ln120_23_fu_6943_p2);

assign select_ln120_2_fu_2988_p3 = ((angle_2_fu_2981_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln120_34_fu_4716_p3 = ((angle_29_fu_4709_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln120_40_fu_5293_p3 = ((angle_38_fu_5286_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln120_46_fu_5870_p3 = ((angle_47_fu_5863_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln120_4_fu_3449_p3 = ((tmp_4_fu_3405_p3[0:0] == 1'b1) ? sub_ln120_3_fu_3443_p2 : zext_ln120_7_fu_3439_p1);

assign select_ln120_52_fu_6439_p3 = ((angle_56_fu_6432_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln120_58_fu_7011_p3 = ((angle_65_fu_7004_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln120_5_fu_3487_p3 = ((icmp_ln120_6_fu_3469_p2[0:0] == 1'b1) ? add_ln120_1_fu_3475_p2 : sub_ln120_5_fu_3481_p2);

assign select_ln120_8_fu_4023_p3 = ((tmp_7_fu_3979_p3[0:0] == 1'b1) ? sub_ln120_6_fu_4017_p2 : zext_ln120_11_fu_4013_p1);

assign select_ln120_9_fu_4061_p3 = ((icmp_ln120_11_fu_4043_p2[0:0] == 1'b1) ? add_ln120_2_fu_4049_p2 : sub_ln120_8_fu_4055_p2);

assign select_ln120_fu_2888_p3 = ((tmp_fu_2844_p3[0:0] == 1'b1) ? sub_ln120_fu_2882_p2 : zext_ln120_2_fu_2878_p1);

assign sext_ln10_100_fu_7661_p1 = $signed(stage2_real_72_reg_12511);

assign sext_ln10_101_fu_7363_p1 = grp_generic_sincos_16_4_s_fu_1518_ap_return_1;

assign sext_ln10_102_fu_7367_p1 = $signed(stage2_imag_72_reg_12693);

assign sext_ln10_103_fu_7370_p1 = grp_generic_sincos_16_4_s_fu_1518_ap_return_0;

assign sext_ln10_104_fu_7674_p1 = $signed(stage2_real_73_reg_12402);

assign sext_ln10_105_fu_7382_p1 = grp_generic_sincos_16_4_s_fu_1526_ap_return_1;

assign sext_ln10_106_fu_7386_p1 = $signed(stage2_imag_73_reg_12604);

assign sext_ln10_107_fu_7389_p1 = grp_generic_sincos_16_4_s_fu_1526_ap_return_0;

assign sext_ln10_108_fu_7687_p1 = $signed(stage2_real_74_reg_12516);

assign sext_ln10_109_fu_7401_p1 = grp_generic_sincos_16_4_s_fu_1534_ap_return_1;

assign sext_ln10_10_fu_2817_p0 = w_imag_3_3_fu_182;

assign sext_ln10_10_fu_2817_p1 = sext_ln10_10_fu_2817_p0;

assign sext_ln10_110_fu_7405_p1 = $signed(stage2_imag_74_reg_12808);

assign sext_ln10_111_fu_7408_p1 = grp_generic_sincos_16_4_s_fu_1534_ap_return_0;

assign sext_ln10_112_fu_7700_p1 = $signed(a_real_13_reg_12813);

assign sext_ln10_113_fu_7420_p1 = grp_generic_sincos_16_4_s_fu_1542_ap_return_1;

assign sext_ln10_114_fu_7424_p1 = $signed(a_imag_13_reg_12956);

assign sext_ln10_115_fu_7427_p1 = grp_generic_sincos_16_4_s_fu_1542_ap_return_0;

assign sext_ln10_116_fu_7713_p1 = $signed(stage2_real_75_reg_12818);

assign sext_ln10_117_fu_7439_p1 = grp_generic_sincos_16_4_s_fu_1550_ap_return_1;

assign sext_ln10_118_fu_7443_p1 = $signed(stage2_imag_75_reg_13000);

assign sext_ln10_119_fu_7446_p1 = grp_generic_sincos_16_4_s_fu_1550_ap_return_0;

assign sext_ln10_11_fu_2821_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_3_out);

assign sext_ln10_120_fu_7726_p1 = $signed(stage2_real_76_reg_12710);

assign sext_ln10_121_fu_7458_p1 = grp_generic_sincos_16_4_s_fu_1558_ap_return_1;

assign sext_ln10_122_fu_7462_p1 = $signed(stage2_imag_76_reg_12995);

assign sext_ln10_123_fu_7465_p1 = grp_generic_sincos_16_4_s_fu_1558_ap_return_0;

assign sext_ln10_124_fu_7739_p1 = $signed(stage2_real_77_reg_12823);

assign sext_ln10_125_fu_7477_p1 = grp_generic_sincos_16_4_s_fu_1566_ap_return_1;

assign sext_ln10_126_fu_7481_p1 = $signed(stage2_imag_77_reg_13036);

assign sext_ln10_127_fu_7484_p1 = grp_generic_sincos_16_4_s_fu_1566_ap_return_0;

assign sext_ln10_128_fu_7752_p1 = $signed(a_real_14_reg_13041);

assign sext_ln10_129_fu_7496_p1 = grp_generic_sincos_16_4_s_fu_1574_ap_return_1;

assign sext_ln10_12_fu_3315_p0 = w_real_3_4_fu_958;

assign sext_ln10_12_fu_3315_p1 = sext_ln10_12_fu_3315_p0;

assign sext_ln10_130_fu_7500_p1 = $signed(a_imag_14_fu_7280_p2);

assign sext_ln10_131_fu_7504_p1 = grp_generic_sincos_16_4_s_fu_1574_ap_return_0;

assign sext_ln10_132_fu_7765_p1 = $signed(stage2_real_78_reg_13046);

assign sext_ln10_133_fu_7516_p1 = grp_generic_sincos_16_4_s_fu_1582_ap_return_1;

assign sext_ln10_134_fu_7520_p1 = $signed(stage2_imag_78_fu_7284_p2);

assign sext_ln10_135_fu_7524_p1 = grp_generic_sincos_16_4_s_fu_1582_ap_return_0;

assign sext_ln10_136_fu_7778_p1 = $signed(stage2_real_79_reg_13017);

assign sext_ln10_137_fu_7536_p1 = grp_generic_sincos_16_4_s_fu_1590_ap_return_1;

assign sext_ln10_138_fu_7540_p1 = $signed(stage2_imag_79_fu_7288_p2);

assign sext_ln10_139_fu_7544_p1 = grp_generic_sincos_16_4_s_fu_1590_ap_return_0;

assign sext_ln10_13_fu_3319_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_5_out);

assign sext_ln10_140_fu_7791_p1 = $signed(stage2_real_80_reg_13051);

assign sext_ln10_141_fu_7556_p1 = grp_generic_sincos_16_4_s_fu_1598_ap_return_1;

assign sext_ln10_142_fu_7560_p1 = $signed(stage2_imag_80_fu_7292_p2);

assign sext_ln10_143_fu_7564_p1 = grp_generic_sincos_16_4_s_fu_1598_ap_return_0;

assign sext_ln10_144_fu_7804_p1 = $signed(a_real_reg_13224);

assign sext_ln10_145_fu_7576_p1 = grp_generic_sincos_16_4_s_fu_1606_ap_return_1;

assign sext_ln10_146_fu_7580_p1 = $signed(a_imag_fu_7317_p2);

assign sext_ln10_147_fu_7584_p1 = grp_generic_sincos_16_4_s_fu_1606_ap_return_0;

assign sext_ln10_148_fu_7817_p1 = $signed(add_ln35_7_reg_13214);

assign sext_ln10_149_fu_7596_p1 = grp_generic_sincos_16_4_s_fu_1614_ap_return_1;

assign sext_ln10_14_fu_3322_p0 = w_imag_3_4_fu_970;

assign sext_ln10_14_fu_3322_p1 = sext_ln10_14_fu_3322_p0;

assign sext_ln10_150_fu_7600_p1 = $signed(sub_ln35_7_fu_7322_p2);

assign sext_ln10_151_fu_7604_p1 = grp_generic_sincos_16_4_s_fu_1614_ap_return_0;

assign sext_ln10_152_fu_7830_p1 = $signed(sub_ln36_14_reg_13229);

assign sext_ln10_153_fu_7616_p1 = grp_generic_sincos_16_4_s_fu_1622_ap_return_1;

assign sext_ln10_154_fu_7620_p1 = $signed(sub_ln36_15_fu_7333_p2);

assign sext_ln10_155_fu_7624_p1 = grp_generic_sincos_16_4_s_fu_1622_ap_return_0;

assign sext_ln10_156_fu_7843_p1 = $signed(sub_ln37_7_reg_13219);

assign sext_ln10_157_fu_7636_p1 = grp_generic_sincos_16_4_s_fu_1630_ap_return_1;

assign sext_ln10_158_fu_7640_p1 = $signed(add_ln37_7_fu_7338_p2);

assign sext_ln10_159_fu_7644_p1 = grp_generic_sincos_16_4_s_fu_1630_ap_return_0;

assign sext_ln10_15_fu_3326_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_5_out);

assign sext_ln10_16_fu_3341_p0 = w_real_3_5_fu_962;

assign sext_ln10_16_fu_3341_p1 = sext_ln10_16_fu_3341_p0;

assign sext_ln10_17_fu_3345_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_6_out);

assign sext_ln10_18_fu_3348_p0 = w_imag_3_5_fu_974;

assign sext_ln10_18_fu_3348_p1 = sext_ln10_18_fu_3348_p0;

assign sext_ln10_19_fu_3352_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_6_out);

assign sext_ln10_1_fu_2762_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_1_out);

assign sext_ln10_20_fu_3367_p0 = w_real_3_6_fu_966;

assign sext_ln10_20_fu_3367_p1 = sext_ln10_20_fu_3367_p0;

assign sext_ln10_21_fu_3371_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_7_out);

assign sext_ln10_22_fu_3374_p0 = w_imag_3_6_fu_978;

assign sext_ln10_22_fu_3374_p1 = sext_ln10_22_fu_3374_p0;

assign sext_ln10_23_fu_3378_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_7_out);

assign sext_ln10_24_fu_3888_p0 = w_real_3_11_fu_986;

assign sext_ln10_24_fu_3888_p1 = sext_ln10_24_fu_3888_p0;

assign sext_ln10_25_fu_3892_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_9_out);

assign sext_ln10_26_fu_3895_p0 = w_imag_3_11_fu_998;

assign sext_ln10_26_fu_3895_p1 = sext_ln10_26_fu_3895_p0;

assign sext_ln10_27_fu_3899_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_9_out);

assign sext_ln10_28_fu_3914_p0 = w_real_3_12_fu_990;

assign sext_ln10_28_fu_3914_p1 = sext_ln10_28_fu_3914_p0;

assign sext_ln10_29_fu_3918_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_10_out);

assign sext_ln10_2_fu_2765_p0 = w_imag_3_1_fu_174;

assign sext_ln10_2_fu_2765_p1 = sext_ln10_2_fu_2765_p0;

assign sext_ln10_30_fu_3921_p0 = w_imag_3_12_fu_1002;

assign sext_ln10_30_fu_3921_p1 = sext_ln10_30_fu_3921_p0;

assign sext_ln10_31_fu_3925_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_10_out);

assign sext_ln10_32_fu_3940_p0 = w_real_3_13_fu_994;

assign sext_ln10_32_fu_3940_p1 = sext_ln10_32_fu_3940_p0;

assign sext_ln10_33_fu_3944_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_11_out);

assign sext_ln10_34_fu_3947_p0 = w_imag_3_13_fu_1006;

assign sext_ln10_34_fu_3947_p1 = sext_ln10_34_fu_3947_p0;

assign sext_ln10_35_fu_3951_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_11_out);

assign sext_ln10_36_fu_4477_p0 = w_real_3_18_fu_1014;

assign sext_ln10_36_fu_4477_p1 = sext_ln10_36_fu_4477_p0;

assign sext_ln10_37_fu_4481_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_13_out);

assign sext_ln10_38_fu_4484_p0 = w_imag_3_18_fu_1026;

assign sext_ln10_38_fu_4484_p1 = sext_ln10_38_fu_4484_p0;

assign sext_ln10_39_fu_4488_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_13_out);

assign sext_ln10_3_fu_2769_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_1_out);

assign sext_ln10_40_fu_4503_p0 = w_real_3_19_fu_1018;

assign sext_ln10_40_fu_4503_p1 = sext_ln10_40_fu_4503_p0;

assign sext_ln10_41_fu_4507_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_14_out);

assign sext_ln10_42_fu_4510_p0 = w_imag_3_19_fu_1030;

assign sext_ln10_42_fu_4510_p1 = sext_ln10_42_fu_4510_p0;

assign sext_ln10_43_fu_4514_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_14_out);

assign sext_ln10_44_fu_4529_p0 = w_real_3_20_fu_1022;

assign sext_ln10_44_fu_4529_p1 = sext_ln10_44_fu_4529_p0;

assign sext_ln10_45_fu_4533_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_15_out);

assign sext_ln10_46_fu_4536_p0 = w_imag_3_20_fu_1034;

assign sext_ln10_46_fu_4536_p1 = sext_ln10_46_fu_4536_p0;

assign sext_ln10_47_fu_4540_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_15_out);

assign sext_ln10_48_fu_5054_p0 = w_real_3_25_fu_1042;

assign sext_ln10_48_fu_5054_p1 = sext_ln10_48_fu_5054_p0;

assign sext_ln10_49_fu_5058_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_17_out);

assign sext_ln10_4_fu_2784_p0 = w_real_3_2_fu_166;

assign sext_ln10_4_fu_2784_p1 = sext_ln10_4_fu_2784_p0;

assign sext_ln10_50_fu_5061_p0 = w_imag_3_25_fu_1054;

assign sext_ln10_50_fu_5061_p1 = sext_ln10_50_fu_5061_p0;

assign sext_ln10_51_fu_5065_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_17_out);

assign sext_ln10_52_fu_5080_p0 = w_real_3_26_fu_1046;

assign sext_ln10_52_fu_5080_p1 = sext_ln10_52_fu_5080_p0;

assign sext_ln10_53_fu_5084_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_18_out);

assign sext_ln10_54_fu_5087_p0 = w_imag_3_26_fu_1058;

assign sext_ln10_54_fu_5087_p1 = sext_ln10_54_fu_5087_p0;

assign sext_ln10_55_fu_5091_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_18_out);

assign sext_ln10_56_fu_5106_p0 = w_real_3_27_fu_1050;

assign sext_ln10_56_fu_5106_p1 = sext_ln10_56_fu_5106_p0;

assign sext_ln10_57_fu_5110_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_19_out);

assign sext_ln10_58_fu_5113_p0 = w_imag_3_27_fu_1062;

assign sext_ln10_58_fu_5113_p1 = sext_ln10_58_fu_5113_p0;

assign sext_ln10_59_fu_5117_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_19_out);

assign sext_ln10_5_fu_2788_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_2_out);

assign sext_ln10_60_fu_5631_p0 = w_real_3_32_fu_1070;

assign sext_ln10_60_fu_5631_p1 = sext_ln10_60_fu_5631_p0;

assign sext_ln10_61_fu_5635_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_21_out);

assign sext_ln10_62_fu_5638_p0 = w_imag_3_32_fu_1082;

assign sext_ln10_62_fu_5638_p1 = sext_ln10_62_fu_5638_p0;

assign sext_ln10_63_fu_5642_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_21_out);

assign sext_ln10_64_fu_5657_p0 = w_real_3_33_fu_1074;

assign sext_ln10_64_fu_5657_p1 = sext_ln10_64_fu_5657_p0;

assign sext_ln10_65_fu_5661_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_22_out);

assign sext_ln10_66_fu_5664_p0 = w_imag_3_33_fu_1086;

assign sext_ln10_66_fu_5664_p1 = sext_ln10_66_fu_5664_p0;

assign sext_ln10_67_fu_5668_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_22_out);

assign sext_ln10_68_fu_5683_p0 = w_real_3_34_fu_1078;

assign sext_ln10_68_fu_5683_p1 = sext_ln10_68_fu_5683_p0;

assign sext_ln10_69_fu_5687_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_23_out);

assign sext_ln10_6_fu_2791_p0 = w_imag_3_2_fu_178;

assign sext_ln10_6_fu_2791_p1 = sext_ln10_6_fu_2791_p0;

assign sext_ln10_70_fu_5690_p0 = w_imag_3_34_fu_1090;

assign sext_ln10_70_fu_5690_p1 = sext_ln10_70_fu_5690_p0;

assign sext_ln10_71_fu_5694_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_23_out);

assign sext_ln10_72_fu_6204_p0 = w_real_3_39_fu_1098;

assign sext_ln10_72_fu_6204_p1 = sext_ln10_72_fu_6204_p0;

assign sext_ln10_73_fu_6208_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_25_out);

assign sext_ln10_74_fu_6211_p0 = w_imag_3_39_fu_1110;

assign sext_ln10_74_fu_6211_p1 = sext_ln10_74_fu_6211_p0;

assign sext_ln10_75_fu_6215_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_25_out);

assign sext_ln10_76_fu_6230_p0 = w_real_3_40_fu_1102;

assign sext_ln10_76_fu_6230_p1 = sext_ln10_76_fu_6230_p0;

assign sext_ln10_77_fu_6234_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_26_out);

assign sext_ln10_78_fu_6237_p0 = w_imag_3_40_fu_1114;

assign sext_ln10_78_fu_6237_p1 = sext_ln10_78_fu_6237_p0;

assign sext_ln10_79_fu_6241_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_26_out);

assign sext_ln10_7_fu_2795_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_2_out);

assign sext_ln10_80_fu_6256_p0 = w_real_3_41_fu_1106;

assign sext_ln10_80_fu_6256_p1 = sext_ln10_80_fu_6256_p0;

assign sext_ln10_81_fu_6260_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_27_out);

assign sext_ln10_82_fu_6263_p0 = w_imag_3_41_fu_1118;

assign sext_ln10_82_fu_6263_p1 = sext_ln10_82_fu_6263_p0;

assign sext_ln10_83_fu_6267_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_27_out);

assign sext_ln10_84_fu_6781_p1 = $signed(w_real_3_46_fu_1126);

assign sext_ln10_85_fu_6785_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_29_out);

assign sext_ln10_86_fu_6788_p1 = $signed(w_imag_3_46_fu_1138);

assign sext_ln10_87_fu_6792_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_29_out);

assign sext_ln10_88_fu_6807_p1 = $signed(w_real_3_47_fu_1130);

assign sext_ln10_89_fu_6811_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_30_out);

assign sext_ln10_8_fu_2810_p0 = w_real_3_3_fu_170;

assign sext_ln10_8_fu_2810_p1 = sext_ln10_8_fu_2810_p0;

assign sext_ln10_90_fu_6814_p1 = $signed(w_imag_3_47_fu_1142);

assign sext_ln10_91_fu_6818_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_30_out);

assign sext_ln10_92_fu_6833_p1 = $signed(w_real_3_51_fu_1134);

assign sext_ln10_93_fu_6837_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_31_out);

assign sext_ln10_94_fu_6840_p1 = $signed(w_imag_3_51_fu_1146);

assign sext_ln10_95_fu_6844_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_imag_31_out);

assign sext_ln10_96_fu_7648_p1 = $signed(a_real_12_reg_12506);

assign sext_ln10_97_fu_7344_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln10_98_fu_7348_p1 = $signed(a_imag_12_reg_12521);

assign sext_ln10_99_fu_7351_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign sext_ln10_9_fu_2814_p1 = $signed(grp_fft32_Pipeline_stage1_loop_fu_1362_stage1_real_3_out);

assign sext_ln10_fu_2758_p0 = w_real_3_1_fu_162;

assign sext_ln10_fu_2758_p1 = sext_ln10_fu_2758_p0;

assign sext_ln120_10_fu_5842_p1 = select_ln120_21_reg_12631;

assign sext_ln120_10cast_fu_5886_p1 = sext_ln120_10_fu_5842_p1[15:0];

assign sext_ln120_12_fu_6411_p1 = select_ln120_25_reg_12928;

assign sext_ln120_12cast_fu_6455_p1 = sext_ln120_12_fu_6411_p1[15:0];

assign sext_ln120_14_fu_6983_p1 = select_ln120_29_reg_13156;

assign sext_ln120_14cast_fu_7027_p1 = sext_ln120_14_fu_6983_p1[15:0];

assign sext_ln120_2_fu_3521_p1 = select_ln120_5_reg_11365;

assign sext_ln120_2cast_fu_3565_p1 = sext_ln120_2_fu_3521_p1[15:0];

assign sext_ln120_4_fu_4095_p1 = select_ln120_9_reg_11668;

assign sext_ln120_4cast_fu_4139_p1 = sext_ln120_4_fu_4095_p1[15:0];

assign sext_ln120_6_fu_4688_p1 = select_ln120_13_reg_12007;

assign sext_ln120_6cast_fu_4732_p1 = sext_ln120_6_fu_4688_p1[15:0];

assign sext_ln120_8_fu_5265_p1 = select_ln120_17_reg_12322;

assign sext_ln120_8cast_fu_5309_p1 = sext_ln120_8_fu_5265_p1[15:0];

assign sext_ln120_fu_2960_p1 = select_ln120_1_reg_11074;

assign sext_ln120cast_fu_3004_p1 = sext_ln120_fu_2960_p1[15:0];

assign sext_ln121_1_fu_3628_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln121_2_fu_4202_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln121_3_fu_4795_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln121_4_fu_5372_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln121_5_fu_5949_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln121_6_fu_6518_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln121_7_fu_7090_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln121_fu_3067_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_1;

assign sext_ln122_1_fu_3672_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign sext_ln122_2_fu_4246_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign sext_ln122_3_fu_4839_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign sext_ln122_4_fu_5416_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign sext_ln122_5_fu_5993_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign sext_ln122_6_fu_6562_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign sext_ln122_7_fu_7134_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign sext_ln122_fu_3111_p1 = grp_generic_sincos_16_4_s_fu_1510_ap_return_0;

assign shl_ln120_1_fu_3569_p2 = angle_9_reg_11377 << sext_ln120_2cast_fu_3565_p1;

assign shl_ln120_2_fu_4143_p2 = angle_18_reg_11680 << sext_ln120_4cast_fu_4139_p1;

assign shl_ln120_3_fu_4736_p2 = angle_27_reg_12019 << sext_ln120_6cast_fu_4732_p1;

assign shl_ln120_4_fu_5313_p2 = angle_36_reg_12334 << sext_ln120_8cast_fu_5309_p1;

assign shl_ln120_5_fu_5890_p2 = angle_45_reg_12643 << sext_ln120_10cast_fu_5886_p1;

assign shl_ln120_6_fu_6459_p2 = angle_54_reg_12940 << sext_ln120_12cast_fu_6455_p1;

assign shl_ln120_7_fu_7031_p2 = angle_63_reg_13168 << sext_ln120_14cast_fu_7027_p1;

assign shl_ln120_fu_3008_p2 = angle_reg_11086 << sext_ln120cast_fu_3004_p1;

assign stage2_imag_29_fu_8159_p2 = (a_imag_8_reg_11253 - trunc_ln8_reg_13688);

assign stage2_imag_30_fu_8169_p2 = (trunc_ln11_s_reg_13700 + stage2_imag_60_reg_11439);

assign stage2_imag_31_fu_8179_p2 = (stage2_imag_60_reg_11439 - trunc_ln11_s_reg_13700);

assign stage2_imag_32_fu_8189_p2 = (trunc_ln11_1_reg_13712 + stage2_imag_61_reg_11337);

assign stage2_imag_33_fu_8199_p2 = (stage2_imag_61_reg_11337 - trunc_ln11_1_reg_13712);

assign stage2_imag_34_fu_8209_p2 = (trunc_ln11_2_reg_13724 + stage2_imag_62_reg_11556);

assign stage2_imag_35_fu_8219_p2 = (stage2_imag_62_reg_11556 - trunc_ln11_2_reg_13724);

assign stage2_imag_36_fu_8229_p2 = (trunc_ln11_3_reg_13736 + a_imag_9_reg_11708);

assign stage2_imag_37_fu_8239_p2 = (a_imag_9_reg_11708 - trunc_ln11_3_reg_13736);

assign stage2_imag_38_fu_8249_p2 = (trunc_ln11_4_reg_13748 + stage2_imag_63_reg_11754);

assign stage2_imag_39_fu_8259_p2 = (stage2_imag_63_reg_11754 - trunc_ln11_4_reg_13748);

assign stage2_imag_40_fu_8269_p2 = (trunc_ln11_5_reg_13760 + stage2_imag_64_reg_11748);

assign stage2_imag_41_fu_8279_p2 = (stage2_imag_64_reg_11748 - trunc_ln11_5_reg_13760);

assign stage2_imag_42_fu_8289_p2 = (trunc_ln11_6_reg_13772 + stage2_imag_65_reg_11871);

assign stage2_imag_43_fu_8299_p2 = (stage2_imag_65_reg_11871 - trunc_ln11_6_reg_13772);

assign stage2_imag_44_fu_8309_p2 = (trunc_ln11_7_reg_13784 + a_imag_10_reg_11895);

assign stage2_imag_45_fu_8319_p2 = (a_imag_10_reg_11895 - trunc_ln11_7_reg_13784);

assign stage2_imag_46_fu_8329_p2 = (trunc_ln11_8_reg_13796 + stage2_imag_66_reg_12069);

assign stage2_imag_47_fu_8339_p2 = (stage2_imag_66_reg_12069 - trunc_ln11_8_reg_13796);

assign stage2_imag_48_fu_8349_p2 = (trunc_ln11_9_reg_13808 + stage2_imag_67_reg_11979);

assign stage2_imag_49_fu_8359_p2 = (stage2_imag_67_reg_11979 - trunc_ln11_9_reg_13808);

assign stage2_imag_50_fu_8369_p2 = (trunc_ln11_10_reg_13820 + stage2_imag_68_reg_12186);

assign stage2_imag_51_fu_8379_p2 = (stage2_imag_68_reg_12186 - trunc_ln11_10_reg_13820);

assign stage2_imag_52_fu_8389_p2 = (trunc_ln11_11_reg_13832 + a_imag_11_reg_12210);

assign stage2_imag_53_fu_8399_p2 = (a_imag_11_reg_12210 - trunc_ln11_11_reg_13832);

assign stage2_imag_54_fu_8409_p2 = (trunc_ln11_12_reg_13844 + stage2_imag_69_reg_12384);

assign stage2_imag_55_fu_8419_p2 = (stage2_imag_69_reg_12384 - trunc_ln11_12_reg_13844);

assign stage2_imag_56_fu_8429_p2 = (trunc_ln11_13_reg_13856 + stage2_imag_70_reg_12294);

assign stage2_imag_57_fu_8439_p2 = (stage2_imag_70_reg_12294 - trunc_ln11_13_reg_13856);

assign stage2_imag_58_fu_8449_p2 = (trunc_ln11_14_reg_13868 + stage2_imag_71_reg_12500);

assign stage2_imag_59_fu_8459_p2 = (stage2_imag_71_reg_12500 - trunc_ln11_14_reg_13868);

assign stage2_imag_60_fu_3826_p2 = (ai1_1_reg_11142 - cr1_reg_11124);

assign stage2_imag_61_fu_3393_p2 = (ai0_1_reg_11136 - ci0_reg_11118);

assign stage2_imag_62_fu_3880_p2 = (cr1_reg_11124 + ai1_1_reg_11142);

assign stage2_imag_63_fu_4408_p2 = (ai1_2_reg_11451 - cr1_1_reg_11427);

assign stage2_imag_64_fu_4404_p2 = (ai0_2_reg_11445 - ci0_1_reg_11421);

assign stage2_imag_65_fu_4457_p2 = (cr1_1_reg_11427 + ai1_2_reg_11451);

assign stage2_imag_66_fu_4985_p2 = (ai1_3_reg_11766 - cr1_2_reg_11736);

assign stage2_imag_67_fu_4555_p2 = (ai0_3_reg_11760 - ci0_2_reg_11730);

assign stage2_imag_68_fu_5034_p2 = (cr1_2_reg_11736 + ai1_3_reg_11766);

assign stage2_imag_69_fu_5562_p2 = (ai1_4_reg_12081 - cr1_3_reg_12057);

assign stage2_imag_70_fu_5132_p2 = (ai0_4_reg_12075 - ci0_3_reg_12051);

assign stage2_imag_71_fu_5611_p2 = (cr1_3_reg_12057 + ai1_4_reg_12081);

assign stage2_imag_72_fu_6139_p2 = (ai1_5_reg_12396 - cr1_4_reg_12372);

assign stage2_imag_73_fu_5709_p2 = (ai0_5_reg_12390 - ci0_4_reg_12366);

assign stage2_imag_74_fu_6188_p2 = (cr1_4_reg_12372 + ai1_5_reg_12396);

assign stage2_imag_75_fu_6716_p2 = (ai1_6_reg_12704 - cr1_5_reg_12681);

assign stage2_imag_76_fu_6712_p2 = (ai0_6_reg_12698 - ci0_5_reg_12675);

assign stage2_imag_77_fu_6765_p2 = (cr1_5_reg_12681 + ai1_6_reg_12704);

assign stage2_imag_78_fu_7284_p2 = (ai1_7_reg_13011 - cr1_6_reg_12983);

assign stage2_imag_79_fu_7288_p2 = (ai0_7_reg_13005 - ci0_6_reg_12977);

assign stage2_imag_80_fu_7292_p2 = (cr1_6_reg_12983 + ai1_7_reg_13011);

assign stage2_imag_fu_8149_p2 = (trunc_ln8_reg_13688 + a_imag_8_reg_11253);

assign stage2_real_29_fu_8154_p2 = (a_real_8_reg_11247 - trunc_ln7_reg_13682);

assign stage2_real_30_fu_8164_p2 = (trunc_ln10_s_reg_13694 + stage2_real_60_reg_11393);

assign stage2_real_31_fu_8174_p2 = (stage2_real_60_reg_11393 - trunc_ln10_s_reg_13694);

assign stage2_real_32_fu_8184_p2 = (trunc_ln10_1_reg_13706 + stage2_real_61_reg_11148);

assign stage2_real_33_fu_8194_p2 = (stage2_real_61_reg_11148 - trunc_ln10_1_reg_13706);

assign stage2_real_34_fu_8204_p2 = (trunc_ln10_2_reg_13718 + stage2_real_62_reg_11399);

assign stage2_real_35_fu_8214_p2 = (stage2_real_62_reg_11399 - trunc_ln10_2_reg_13718);

assign stage2_real_36_fu_8224_p2 = (trunc_ln10_3_reg_13730 + a_real_9_reg_11562);

assign stage2_real_37_fu_8234_p2 = (a_real_9_reg_11562 - trunc_ln10_3_reg_13730);

assign stage2_real_38_fu_8244_p2 = (trunc_ln10_4_reg_13742 + stage2_real_63_reg_11696);

assign stage2_real_39_fu_8254_p2 = (stage2_real_63_reg_11696 - trunc_ln10_4_reg_13742);

assign stage2_real_40_fu_8264_p2 = (trunc_ln10_5_reg_13754 + stage2_real_64_reg_11457);

assign stage2_real_41_fu_8274_p2 = (stage2_real_64_reg_11457 - trunc_ln10_5_reg_13754);

assign stage2_real_42_fu_8284_p2 = (trunc_ln10_6_reg_13766 + stage2_real_65_reg_11702);

assign stage2_real_43_fu_8294_p2 = (stage2_real_65_reg_11702 - trunc_ln10_6_reg_13766);

assign stage2_real_44_fu_8304_p2 = (trunc_ln10_7_reg_13778 + a_real_10_reg_11877);

assign stage2_real_45_fu_8314_p2 = (a_real_10_reg_11877 - trunc_ln10_7_reg_13778);

assign stage2_real_46_fu_8324_p2 = (trunc_ln10_8_reg_13790 + stage2_real_66_reg_11883);

assign stage2_real_47_fu_8334_p2 = (stage2_real_66_reg_11883 - trunc_ln10_8_reg_13790);

assign stage2_real_48_fu_8344_p2 = (trunc_ln10_9_reg_13802 + stage2_real_67_reg_11772);

assign stage2_real_49_fu_8354_p2 = (stage2_real_67_reg_11772 - trunc_ln10_9_reg_13802);

assign stage2_real_50_fu_8364_p2 = (trunc_ln10_10_reg_13814 + stage2_real_68_reg_11889);

assign stage2_real_51_fu_8374_p2 = (stage2_real_68_reg_11889 - trunc_ln10_10_reg_13814);

assign stage2_real_52_fu_8384_p2 = (trunc_ln10_11_reg_13826 + a_real_11_reg_12192);

assign stage2_real_53_fu_8394_p2 = (a_real_11_reg_12192 - trunc_ln10_11_reg_13826);

assign stage2_real_54_fu_8404_p2 = (trunc_ln10_12_reg_13838 + stage2_real_69_reg_12198);

assign stage2_real_55_fu_8414_p2 = (stage2_real_69_reg_12198 - trunc_ln10_12_reg_13838);

assign stage2_real_56_fu_8424_p2 = (trunc_ln10_13_reg_13850 + stage2_real_70_reg_12087);

assign stage2_real_57_fu_8434_p2 = (stage2_real_70_reg_12087 - trunc_ln10_13_reg_13850);

assign stage2_real_58_fu_8444_p2 = (trunc_ln10_14_reg_13862 + stage2_real_71_reg_12204);

assign stage2_real_59_fu_8454_p2 = (stage2_real_71_reg_12204 - trunc_ln10_14_reg_13862);

assign stage2_real_60_fu_3730_p2 = (ci1_reg_11130 + ar1_reg_11107);

assign stage2_real_61_fu_3267_p2 = (ar0_fu_3223_p2 - cr0_fu_3233_p2);

assign stage2_real_62_fu_3734_p2 = (ar1_reg_11107 - ci1_reg_11130);

assign stage2_real_63_fu_4304_p2 = (ci1_1_reg_11433 + ar1_1_reg_11410);

assign stage2_real_64_fu_3840_p2 = (ar0_1_fu_3792_p2 - cr0_1_fu_3802_p2);

assign stage2_real_65_fu_4308_p2 = (ar1_1_reg_11410 - ci1_1_reg_11433);

assign stage2_real_66_fu_4465_p2 = (ci1_2_reg_11742 + ar1_2_reg_11719);

assign stage2_real_67_fu_4422_p2 = (ar0_2_fu_4370_p2 - cr0_2_fu_4380_p2);

assign stage2_real_68_fu_4469_p2 = (ar1_2_reg_11719 - ci1_2_reg_11742);

assign stage2_real_69_fu_5042_p2 = (ci1_3_reg_12063 + ar1_3_reg_12040);

assign stage2_real_70_fu_4999_p2 = (ar0_3_fu_4951_p2 - cr0_3_fu_4961_p2);

assign stage2_real_71_fu_5046_p2 = (ar1_3_reg_12040 - ci1_3_reg_12063);

assign stage2_real_72_fu_5619_p2 = (ci1_4_reg_12378 + ar1_4_reg_12355);

assign stage2_real_73_fu_5576_p2 = (ar0_4_fu_5528_p2 - cr0_4_fu_5538_p2);

assign stage2_real_74_fu_5623_p2 = (ar1_4_reg_12355 - ci1_4_reg_12378);

assign stage2_real_75_fu_6196_p2 = (ci1_5_reg_12687 + ar1_5_reg_12664);

assign stage2_real_76_fu_6153_p2 = (ar0_5_fu_6105_p2 - cr0_5_fu_6115_p2);

assign stage2_real_77_fu_6200_p2 = (ar1_5_reg_12664 - ci1_5_reg_12687);

assign stage2_real_78_fu_6773_p2 = (ci1_6_reg_12989 + ar1_6_reg_12966);

assign stage2_real_79_fu_6730_p2 = (ar0_6_fu_6678_p2 - cr0_6_fu_6688_p2);

assign stage2_real_80_fu_6777_p2 = (ar1_6_reg_12966 - ci1_6_reg_12989);

assign stage2_real_fu_8144_p2 = (trunc_ln7_reg_13682 + a_real_8_reg_11247);

assign sub_ln120_10_fu_4630_p2 = (12'd1075 - zext_ln120_9_fu_4590_p1);

assign sub_ln120_11_fu_4648_p2 = (12'd12 - sub_ln120_10_fu_4630_p2);

assign sub_ln120_12_fu_5187_p2 = (54'd0 - zext_ln120_20_fu_5183_p1);

assign sub_ln120_13_fu_5207_p2 = (12'd1075 - zext_ln120_12_fu_5167_p1);

assign sub_ln120_14_fu_5225_p2 = (12'd12 - sub_ln120_13_fu_5207_p2);

assign sub_ln120_15_fu_5764_p2 = (54'd0 - zext_ln120_24_fu_5760_p1);

assign sub_ln120_16_fu_5784_p2 = (12'd1075 - zext_ln120_15_fu_5744_p1);

assign sub_ln120_17_fu_5802_p2 = (12'd12 - sub_ln120_16_fu_5784_p2);

assign sub_ln120_18_fu_6333_p2 = (54'd0 - zext_ln120_27_fu_6329_p1);

assign sub_ln120_19_fu_6353_p2 = (12'd1075 - zext_ln120_18_fu_6313_p1);

assign sub_ln120_1_fu_2902_p2 = (12'd1075 - zext_ln120_fu_2862_p1);

assign sub_ln120_20_fu_6371_p2 = (12'd12 - sub_ln120_19_fu_6353_p2);

assign sub_ln120_21_fu_6905_p2 = (54'd0 - zext_ln120_30_fu_6901_p1);

assign sub_ln120_22_fu_6925_p2 = (12'd1075 - zext_ln120_21_fu_6885_p1);

assign sub_ln120_23_fu_6943_p2 = (12'd12 - sub_ln120_22_fu_6925_p2);

assign sub_ln120_2_fu_2920_p2 = (12'd12 - sub_ln120_1_fu_2902_p2);

assign sub_ln120_3_fu_3443_p2 = (54'd0 - zext_ln120_7_fu_3439_p1);

assign sub_ln120_4_fu_3463_p2 = (12'd1075 - zext_ln120_3_fu_3423_p1);

assign sub_ln120_5_fu_3481_p2 = (12'd12 - sub_ln120_4_fu_3463_p2);

assign sub_ln120_6_fu_4017_p2 = (54'd0 - zext_ln120_11_fu_4013_p1);

assign sub_ln120_7_fu_4037_p2 = (12'd1075 - zext_ln120_6_fu_3997_p1);

assign sub_ln120_8_fu_4055_p2 = (12'd12 - sub_ln120_7_fu_4037_p2);

assign sub_ln120_9_fu_4610_p2 = (54'd0 - zext_ln120_16_fu_4606_p1);

assign sub_ln120_fu_2882_p2 = (54'd0 - zext_ln120_2_fu_2878_p1);

assign sub_ln35_7_fu_7322_p2 = (ai1_fu_7300_p2 - cr1_7_fu_7308_p2);

assign sub_ln36_14_fu_7328_p2 = (ar0_7_reg_13202 - cr0_7_fu_7304_p2);

assign sub_ln36_15_fu_7333_p2 = (ai0_fu_7296_p2 - ci0_7_reg_13208);

assign sub_ln37_7_fu_7274_p2 = (ar1_7_fu_7251_p2 - ci1_7_fu_7262_p2);

assign tmp1_fu_2852_p4 = {{bitcast_ln724_fu_2836_p1[62:52]}};

assign tmp_10_fu_4572_p3 = bitcast_ln724_3_fu_4564_p1[32'd63];

assign tmp_11_fu_5157_p4 = {{bitcast_ln724_4_fu_5141_p1[62:52]}};

assign tmp_12_fu_4672_p4 = {{select_ln120_13_fu_4654_p3[11:4]}};

assign tmp_13_fu_5149_p3 = bitcast_ln724_4_fu_5141_p1[32'd63];

assign tmp_14_fu_5734_p4 = {{bitcast_ln724_5_fu_5718_p1[62:52]}};

assign tmp_15_fu_5249_p4 = {{select_ln120_17_fu_5231_p3[11:4]}};

assign tmp_16_fu_5726_p3 = bitcast_ln724_5_fu_5718_p1[32'd63];

assign tmp_17_fu_6303_p4 = {{bitcast_ln724_6_fu_6287_p1[62:52]}};

assign tmp_18_fu_5826_p4 = {{select_ln120_21_fu_5808_p3[11:4]}};

assign tmp_19_fu_6295_p3 = bitcast_ln724_6_fu_6287_p1[32'd63];

assign tmp_20_fu_6875_p4 = {{bitcast_ln724_7_fu_6859_p1[62:52]}};

assign tmp_21_fu_6395_p4 = {{select_ln120_25_fu_6377_p3[11:4]}};

assign tmp_22_fu_6867_p3 = bitcast_ln724_7_fu_6859_p1[32'd63];

assign tmp_24_fu_6967_p4 = {{select_ln120_29_fu_6949_p3[11:4]}};

assign tmp_3_fu_2944_p4 = {{select_ln120_1_fu_2926_p3[11:4]}};

assign tmp_4_fu_3405_p3 = bitcast_ln724_1_fu_3397_p1[32'd63];

assign tmp_5_fu_3987_p4 = {{bitcast_ln724_2_fu_3971_p1[62:52]}};

assign tmp_6_fu_3505_p4 = {{select_ln120_5_fu_3487_p3[11:4]}};

assign tmp_7_fu_3979_p3 = bitcast_ln724_2_fu_3971_p1[32'd63];

assign tmp_8_fu_4580_p4 = {{bitcast_ln724_3_fu_4564_p1[62:52]}};

assign tmp_9_fu_4079_p4 = {{select_ln120_9_fu_4061_p3[11:4]}};

assign tmp_fu_2844_p3 = bitcast_ln724_fu_2836_p1[32'd63];

assign tmp_s_fu_3413_p4 = {{bitcast_ln724_1_fu_3397_p1[62:52]}};

assign trunc_ln120_12_fu_3860_p1 = k_2_fu_982[1:0];

assign trunc_ln120_13_fu_3975_p1 = bitcast_ln724_2_fu_3971_p1[62:0];

assign trunc_ln120_14_fu_4001_p1 = bitcast_ln724_2_fu_3971_p1[51:0];

assign trunc_ln120_18_fu_4437_p1 = k_3_fu_1010[1:0];

assign trunc_ln120_19_fu_4568_p1 = bitcast_ln724_3_fu_4564_p1[62:0];

assign trunc_ln120_1_fu_2840_p1 = bitcast_ln724_fu_2836_p1[62:0];

assign trunc_ln120_20_fu_4594_p1 = bitcast_ln724_3_fu_4564_p1[51:0];

assign trunc_ln120_24_fu_5014_p1 = k_4_fu_1038[1:0];

assign trunc_ln120_25_fu_5145_p1 = bitcast_ln724_4_fu_5141_p1[62:0];

assign trunc_ln120_26_fu_5171_p1 = bitcast_ln724_4_fu_5141_p1[51:0];

assign trunc_ln120_2_fu_2866_p1 = bitcast_ln724_fu_2836_p1[51:0];

assign trunc_ln120_30_fu_5591_p1 = k_5_fu_1066[1:0];

assign trunc_ln120_31_fu_5722_p1 = bitcast_ln724_5_fu_5718_p1[62:0];

assign trunc_ln120_32_fu_5748_p1 = bitcast_ln724_5_fu_5718_p1[51:0];

assign trunc_ln120_36_fu_6168_p1 = k_6_fu_1094[1:0];

assign trunc_ln120_37_fu_6291_p1 = bitcast_ln724_6_fu_6287_p1[62:0];

assign trunc_ln120_38_fu_6317_p1 = bitcast_ln724_6_fu_6287_p1[51:0];

assign trunc_ln120_42_fu_6745_p1 = k_7_fu_1122[1:0];

assign trunc_ln120_43_fu_6863_p1 = bitcast_ln724_7_fu_6859_p1[62:0];

assign trunc_ln120_44_fu_6889_p1 = bitcast_ln724_7_fu_6859_p1[51:0];

assign trunc_ln120_6_fu_3287_p1 = k_1_fu_954[1:0];

assign trunc_ln120_7_fu_3401_p1 = bitcast_ln724_1_fu_3397_p1[62:0];

assign trunc_ln120_8_fu_3427_p1 = bitcast_ln724_1_fu_3397_p1[51:0];

assign trunc_ln120_fu_2738_p1 = k_fu_158[1:0];

assign w_imag_3_10_fu_3131_p3 = ((icmp_ln121_fu_3071_p2[0:0] == 1'b1) ? sext_ln122_fu_3111_p1 : w_imag_3_1_fu_174);

assign w_imag_3_15_fu_3676_p3 = ((or_ln121_1_fu_3642_p2[0:0] == 1'b1) ? w_imag_3_6_fu_978 : sext_ln122_1_fu_3672_p1);

assign w_imag_3_16_fu_3684_p3 = ((icmp_ln121_3_fu_3637_p2[0:0] == 1'b1) ? sext_ln122_1_fu_3672_p1 : w_imag_3_5_fu_974);

assign w_imag_3_17_fu_3692_p3 = ((icmp_ln121_2_fu_3632_p2[0:0] == 1'b1) ? sext_ln122_1_fu_3672_p1 : w_imag_3_4_fu_970);

assign w_imag_3_22_fu_4250_p3 = ((or_ln121_2_fu_4216_p2[0:0] == 1'b1) ? w_imag_3_13_fu_1006 : sext_ln122_2_fu_4246_p1);

assign w_imag_3_23_fu_4258_p3 = ((icmp_ln121_5_fu_4211_p2[0:0] == 1'b1) ? sext_ln122_2_fu_4246_p1 : w_imag_3_12_fu_1002);

assign w_imag_3_24_fu_4266_p3 = ((icmp_ln121_4_fu_4206_p2[0:0] == 1'b1) ? sext_ln122_2_fu_4246_p1 : w_imag_3_11_fu_998);

assign w_imag_3_29_fu_4843_p3 = ((or_ln121_3_fu_4809_p2[0:0] == 1'b1) ? w_imag_3_20_fu_1034 : sext_ln122_3_fu_4839_p1);

assign w_imag_3_30_fu_4851_p3 = ((icmp_ln121_7_fu_4804_p2[0:0] == 1'b1) ? sext_ln122_3_fu_4839_p1 : w_imag_3_19_fu_1030);

assign w_imag_3_31_fu_4859_p3 = ((icmp_ln121_6_fu_4799_p2[0:0] == 1'b1) ? sext_ln122_3_fu_4839_p1 : w_imag_3_18_fu_1026);

assign w_imag_3_36_fu_5420_p3 = ((or_ln121_4_fu_5386_p2[0:0] == 1'b1) ? w_imag_3_27_fu_1062 : sext_ln122_4_fu_5416_p1);

assign w_imag_3_37_fu_5428_p3 = ((icmp_ln121_9_fu_5381_p2[0:0] == 1'b1) ? sext_ln122_4_fu_5416_p1 : w_imag_3_26_fu_1058);

assign w_imag_3_38_fu_5436_p3 = ((icmp_ln121_8_fu_5376_p2[0:0] == 1'b1) ? sext_ln122_4_fu_5416_p1 : w_imag_3_25_fu_1054);

assign w_imag_3_43_fu_5997_p3 = ((or_ln121_5_fu_5963_p2[0:0] == 1'b1) ? w_imag_3_34_fu_1090 : sext_ln122_5_fu_5993_p1);

assign w_imag_3_44_fu_6005_p3 = ((icmp_ln121_11_fu_5958_p2[0:0] == 1'b1) ? sext_ln122_5_fu_5993_p1 : w_imag_3_33_fu_1086);

assign w_imag_3_45_fu_6013_p3 = ((icmp_ln121_10_fu_5953_p2[0:0] == 1'b1) ? sext_ln122_5_fu_5993_p1 : w_imag_3_32_fu_1082);

assign w_imag_3_56_fu_6566_p3 = ((or_ln121_6_fu_6532_p2[0:0] == 1'b1) ? w_imag_3_41_fu_1118 : sext_ln122_6_fu_6562_p1);

assign w_imag_3_57_fu_6574_p3 = ((icmp_ln121_13_fu_6527_p2[0:0] == 1'b1) ? sext_ln122_6_fu_6562_p1 : w_imag_3_40_fu_1114);

assign w_imag_3_58_fu_6582_p3 = ((icmp_ln121_12_fu_6522_p2[0:0] == 1'b1) ? sext_ln122_6_fu_6562_p1 : w_imag_3_39_fu_1110);

assign w_imag_3_60_fu_7138_p3 = ((or_ln121_7_fu_7104_p2[0:0] == 1'b1) ? w_imag_3_51_fu_1146 : sext_ln122_7_fu_7134_p1);

assign w_imag_3_61_fu_7146_p3 = ((icmp_ln121_15_fu_7099_p2[0:0] == 1'b1) ? sext_ln122_7_fu_7134_p1 : w_imag_3_47_fu_1142);

assign w_imag_3_62_fu_7154_p3 = ((icmp_ln121_14_fu_7094_p2[0:0] == 1'b1) ? sext_ln122_7_fu_7134_p1 : w_imag_3_46_fu_1138);

assign w_imag_3_9_fu_3123_p3 = ((icmp_ln121_1_fu_3076_p2[0:0] == 1'b1) ? sext_ln122_fu_3111_p1 : w_imag_3_2_fu_178);

assign w_imag_3_fu_3115_p3 = ((or_ln121_fu_3081_p2[0:0] == 1'b1) ? w_imag_3_3_fu_182 : sext_ln122_fu_3111_p1);

assign w_real_3_10_fu_3103_p3 = ((icmp_ln121_fu_3071_p2[0:0] == 1'b1) ? sext_ln121_fu_3067_p1 : w_real_3_1_fu_162);

assign w_real_3_15_fu_3648_p3 = ((or_ln121_1_fu_3642_p2[0:0] == 1'b1) ? w_real_3_6_fu_966 : sext_ln121_1_fu_3628_p1);

assign w_real_3_16_fu_3656_p3 = ((icmp_ln121_3_fu_3637_p2[0:0] == 1'b1) ? sext_ln121_1_fu_3628_p1 : w_real_3_5_fu_962);

assign w_real_3_17_fu_3664_p3 = ((icmp_ln121_2_fu_3632_p2[0:0] == 1'b1) ? sext_ln121_1_fu_3628_p1 : w_real_3_4_fu_958);

assign w_real_3_22_fu_4222_p3 = ((or_ln121_2_fu_4216_p2[0:0] == 1'b1) ? w_real_3_13_fu_994 : sext_ln121_2_fu_4202_p1);

assign w_real_3_23_fu_4230_p3 = ((icmp_ln121_5_fu_4211_p2[0:0] == 1'b1) ? sext_ln121_2_fu_4202_p1 : w_real_3_12_fu_990);

assign w_real_3_24_fu_4238_p3 = ((icmp_ln121_4_fu_4206_p2[0:0] == 1'b1) ? sext_ln121_2_fu_4202_p1 : w_real_3_11_fu_986);

assign w_real_3_29_fu_4815_p3 = ((or_ln121_3_fu_4809_p2[0:0] == 1'b1) ? w_real_3_20_fu_1022 : sext_ln121_3_fu_4795_p1);

assign w_real_3_30_fu_4823_p3 = ((icmp_ln121_7_fu_4804_p2[0:0] == 1'b1) ? sext_ln121_3_fu_4795_p1 : w_real_3_19_fu_1018);

assign w_real_3_31_fu_4831_p3 = ((icmp_ln121_6_fu_4799_p2[0:0] == 1'b1) ? sext_ln121_3_fu_4795_p1 : w_real_3_18_fu_1014);

assign w_real_3_36_fu_5392_p3 = ((or_ln121_4_fu_5386_p2[0:0] == 1'b1) ? w_real_3_27_fu_1050 : sext_ln121_4_fu_5372_p1);

assign w_real_3_37_fu_5400_p3 = ((icmp_ln121_9_fu_5381_p2[0:0] == 1'b1) ? sext_ln121_4_fu_5372_p1 : w_real_3_26_fu_1046);

assign w_real_3_38_fu_5408_p3 = ((icmp_ln121_8_fu_5376_p2[0:0] == 1'b1) ? sext_ln121_4_fu_5372_p1 : w_real_3_25_fu_1042);

assign w_real_3_43_fu_5969_p3 = ((or_ln121_5_fu_5963_p2[0:0] == 1'b1) ? w_real_3_34_fu_1078 : sext_ln121_5_fu_5949_p1);

assign w_real_3_44_fu_5977_p3 = ((icmp_ln121_11_fu_5958_p2[0:0] == 1'b1) ? sext_ln121_5_fu_5949_p1 : w_real_3_33_fu_1074);

assign w_real_3_45_fu_5985_p3 = ((icmp_ln121_10_fu_5953_p2[0:0] == 1'b1) ? sext_ln121_5_fu_5949_p1 : w_real_3_32_fu_1070);

assign w_real_3_56_fu_6538_p3 = ((or_ln121_6_fu_6532_p2[0:0] == 1'b1) ? w_real_3_41_fu_1106 : sext_ln121_6_fu_6518_p1);

assign w_real_3_57_fu_6546_p3 = ((icmp_ln121_13_fu_6527_p2[0:0] == 1'b1) ? sext_ln121_6_fu_6518_p1 : w_real_3_40_fu_1102);

assign w_real_3_58_fu_6554_p3 = ((icmp_ln121_12_fu_6522_p2[0:0] == 1'b1) ? sext_ln121_6_fu_6518_p1 : w_real_3_39_fu_1098);

assign w_real_3_60_fu_7110_p3 = ((or_ln121_7_fu_7104_p2[0:0] == 1'b1) ? w_real_3_51_fu_1134 : sext_ln121_7_fu_7090_p1);

assign w_real_3_61_fu_7118_p3 = ((icmp_ln121_15_fu_7099_p2[0:0] == 1'b1) ? sext_ln121_7_fu_7090_p1 : w_real_3_47_fu_1130);

assign w_real_3_62_fu_7126_p3 = ((icmp_ln121_14_fu_7094_p2[0:0] == 1'b1) ? sext_ln121_7_fu_7090_p1 : w_real_3_46_fu_1126);

assign w_real_3_9_fu_3095_p3 = ((icmp_ln121_1_fu_3076_p2[0:0] == 1'b1) ? sext_ln121_fu_3067_p1 : w_real_3_2_fu_166);

assign w_real_3_fu_3087_p3 = ((or_ln121_fu_3081_p2[0:0] == 1'b1) ? w_real_3_3_fu_170 : sext_ln121_fu_3067_p1);

assign xor_ln120_10_fu_5909_p2 = (icmp_ln120_25_reg_12619 ^ 1'd1);

assign xor_ln120_11_fu_5930_p2 = (or_ln120_5_fu_5926_p2 ^ 1'd1);

assign xor_ln120_12_fu_6478_p2 = (icmp_ln120_30_reg_12916 ^ 1'd1);

assign xor_ln120_13_fu_6499_p2 = (or_ln120_6_fu_6495_p2 ^ 1'd1);

assign xor_ln120_14_fu_7050_p2 = (icmp_ln120_35_reg_13144 ^ 1'd1);

assign xor_ln120_15_fu_7071_p2 = (or_ln120_7_fu_7067_p2 ^ 1'd1);

assign xor_ln120_1_fu_3048_p2 = (or_ln120_fu_3044_p2 ^ 1'd1);

assign xor_ln120_2_fu_3588_p2 = (icmp_ln120_5_reg_11353 ^ 1'd1);

assign xor_ln120_3_fu_3609_p2 = (or_ln120_1_fu_3605_p2 ^ 1'd1);

assign xor_ln120_4_fu_4162_p2 = (icmp_ln120_10_reg_11656 ^ 1'd1);

assign xor_ln120_5_fu_4183_p2 = (or_ln120_2_fu_4179_p2 ^ 1'd1);

assign xor_ln120_6_fu_4755_p2 = (icmp_ln120_15_reg_11995 ^ 1'd1);

assign xor_ln120_7_fu_4776_p2 = (or_ln120_3_fu_4772_p2 ^ 1'd1);

assign xor_ln120_8_fu_5332_p2 = (icmp_ln120_20_reg_12310 ^ 1'd1);

assign xor_ln120_9_fu_5353_p2 = (or_ln120_4_fu_5349_p2 ^ 1'd1);

assign xor_ln120_fu_3027_p2 = (icmp_ln120_reg_11062 ^ 1'd1);

assign zext_ln120_10_fu_3864_p1 = trunc_ln120_12_fu_3860_p1;

assign zext_ln120_11_cast_fu_4005_p3 = {{1'd1}, {trunc_ln120_14_fu_4001_p1}};

assign zext_ln120_11_fu_4013_p1 = zext_ln120_11_cast_fu_4005_p3;

assign zext_ln120_12_fu_5167_p1 = tmp_11_fu_5157_p4;

assign zext_ln120_13_fu_4103_p1 = $unsigned(sext_ln120_4_fu_4095_p1);

assign zext_ln120_14_fu_4441_p1 = trunc_ln120_18_fu_4437_p1;

assign zext_ln120_15_fu_5744_p1 = tmp_14_fu_5734_p4;

assign zext_ln120_16_cast_fu_4598_p3 = {{1'd1}, {trunc_ln120_20_fu_4594_p1}};

assign zext_ln120_16_fu_4606_p1 = zext_ln120_16_cast_fu_4598_p3;

assign zext_ln120_17_fu_4696_p1 = $unsigned(sext_ln120_6_fu_4688_p1);

assign zext_ln120_18_fu_6313_p1 = tmp_17_fu_6303_p4;

assign zext_ln120_19_fu_5018_p1 = trunc_ln120_24_fu_5014_p1;

assign zext_ln120_1_fu_2742_p1 = trunc_ln120_fu_2738_p1;

assign zext_ln120_20_cast_fu_5175_p3 = {{1'd1}, {trunc_ln120_26_fu_5171_p1}};

assign zext_ln120_20_fu_5183_p1 = zext_ln120_20_cast_fu_5175_p3;

assign zext_ln120_21_fu_6885_p1 = tmp_20_fu_6875_p4;

assign zext_ln120_22_fu_5273_p1 = $unsigned(sext_ln120_8_fu_5265_p1);

assign zext_ln120_23_fu_5595_p1 = trunc_ln120_30_fu_5591_p1;

assign zext_ln120_24_cast_fu_5752_p3 = {{1'd1}, {trunc_ln120_32_fu_5748_p1}};

assign zext_ln120_24_fu_5760_p1 = zext_ln120_24_cast_fu_5752_p3;

assign zext_ln120_25_fu_5850_p1 = $unsigned(sext_ln120_10_fu_5842_p1);

assign zext_ln120_26_fu_6172_p1 = trunc_ln120_36_fu_6168_p1;

assign zext_ln120_27_cast_fu_6321_p3 = {{1'd1}, {trunc_ln120_38_fu_6317_p1}};

assign zext_ln120_27_fu_6329_p1 = zext_ln120_27_cast_fu_6321_p3;

assign zext_ln120_28_fu_6419_p1 = $unsigned(sext_ln120_12_fu_6411_p1);

assign zext_ln120_29_fu_6749_p1 = trunc_ln120_42_fu_6745_p1;

assign zext_ln120_2_cast_fu_2870_p3 = {{1'd1}, {trunc_ln120_2_fu_2866_p1}};

assign zext_ln120_2_fu_2878_p1 = zext_ln120_2_cast_fu_2870_p3;

assign zext_ln120_30_cast_fu_6893_p3 = {{1'd1}, {trunc_ln120_44_fu_6889_p1}};

assign zext_ln120_30_fu_6901_p1 = zext_ln120_30_cast_fu_6893_p3;

assign zext_ln120_31_fu_6991_p1 = $unsigned(sext_ln120_14_fu_6983_p1);

assign zext_ln120_3_fu_3423_p1 = tmp_s_fu_3413_p4;

assign zext_ln120_4_fu_2968_p1 = $unsigned(sext_ln120_fu_2960_p1);

assign zext_ln120_5_fu_3291_p1 = trunc_ln120_6_fu_3287_p1;

assign zext_ln120_6_fu_3997_p1 = tmp_5_fu_3987_p4;

assign zext_ln120_7_cast_fu_3431_p3 = {{1'd1}, {trunc_ln120_8_fu_3427_p1}};

assign zext_ln120_7_fu_3439_p1 = zext_ln120_7_cast_fu_3431_p3;

assign zext_ln120_8_fu_3529_p1 = $unsigned(sext_ln120_2_fu_3521_p1);

assign zext_ln120_9_fu_4590_p1 = tmp_8_fu_4580_p4;

assign zext_ln120_fu_2862_p1 = tmp1_fu_2852_p4;

endmodule //fft32
