
05_timer_timebase.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e10  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f9c  08000f9c  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000f9c  08000f9c  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000f9c  08000f9c  0000200c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000f9c  08000f9c  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f9c  08000f9c  00001f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000fa0  08000fa0  00001fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08000fa4  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  0000200c  2**0
                  CONTENTS
 10 .bss          00000070  2000000c  2000000c  0000200c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000007c  2000007c  0000200c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000077ba  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001068  00000000  00000000  000097f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008a0  00000000  00000000  0000a860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006a4  00000000  00000000  0000b100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000cad  00000000  00000000  0000b7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000095d6  00000000  00000000  0000c451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8410  00000000  00000000  00015a27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fde37  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002450  00000000  00000000  000fde7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  001002cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08000f84 	.word	0x08000f84

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08000f84 	.word	0x08000f84

080001cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80001d2:	2300      	movs	r3, #0
 80001d4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d6:	2003      	movs	r0, #3
 80001d8:	f000 f938 	bl	800044c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80001dc:	200f      	movs	r0, #15
 80001de:	f000 f815 	bl	800020c <HAL_InitTick>
 80001e2:	4603      	mov	r3, r0
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d002      	beq.n	80001ee <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80001e8:	2301      	movs	r3, #1
 80001ea:	71fb      	strb	r3, [r7, #7]
 80001ec:	e001      	b.n	80001f2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80001ee:	f000 f805 	bl	80001fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80001f2:	79fb      	ldrb	r3, [r7, #7]
}
 80001f4:	4618      	mov	r0, r3
 80001f6:	3708      	adds	r7, #8
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}

080001fc <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000200:	bf00      	nop
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
	...

0800020c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b084      	sub	sp, #16
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000214:	2300      	movs	r3, #0
 8000216:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000218:	4b17      	ldr	r3, [pc, #92]	@ (8000278 <HAL_InitTick+0x6c>)
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d023      	beq.n	8000268 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000220:	4b16      	ldr	r3, [pc, #88]	@ (800027c <HAL_InitTick+0x70>)
 8000222:	681a      	ldr	r2, [r3, #0]
 8000224:	4b14      	ldr	r3, [pc, #80]	@ (8000278 <HAL_InitTick+0x6c>)
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	4619      	mov	r1, r3
 800022a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800022e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000232:	fbb2 f3f3 	udiv	r3, r2, r3
 8000236:	4618      	mov	r0, r3
 8000238:	f000 f93d 	bl	80004b6 <HAL_SYSTICK_Config>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d10f      	bne.n	8000262 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	2b0f      	cmp	r3, #15
 8000246:	d809      	bhi.n	800025c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000248:	2200      	movs	r2, #0
 800024a:	6879      	ldr	r1, [r7, #4]
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f000 f907 	bl	8000462 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000254:	4a0a      	ldr	r2, [pc, #40]	@ (8000280 <HAL_InitTick+0x74>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	6013      	str	r3, [r2, #0]
 800025a:	e007      	b.n	800026c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800025c:	2301      	movs	r3, #1
 800025e:	73fb      	strb	r3, [r7, #15]
 8000260:	e004      	b.n	800026c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000262:	2301      	movs	r3, #1
 8000264:	73fb      	strb	r3, [r7, #15]
 8000266:	e001      	b.n	800026c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000268:	2301      	movs	r3, #1
 800026a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800026c:	7bfb      	ldrb	r3, [r7, #15]
}
 800026e:	4618      	mov	r0, r3
 8000270:	3710      	adds	r7, #16
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	20000004 	.word	0x20000004
 800027c:	20000008 	.word	0x20000008
 8000280:	20000000 	.word	0x20000000

08000284 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000284:	b480      	push	{r7}
 8000286:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000288:	4b06      	ldr	r3, [pc, #24]	@ (80002a4 <HAL_IncTick+0x20>)
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	461a      	mov	r2, r3
 800028e:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <HAL_IncTick+0x24>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4413      	add	r3, r2
 8000294:	4a04      	ldr	r2, [pc, #16]	@ (80002a8 <HAL_IncTick+0x24>)
 8000296:	6013      	str	r3, [r2, #0]
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	20000004 	.word	0x20000004
 80002a8:	20000028 	.word	0x20000028

080002ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b085      	sub	sp, #20
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	f003 0307 	and.w	r3, r3, #7
 80002ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002bc:	4b0c      	ldr	r3, [pc, #48]	@ (80002f0 <__NVIC_SetPriorityGrouping+0x44>)
 80002be:	68db      	ldr	r3, [r3, #12]
 80002c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002c2:	68ba      	ldr	r2, [r7, #8]
 80002c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80002c8:	4013      	ands	r3, r2
 80002ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002d0:	68bb      	ldr	r3, [r7, #8]
 80002d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80002d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80002de:	4a04      	ldr	r2, [pc, #16]	@ (80002f0 <__NVIC_SetPriorityGrouping+0x44>)
 80002e0:	68bb      	ldr	r3, [r7, #8]
 80002e2:	60d3      	str	r3, [r2, #12]
}
 80002e4:	bf00      	nop
 80002e6:	3714      	adds	r7, #20
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr
 80002f0:	e000ed00 	.word	0xe000ed00

080002f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002f8:	4b04      	ldr	r3, [pc, #16]	@ (800030c <__NVIC_GetPriorityGrouping+0x18>)
 80002fa:	68db      	ldr	r3, [r3, #12]
 80002fc:	0a1b      	lsrs	r3, r3, #8
 80002fe:	f003 0307 	and.w	r3, r3, #7
}
 8000302:	4618      	mov	r0, r3
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	e000ed00 	.word	0xe000ed00

08000310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	4603      	mov	r3, r0
 8000318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800031a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031e:	2b00      	cmp	r3, #0
 8000320:	db0b      	blt.n	800033a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000322:	79fb      	ldrb	r3, [r7, #7]
 8000324:	f003 021f 	and.w	r2, r3, #31
 8000328:	4907      	ldr	r1, [pc, #28]	@ (8000348 <__NVIC_EnableIRQ+0x38>)
 800032a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800032e:	095b      	lsrs	r3, r3, #5
 8000330:	2001      	movs	r0, #1
 8000332:	fa00 f202 	lsl.w	r2, r0, r2
 8000336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	e000e100 	.word	0xe000e100

0800034c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	4603      	mov	r3, r0
 8000354:	6039      	str	r1, [r7, #0]
 8000356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800035c:	2b00      	cmp	r3, #0
 800035e:	db0a      	blt.n	8000376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	b2da      	uxtb	r2, r3
 8000364:	490c      	ldr	r1, [pc, #48]	@ (8000398 <__NVIC_SetPriority+0x4c>)
 8000366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800036a:	0112      	lsls	r2, r2, #4
 800036c:	b2d2      	uxtb	r2, r2
 800036e:	440b      	add	r3, r1
 8000370:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000374:	e00a      	b.n	800038c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000376:	683b      	ldr	r3, [r7, #0]
 8000378:	b2da      	uxtb	r2, r3
 800037a:	4908      	ldr	r1, [pc, #32]	@ (800039c <__NVIC_SetPriority+0x50>)
 800037c:	79fb      	ldrb	r3, [r7, #7]
 800037e:	f003 030f 	and.w	r3, r3, #15
 8000382:	3b04      	subs	r3, #4
 8000384:	0112      	lsls	r2, r2, #4
 8000386:	b2d2      	uxtb	r2, r2
 8000388:	440b      	add	r3, r1
 800038a:	761a      	strb	r2, [r3, #24]
}
 800038c:	bf00      	nop
 800038e:	370c      	adds	r7, #12
 8000390:	46bd      	mov	sp, r7
 8000392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000396:	4770      	bx	lr
 8000398:	e000e100 	.word	0xe000e100
 800039c:	e000ed00 	.word	0xe000ed00

080003a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003a0:	b480      	push	{r7}
 80003a2:	b089      	sub	sp, #36	@ 0x24
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	60f8      	str	r0, [r7, #12]
 80003a8:	60b9      	str	r1, [r7, #8]
 80003aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	f003 0307 	and.w	r3, r3, #7
 80003b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003b4:	69fb      	ldr	r3, [r7, #28]
 80003b6:	f1c3 0307 	rsb	r3, r3, #7
 80003ba:	2b04      	cmp	r3, #4
 80003bc:	bf28      	it	cs
 80003be:	2304      	movcs	r3, #4
 80003c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003c2:	69fb      	ldr	r3, [r7, #28]
 80003c4:	3304      	adds	r3, #4
 80003c6:	2b06      	cmp	r3, #6
 80003c8:	d902      	bls.n	80003d0 <NVIC_EncodePriority+0x30>
 80003ca:	69fb      	ldr	r3, [r7, #28]
 80003cc:	3b03      	subs	r3, #3
 80003ce:	e000      	b.n	80003d2 <NVIC_EncodePriority+0x32>
 80003d0:	2300      	movs	r3, #0
 80003d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003d4:	f04f 32ff 	mov.w	r2, #4294967295
 80003d8:	69bb      	ldr	r3, [r7, #24]
 80003da:	fa02 f303 	lsl.w	r3, r2, r3
 80003de:	43da      	mvns	r2, r3
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	401a      	ands	r2, r3
 80003e4:	697b      	ldr	r3, [r7, #20]
 80003e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003e8:	f04f 31ff 	mov.w	r1, #4294967295
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	fa01 f303 	lsl.w	r3, r1, r3
 80003f2:	43d9      	mvns	r1, r3
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003f8:	4313      	orrs	r3, r2
         );
}
 80003fa:	4618      	mov	r0, r3
 80003fc:	3724      	adds	r7, #36	@ 0x24
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
	...

08000408 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3b01      	subs	r3, #1
 8000414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000418:	d301      	bcc.n	800041e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800041a:	2301      	movs	r3, #1
 800041c:	e00f      	b.n	800043e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800041e:	4a0a      	ldr	r2, [pc, #40]	@ (8000448 <SysTick_Config+0x40>)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	3b01      	subs	r3, #1
 8000424:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000426:	210f      	movs	r1, #15
 8000428:	f04f 30ff 	mov.w	r0, #4294967295
 800042c:	f7ff ff8e 	bl	800034c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000430:	4b05      	ldr	r3, [pc, #20]	@ (8000448 <SysTick_Config+0x40>)
 8000432:	2200      	movs	r2, #0
 8000434:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000436:	4b04      	ldr	r3, [pc, #16]	@ (8000448 <SysTick_Config+0x40>)
 8000438:	2207      	movs	r2, #7
 800043a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800043c:	2300      	movs	r3, #0
}
 800043e:	4618      	mov	r0, r3
 8000440:	3708      	adds	r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	e000e010 	.word	0xe000e010

0800044c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f7ff ff29 	bl	80002ac <__NVIC_SetPriorityGrouping>
}
 800045a:	bf00      	nop
 800045c:	3708      	adds	r7, #8
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}

08000462 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000462:	b580      	push	{r7, lr}
 8000464:	b086      	sub	sp, #24
 8000466:	af00      	add	r7, sp, #0
 8000468:	4603      	mov	r3, r0
 800046a:	60b9      	str	r1, [r7, #8]
 800046c:	607a      	str	r2, [r7, #4]
 800046e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000470:	2300      	movs	r3, #0
 8000472:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000474:	f7ff ff3e 	bl	80002f4 <__NVIC_GetPriorityGrouping>
 8000478:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800047a:	687a      	ldr	r2, [r7, #4]
 800047c:	68b9      	ldr	r1, [r7, #8]
 800047e:	6978      	ldr	r0, [r7, #20]
 8000480:	f7ff ff8e 	bl	80003a0 <NVIC_EncodePriority>
 8000484:	4602      	mov	r2, r0
 8000486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800048a:	4611      	mov	r1, r2
 800048c:	4618      	mov	r0, r3
 800048e:	f7ff ff5d 	bl	800034c <__NVIC_SetPriority>
}
 8000492:	bf00      	nop
 8000494:	3718      	adds	r7, #24
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}

0800049a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800049a:	b580      	push	{r7, lr}
 800049c:	b082      	sub	sp, #8
 800049e:	af00      	add	r7, sp, #0
 80004a0:	4603      	mov	r3, r0
 80004a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80004a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004a8:	4618      	mov	r0, r3
 80004aa:	f7ff ff31 	bl	8000310 <__NVIC_EnableIRQ>
}
 80004ae:	bf00      	nop
 80004b0:	3708      	adds	r7, #8
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}

080004b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004b6:	b580      	push	{r7, lr}
 80004b8:	b082      	sub	sp, #8
 80004ba:	af00      	add	r7, sp, #0
 80004bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004be:	6878      	ldr	r0, [r7, #4]
 80004c0:	f7ff ffa2 	bl	8000408 <SysTick_Config>
 80004c4:	4603      	mov	r3, r0
}
 80004c6:	4618      	mov	r0, r3
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b087      	sub	sp, #28
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80004da:	2300      	movs	r3, #0
 80004dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004de:	e17f      	b.n	80007e0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	2101      	movs	r1, #1
 80004e6:	697b      	ldr	r3, [r7, #20]
 80004e8:	fa01 f303 	lsl.w	r3, r1, r3
 80004ec:	4013      	ands	r3, r2
 80004ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	f000 8171 	beq.w	80007da <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	f003 0303 	and.w	r3, r3, #3
 8000500:	2b01      	cmp	r3, #1
 8000502:	d005      	beq.n	8000510 <HAL_GPIO_Init+0x40>
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	f003 0303 	and.w	r3, r3, #3
 800050c:	2b02      	cmp	r3, #2
 800050e:	d130      	bne.n	8000572 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	689b      	ldr	r3, [r3, #8]
 8000514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	005b      	lsls	r3, r3, #1
 800051a:	2203      	movs	r2, #3
 800051c:	fa02 f303 	lsl.w	r3, r2, r3
 8000520:	43db      	mvns	r3, r3
 8000522:	693a      	ldr	r2, [r7, #16]
 8000524:	4013      	ands	r3, r2
 8000526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	68da      	ldr	r2, [r3, #12]
 800052c:	697b      	ldr	r3, [r7, #20]
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	fa02 f303 	lsl.w	r3, r2, r3
 8000534:	693a      	ldr	r2, [r7, #16]
 8000536:	4313      	orrs	r3, r2
 8000538:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	693a      	ldr	r2, [r7, #16]
 800053e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	685b      	ldr	r3, [r3, #4]
 8000544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000546:	2201      	movs	r2, #1
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	fa02 f303 	lsl.w	r3, r2, r3
 800054e:	43db      	mvns	r3, r3
 8000550:	693a      	ldr	r2, [r7, #16]
 8000552:	4013      	ands	r3, r2
 8000554:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	685b      	ldr	r3, [r3, #4]
 800055a:	091b      	lsrs	r3, r3, #4
 800055c:	f003 0201 	and.w	r2, r3, #1
 8000560:	697b      	ldr	r3, [r7, #20]
 8000562:	fa02 f303 	lsl.w	r3, r2, r3
 8000566:	693a      	ldr	r2, [r7, #16]
 8000568:	4313      	orrs	r3, r2
 800056a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	693a      	ldr	r2, [r7, #16]
 8000570:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000572:	683b      	ldr	r3, [r7, #0]
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	f003 0303 	and.w	r3, r3, #3
 800057a:	2b03      	cmp	r3, #3
 800057c:	d118      	bne.n	80005b0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000582:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000584:	2201      	movs	r2, #1
 8000586:	697b      	ldr	r3, [r7, #20]
 8000588:	fa02 f303 	lsl.w	r3, r2, r3
 800058c:	43db      	mvns	r3, r3
 800058e:	693a      	ldr	r2, [r7, #16]
 8000590:	4013      	ands	r3, r2
 8000592:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	08db      	lsrs	r3, r3, #3
 800059a:	f003 0201 	and.w	r2, r3, #1
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	fa02 f303 	lsl.w	r3, r2, r3
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	4313      	orrs	r3, r2
 80005a8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	693a      	ldr	r2, [r7, #16]
 80005ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	f003 0303 	and.w	r3, r3, #3
 80005b8:	2b03      	cmp	r3, #3
 80005ba:	d017      	beq.n	80005ec <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	68db      	ldr	r3, [r3, #12]
 80005c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80005c2:	697b      	ldr	r3, [r7, #20]
 80005c4:	005b      	lsls	r3, r3, #1
 80005c6:	2203      	movs	r2, #3
 80005c8:	fa02 f303 	lsl.w	r3, r2, r3
 80005cc:	43db      	mvns	r3, r3
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	4013      	ands	r3, r2
 80005d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	689a      	ldr	r2, [r3, #8]
 80005d8:	697b      	ldr	r3, [r7, #20]
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	fa02 f303 	lsl.w	r3, r2, r3
 80005e0:	693a      	ldr	r2, [r7, #16]
 80005e2:	4313      	orrs	r3, r2
 80005e4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	693a      	ldr	r2, [r7, #16]
 80005ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	685b      	ldr	r3, [r3, #4]
 80005f0:	f003 0303 	and.w	r3, r3, #3
 80005f4:	2b02      	cmp	r3, #2
 80005f6:	d123      	bne.n	8000640 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	08da      	lsrs	r2, r3, #3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3208      	adds	r2, #8
 8000600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000604:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	f003 0307 	and.w	r3, r3, #7
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	220f      	movs	r2, #15
 8000610:	fa02 f303 	lsl.w	r3, r2, r3
 8000614:	43db      	mvns	r3, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4013      	ands	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	691a      	ldr	r2, [r3, #16]
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	f003 0307 	and.w	r3, r3, #7
 8000626:	009b      	lsls	r3, r3, #2
 8000628:	fa02 f303 	lsl.w	r3, r2, r3
 800062c:	693a      	ldr	r2, [r7, #16]
 800062e:	4313      	orrs	r3, r2
 8000630:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	08da      	lsrs	r2, r3, #3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	3208      	adds	r2, #8
 800063a:	6939      	ldr	r1, [r7, #16]
 800063c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	005b      	lsls	r3, r3, #1
 800064a:	2203      	movs	r2, #3
 800064c:	fa02 f303 	lsl.w	r3, r2, r3
 8000650:	43db      	mvns	r3, r3
 8000652:	693a      	ldr	r2, [r7, #16]
 8000654:	4013      	ands	r3, r2
 8000656:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	f003 0203 	and.w	r2, r3, #3
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	005b      	lsls	r3, r3, #1
 8000664:	fa02 f303 	lsl.w	r3, r2, r3
 8000668:	693a      	ldr	r2, [r7, #16]
 800066a:	4313      	orrs	r3, r2
 800066c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	693a      	ldr	r2, [r7, #16]
 8000672:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800067c:	2b00      	cmp	r3, #0
 800067e:	f000 80ac 	beq.w	80007da <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000682:	4b5f      	ldr	r3, [pc, #380]	@ (8000800 <HAL_GPIO_Init+0x330>)
 8000684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000686:	4a5e      	ldr	r2, [pc, #376]	@ (8000800 <HAL_GPIO_Init+0x330>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	6613      	str	r3, [r2, #96]	@ 0x60
 800068e:	4b5c      	ldr	r3, [pc, #368]	@ (8000800 <HAL_GPIO_Init+0x330>)
 8000690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800069a:	4a5a      	ldr	r2, [pc, #360]	@ (8000804 <HAL_GPIO_Init+0x334>)
 800069c:	697b      	ldr	r3, [r7, #20]
 800069e:	089b      	lsrs	r3, r3, #2
 80006a0:	3302      	adds	r3, #2
 80006a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	f003 0303 	and.w	r3, r3, #3
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	220f      	movs	r2, #15
 80006b2:	fa02 f303 	lsl.w	r3, r2, r3
 80006b6:	43db      	mvns	r3, r3
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	4013      	ands	r3, r2
 80006bc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80006c4:	d025      	beq.n	8000712 <HAL_GPIO_Init+0x242>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4a4f      	ldr	r2, [pc, #316]	@ (8000808 <HAL_GPIO_Init+0x338>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d01f      	beq.n	800070e <HAL_GPIO_Init+0x23e>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4a4e      	ldr	r2, [pc, #312]	@ (800080c <HAL_GPIO_Init+0x33c>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d019      	beq.n	800070a <HAL_GPIO_Init+0x23a>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a4d      	ldr	r2, [pc, #308]	@ (8000810 <HAL_GPIO_Init+0x340>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d013      	beq.n	8000706 <HAL_GPIO_Init+0x236>
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4a4c      	ldr	r2, [pc, #304]	@ (8000814 <HAL_GPIO_Init+0x344>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d00d      	beq.n	8000702 <HAL_GPIO_Init+0x232>
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	4a4b      	ldr	r2, [pc, #300]	@ (8000818 <HAL_GPIO_Init+0x348>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d007      	beq.n	80006fe <HAL_GPIO_Init+0x22e>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4a4a      	ldr	r2, [pc, #296]	@ (800081c <HAL_GPIO_Init+0x34c>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d101      	bne.n	80006fa <HAL_GPIO_Init+0x22a>
 80006f6:	2306      	movs	r3, #6
 80006f8:	e00c      	b.n	8000714 <HAL_GPIO_Init+0x244>
 80006fa:	2307      	movs	r3, #7
 80006fc:	e00a      	b.n	8000714 <HAL_GPIO_Init+0x244>
 80006fe:	2305      	movs	r3, #5
 8000700:	e008      	b.n	8000714 <HAL_GPIO_Init+0x244>
 8000702:	2304      	movs	r3, #4
 8000704:	e006      	b.n	8000714 <HAL_GPIO_Init+0x244>
 8000706:	2303      	movs	r3, #3
 8000708:	e004      	b.n	8000714 <HAL_GPIO_Init+0x244>
 800070a:	2302      	movs	r3, #2
 800070c:	e002      	b.n	8000714 <HAL_GPIO_Init+0x244>
 800070e:	2301      	movs	r3, #1
 8000710:	e000      	b.n	8000714 <HAL_GPIO_Init+0x244>
 8000712:	2300      	movs	r3, #0
 8000714:	697a      	ldr	r2, [r7, #20]
 8000716:	f002 0203 	and.w	r2, r2, #3
 800071a:	0092      	lsls	r2, r2, #2
 800071c:	4093      	lsls	r3, r2
 800071e:	693a      	ldr	r2, [r7, #16]
 8000720:	4313      	orrs	r3, r2
 8000722:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000724:	4937      	ldr	r1, [pc, #220]	@ (8000804 <HAL_GPIO_Init+0x334>)
 8000726:	697b      	ldr	r3, [r7, #20]
 8000728:	089b      	lsrs	r3, r3, #2
 800072a:	3302      	adds	r3, #2
 800072c:	693a      	ldr	r2, [r7, #16]
 800072e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000732:	4b3b      	ldr	r3, [pc, #236]	@ (8000820 <HAL_GPIO_Init+0x350>)
 8000734:	689b      	ldr	r3, [r3, #8]
 8000736:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	43db      	mvns	r3, r3
 800073c:	693a      	ldr	r2, [r7, #16]
 800073e:	4013      	ands	r3, r2
 8000740:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800074a:	2b00      	cmp	r3, #0
 800074c:	d003      	beq.n	8000756 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800074e:	693a      	ldr	r2, [r7, #16]
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	4313      	orrs	r3, r2
 8000754:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000756:	4a32      	ldr	r2, [pc, #200]	@ (8000820 <HAL_GPIO_Init+0x350>)
 8000758:	693b      	ldr	r3, [r7, #16]
 800075a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800075c:	4b30      	ldr	r3, [pc, #192]	@ (8000820 <HAL_GPIO_Init+0x350>)
 800075e:	68db      	ldr	r3, [r3, #12]
 8000760:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	43db      	mvns	r3, r3
 8000766:	693a      	ldr	r2, [r7, #16]
 8000768:	4013      	ands	r3, r2
 800076a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000774:	2b00      	cmp	r3, #0
 8000776:	d003      	beq.n	8000780 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000778:	693a      	ldr	r2, [r7, #16]
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	4313      	orrs	r3, r2
 800077e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000780:	4a27      	ldr	r2, [pc, #156]	@ (8000820 <HAL_GPIO_Init+0x350>)
 8000782:	693b      	ldr	r3, [r7, #16]
 8000784:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000786:	4b26      	ldr	r3, [pc, #152]	@ (8000820 <HAL_GPIO_Init+0x350>)
 8000788:	685b      	ldr	r3, [r3, #4]
 800078a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	43db      	mvns	r3, r3
 8000790:	693a      	ldr	r2, [r7, #16]
 8000792:	4013      	ands	r3, r2
 8000794:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	685b      	ldr	r3, [r3, #4]
 800079a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d003      	beq.n	80007aa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80007a2:	693a      	ldr	r2, [r7, #16]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	4313      	orrs	r3, r2
 80007a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80007aa:	4a1d      	ldr	r2, [pc, #116]	@ (8000820 <HAL_GPIO_Init+0x350>)
 80007ac:	693b      	ldr	r3, [r7, #16]
 80007ae:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80007b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000820 <HAL_GPIO_Init+0x350>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	43db      	mvns	r3, r3
 80007ba:	693a      	ldr	r2, [r7, #16]
 80007bc:	4013      	ands	r3, r2
 80007be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d003      	beq.n	80007d4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80007cc:	693a      	ldr	r2, [r7, #16]
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	4313      	orrs	r3, r2
 80007d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80007d4:	4a12      	ldr	r2, [pc, #72]	@ (8000820 <HAL_GPIO_Init+0x350>)
 80007d6:	693b      	ldr	r3, [r7, #16]
 80007d8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	3301      	adds	r3, #1
 80007de:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	fa22 f303 	lsr.w	r3, r2, r3
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	f47f ae78 	bne.w	80004e0 <HAL_GPIO_Init+0x10>
  }
}
 80007f0:	bf00      	nop
 80007f2:	bf00      	nop
 80007f4:	371c      	adds	r7, #28
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	40021000 	.word	0x40021000
 8000804:	40010000 	.word	0x40010000
 8000808:	48000400 	.word	0x48000400
 800080c:	48000800 	.word	0x48000800
 8000810:	48000c00 	.word	0x48000c00
 8000814:	48001000 	.word	0x48001000
 8000818:	48001400 	.word	0x48001400
 800081c:	48001800 	.word	0x48001800
 8000820:	40010400 	.word	0x40010400

08000824 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	460b      	mov	r3, r1
 800082e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	695b      	ldr	r3, [r3, #20]
 8000834:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000836:	887a      	ldrh	r2, [r7, #2]
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	4013      	ands	r3, r2
 800083c:	041a      	lsls	r2, r3, #16
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	43d9      	mvns	r1, r3
 8000842:	887b      	ldrh	r3, [r7, #2]
 8000844:	400b      	ands	r3, r1
 8000846:	431a      	orrs	r2, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	619a      	str	r2, [r3, #24]
}
 800084c:	bf00      	nop
 800084e:	3714      	adds	r7, #20
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr

08000858 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d101      	bne.n	800086a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000866:	2301      	movs	r3, #1
 8000868:	e049      	b.n	80008fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d106      	bne.n	8000884 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2200      	movs	r2, #0
 800087a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800087e:	6878      	ldr	r0, [r7, #4]
 8000880:	f000 f841 	bl	8000906 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2202      	movs	r2, #2
 8000888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	3304      	adds	r3, #4
 8000894:	4619      	mov	r1, r3
 8000896:	4610      	mov	r0, r2
 8000898:	f000 f9da 	bl	8000c50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2201      	movs	r2, #1
 80008a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	2201      	movs	r2, #1
 80008a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2201      	movs	r2, #1
 80008b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2201      	movs	r2, #1
 80008c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2201      	movs	r2, #1
 80008c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2201      	movs	r2, #1
 80008d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2201      	movs	r2, #1
 80008d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2201      	movs	r2, #1
 80008e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2201      	movs	r2, #1
 80008e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2201      	movs	r2, #1
 80008f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2201      	movs	r2, #1
 80008f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80008fc:	2300      	movs	r3, #0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8000906:	b480      	push	{r7}
 8000908:	b083      	sub	sp, #12
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
	...

0800091c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800092a:	b2db      	uxtb	r3, r3
 800092c:	2b01      	cmp	r3, #1
 800092e:	d001      	beq.n	8000934 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8000930:	2301      	movs	r3, #1
 8000932:	e04f      	b.n	80009d4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2202      	movs	r2, #2
 8000938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	68da      	ldr	r2, [r3, #12]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	f042 0201 	orr.w	r2, r2, #1
 800094a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a23      	ldr	r2, [pc, #140]	@ (80009e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d01d      	beq.n	8000992 <HAL_TIM_Base_Start_IT+0x76>
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800095e:	d018      	beq.n	8000992 <HAL_TIM_Base_Start_IT+0x76>
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a1f      	ldr	r2, [pc, #124]	@ (80009e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d013      	beq.n	8000992 <HAL_TIM_Base_Start_IT+0x76>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a1e      	ldr	r2, [pc, #120]	@ (80009e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d00e      	beq.n	8000992 <HAL_TIM_Base_Start_IT+0x76>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a1c      	ldr	r2, [pc, #112]	@ (80009ec <HAL_TIM_Base_Start_IT+0xd0>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d009      	beq.n	8000992 <HAL_TIM_Base_Start_IT+0x76>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a1b      	ldr	r2, [pc, #108]	@ (80009f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d004      	beq.n	8000992 <HAL_TIM_Base_Start_IT+0x76>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a19      	ldr	r2, [pc, #100]	@ (80009f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d115      	bne.n	80009be <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	689a      	ldr	r2, [r3, #8]
 8000998:	4b17      	ldr	r3, [pc, #92]	@ (80009f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800099a:	4013      	ands	r3, r2
 800099c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	2b06      	cmp	r3, #6
 80009a2:	d015      	beq.n	80009d0 <HAL_TIM_Base_Start_IT+0xb4>
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80009aa:	d011      	beq.n	80009d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	f042 0201 	orr.w	r2, r2, #1
 80009ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80009bc:	e008      	b.n	80009d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f042 0201 	orr.w	r2, r2, #1
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	e000      	b.n	80009d2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80009d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80009d2:	2300      	movs	r3, #0
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3714      	adds	r7, #20
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	40012c00 	.word	0x40012c00
 80009e4:	40000400 	.word	0x40000400
 80009e8:	40000800 	.word	0x40000800
 80009ec:	40000c00 	.word	0x40000c00
 80009f0:	40013400 	.word	0x40013400
 80009f4:	40014000 	.word	0x40014000
 80009f8:	00010007 	.word	0x00010007

080009fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	691b      	ldr	r3, [r3, #16]
 8000a12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	f003 0302 	and.w	r3, r3, #2
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d020      	beq.n	8000a60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	f003 0302 	and.w	r3, r3, #2
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d01b      	beq.n	8000a60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f06f 0202 	mvn.w	r2, #2
 8000a30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2201      	movs	r2, #1
 8000a36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	699b      	ldr	r3, [r3, #24]
 8000a3e:	f003 0303 	and.w	r3, r3, #3
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d003      	beq.n	8000a4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000a46:	6878      	ldr	r0, [r7, #4]
 8000a48:	f000 f8e4 	bl	8000c14 <HAL_TIM_IC_CaptureCallback>
 8000a4c:	e005      	b.n	8000a5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f000 f8d6 	bl	8000c00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f000 f8e7 	bl	8000c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	f003 0304 	and.w	r3, r3, #4
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d020      	beq.n	8000aac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	f003 0304 	and.w	r3, r3, #4
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d01b      	beq.n	8000aac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f06f 0204 	mvn.w	r2, #4
 8000a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2202      	movs	r2, #2
 8000a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	699b      	ldr	r3, [r3, #24]
 8000a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d003      	beq.n	8000a9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f000 f8be 	bl	8000c14 <HAL_TIM_IC_CaptureCallback>
 8000a98:	e005      	b.n	8000aa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f000 f8b0 	bl	8000c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f000 f8c1 	bl	8000c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	f003 0308 	and.w	r3, r3, #8
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d020      	beq.n	8000af8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	f003 0308 	and.w	r3, r3, #8
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d01b      	beq.n	8000af8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f06f 0208 	mvn.w	r2, #8
 8000ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2204      	movs	r2, #4
 8000ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	69db      	ldr	r3, [r3, #28]
 8000ad6:	f003 0303 	and.w	r3, r3, #3
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d003      	beq.n	8000ae6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f000 f898 	bl	8000c14 <HAL_TIM_IC_CaptureCallback>
 8000ae4:	e005      	b.n	8000af2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f000 f88a 	bl	8000c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f000 f89b 	bl	8000c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2200      	movs	r2, #0
 8000af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	f003 0310 	and.w	r3, r3, #16
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d020      	beq.n	8000b44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f003 0310 	and.w	r3, r3, #16
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d01b      	beq.n	8000b44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f06f 0210 	mvn.w	r2, #16
 8000b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2208      	movs	r2, #8
 8000b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	69db      	ldr	r3, [r3, #28]
 8000b22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d003      	beq.n	8000b32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f000 f872 	bl	8000c14 <HAL_TIM_IC_CaptureCallback>
 8000b30:	e005      	b.n	8000b3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f000 f864 	bl	8000c00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f000 f875 	bl	8000c28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d00c      	beq.n	8000b68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d007      	beq.n	8000b68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f06f 0201 	mvn.w	r2, #1
 8000b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 f960 	bl	8000e28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d00c      	beq.n	8000b8c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d007      	beq.n	8000b8c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8000b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f000 f906 	bl	8000d98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d00c      	beq.n	8000bb0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d007      	beq.n	8000bb0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8000ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f000 f8fe 	bl	8000dac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d00c      	beq.n	8000bd4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d007      	beq.n	8000bd4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8000bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f000 f834 	bl	8000c3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	f003 0320 	and.w	r3, r3, #32
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d00c      	beq.n	8000bf8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	f003 0320 	and.w	r3, r3, #32
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d007      	beq.n	8000bf8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f06f 0220 	mvn.w	r2, #32
 8000bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f000 f8c6 	bl	8000d84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000bf8:	bf00      	nop
 8000bfa:	3710      	adds	r7, #16
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000c30:	bf00      	nop
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a40      	ldr	r2, [pc, #256]	@ (8000d64 <TIM_Base_SetConfig+0x114>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d013      	beq.n	8000c90 <TIM_Base_SetConfig+0x40>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c6e:	d00f      	beq.n	8000c90 <TIM_Base_SetConfig+0x40>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4a3d      	ldr	r2, [pc, #244]	@ (8000d68 <TIM_Base_SetConfig+0x118>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d00b      	beq.n	8000c90 <TIM_Base_SetConfig+0x40>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4a3c      	ldr	r2, [pc, #240]	@ (8000d6c <TIM_Base_SetConfig+0x11c>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d007      	beq.n	8000c90 <TIM_Base_SetConfig+0x40>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a3b      	ldr	r2, [pc, #236]	@ (8000d70 <TIM_Base_SetConfig+0x120>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d003      	beq.n	8000c90 <TIM_Base_SetConfig+0x40>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4a3a      	ldr	r2, [pc, #232]	@ (8000d74 <TIM_Base_SetConfig+0x124>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d108      	bne.n	8000ca2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000c96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a2f      	ldr	r2, [pc, #188]	@ (8000d64 <TIM_Base_SetConfig+0x114>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d01f      	beq.n	8000cea <TIM_Base_SetConfig+0x9a>
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cb0:	d01b      	beq.n	8000cea <TIM_Base_SetConfig+0x9a>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4a2c      	ldr	r2, [pc, #176]	@ (8000d68 <TIM_Base_SetConfig+0x118>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d017      	beq.n	8000cea <TIM_Base_SetConfig+0x9a>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a2b      	ldr	r2, [pc, #172]	@ (8000d6c <TIM_Base_SetConfig+0x11c>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d013      	beq.n	8000cea <TIM_Base_SetConfig+0x9a>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4a2a      	ldr	r2, [pc, #168]	@ (8000d70 <TIM_Base_SetConfig+0x120>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d00f      	beq.n	8000cea <TIM_Base_SetConfig+0x9a>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4a29      	ldr	r2, [pc, #164]	@ (8000d74 <TIM_Base_SetConfig+0x124>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d00b      	beq.n	8000cea <TIM_Base_SetConfig+0x9a>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4a28      	ldr	r2, [pc, #160]	@ (8000d78 <TIM_Base_SetConfig+0x128>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d007      	beq.n	8000cea <TIM_Base_SetConfig+0x9a>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4a27      	ldr	r2, [pc, #156]	@ (8000d7c <TIM_Base_SetConfig+0x12c>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d003      	beq.n	8000cea <TIM_Base_SetConfig+0x9a>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4a26      	ldr	r2, [pc, #152]	@ (8000d80 <TIM_Base_SetConfig+0x130>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d108      	bne.n	8000cfc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000cf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	68db      	ldr	r3, [r3, #12]
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	68fa      	ldr	r2, [r7, #12]
 8000d0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	689a      	ldr	r2, [r3, #8]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a10      	ldr	r2, [pc, #64]	@ (8000d64 <TIM_Base_SetConfig+0x114>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d00f      	beq.n	8000d48 <TIM_Base_SetConfig+0xf8>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4a12      	ldr	r2, [pc, #72]	@ (8000d74 <TIM_Base_SetConfig+0x124>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d00b      	beq.n	8000d48 <TIM_Base_SetConfig+0xf8>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a11      	ldr	r2, [pc, #68]	@ (8000d78 <TIM_Base_SetConfig+0x128>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d007      	beq.n	8000d48 <TIM_Base_SetConfig+0xf8>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4a10      	ldr	r2, [pc, #64]	@ (8000d7c <TIM_Base_SetConfig+0x12c>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d003      	beq.n	8000d48 <TIM_Base_SetConfig+0xf8>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a0f      	ldr	r2, [pc, #60]	@ (8000d80 <TIM_Base_SetConfig+0x130>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d103      	bne.n	8000d50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	691a      	ldr	r2, [r3, #16]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2201      	movs	r2, #1
 8000d54:	615a      	str	r2, [r3, #20]
}
 8000d56:	bf00      	nop
 8000d58:	3714      	adds	r7, #20
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	40012c00 	.word	0x40012c00
 8000d68:	40000400 	.word	0x40000400
 8000d6c:	40000800 	.word	0x40000800
 8000d70:	40000c00 	.word	0x40000c00
 8000d74:	40013400 	.word	0x40013400
 8000d78:	40014000 	.word	0x40014000
 8000d7c:	40014400 	.word	0x40014400
 8000d80:	40014800 	.word	0x40014800

08000d84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000da0:	bf00      	nop
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <main>:

int k=0;
void led_init(void);

int main()
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
	HAL_Init();
 8000dc4:	f7ff fa02 	bl	80001cc <HAL_Init>
	led_init();
 8000dc8:	f000 f804 	bl	8000dd4 <led_init>
	tim_timebase_init();
 8000dcc:	f000 f846 	bl	8000e5c <tim_timebase_init>

	while(1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <main+0x10>

08000dd4 <led_init>:

	}
}

void led_init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dda:	1d3b      	adds	r3, r7, #4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
	//1. Configure PA5 as GPIO output for LED
	//Enable Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000de8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e24 <led_init+0x50>)
 8000dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dec:	4a0d      	ldr	r2, [pc, #52]	@ (8000e24 <led_init+0x50>)
 8000dee:	f043 0301 	orr.w	r3, r3, #1
 8000df2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000df4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e24 <led_init+0x50>)
 8000df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df8:	f003 0301 	and.w	r3, r3, #1
 8000dfc:	603b      	str	r3, [r7, #0]
 8000dfe:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = LED_PIN;
 8000e00:	2320      	movs	r3, #32
 8000e02:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e04:	2301      	movs	r3, #1
 8000e06:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_PORT, &GPIO_InitStruct);
 8000e10:	1d3b      	adds	r3, r7, #4
 8000e12:	4619      	mov	r1, r3
 8000e14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e18:	f7ff fb5a 	bl	80004d0 <HAL_GPIO_Init>
}
 8000e1c:	bf00      	nop
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40021000 	.word	0x40021000

08000e28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_PORT, LED_PIN);
 8000e30:	2120      	movs	r1, #32
 8000e32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e36:	f7ff fcf5 	bl	8000824 <HAL_GPIO_TogglePin>
	k++;
 8000e3a:	4b04      	ldr	r3, [pc, #16]	@ (8000e4c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	4a02      	ldr	r2, [pc, #8]	@ (8000e4c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000e42:	6013      	str	r3, [r2, #0]

}
 8000e44:	bf00      	nop
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	2000002c 	.word	0x2000002c

08000e50 <SysTick_Handler>:
void SysTick_Handler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000e54:	f7ff fa16 	bl	8000284 <HAL_IncTick>
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <tim_timebase_init>:
//timer period (Auto relaod Value) = 10 000

 TIM_HandleTypeDef TimHandle;


void tim_timebase_init(void){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0

	_TIMx_CLK_ENABLE;
 8000e62:	4b19      	ldr	r3, [pc, #100]	@ (8000ec8 <tim_timebase_init+0x6c>)
 8000e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e66:	4a18      	ldr	r2, [pc, #96]	@ (8000ec8 <tim_timebase_init+0x6c>)
 8000e68:	f043 0302 	orr.w	r3, r3, #2
 8000e6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e6e:	4b16      	ldr	r3, [pc, #88]	@ (8000ec8 <tim_timebase_init+0x6c>)
 8000e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]

	TimHandle.Instance= TIMx;
 8000e7a:	4b14      	ldr	r3, [pc, #80]	@ (8000ecc <tim_timebase_init+0x70>)
 8000e7c:	4a14      	ldr	r2, [pc, #80]	@ (8000ed0 <tim_timebase_init+0x74>)
 8000e7e:	601a      	str	r2, [r3, #0]
	TimHandle.Init.Prescaler = 1600-1; // 16 000 000 / 1600 = 10 000
 8000e80:	4b12      	ldr	r3, [pc, #72]	@ (8000ecc <tim_timebase_init+0x70>)
 8000e82:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000e86:	605a      	str	r2, [r3, #4]
	TimHandle.Init.Period = 10000-1; // 10 000 / 10 000 = 1hz
 8000e88:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <tim_timebase_init+0x70>)
 8000e8a:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000e8e:	60da      	str	r2, [r3, #12]
	TimHandle.Init.ClockDivision = 0;
 8000e90:	4b0e      	ldr	r3, [pc, #56]	@ (8000ecc <tim_timebase_init+0x70>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	611a      	str	r2, [r3, #16]
	TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e96:	4b0d      	ldr	r3, [pc, #52]	@ (8000ecc <tim_timebase_init+0x70>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	609a      	str	r2, [r3, #8]
	TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <tim_timebase_init+0x70>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	619a      	str	r2, [r3, #24]


	HAL_TIM_Base_Init(&TimHandle);
 8000ea2:	480a      	ldr	r0, [pc, #40]	@ (8000ecc <tim_timebase_init+0x70>)
 8000ea4:	f7ff fcd8 	bl	8000858 <HAL_TIM_Base_Init>

	HAL_NVIC_SetPriority(TIMx_IRQn, 0 , 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2100      	movs	r1, #0
 8000eac:	201d      	movs	r0, #29
 8000eae:	f7ff fad8 	bl	8000462 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIMx_IRQn);
 8000eb2:	201d      	movs	r0, #29
 8000eb4:	f7ff faf1 	bl	800049a <HAL_NVIC_EnableIRQ>

	HAL_TIM_Base_Start_IT(&TimHandle);
 8000eb8:	4804      	ldr	r0, [pc, #16]	@ (8000ecc <tim_timebase_init+0x70>)
 8000eba:	f7ff fd2f 	bl	800091c <HAL_TIM_Base_Start_IT>
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	20000030 	.word	0x20000030
 8000ed0:	40000400 	.word	0x40000400

08000ed4 <TIM3_IRQHandler>:

void TIMx_IRQHandler(void){
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&TimHandle);
 8000ed8:	4802      	ldr	r0, [pc, #8]	@ (8000ee4 <TIM3_IRQHandler+0x10>)
 8000eda:	f7ff fd8f 	bl	80009fc <HAL_TIM_IRQHandler>
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000030 	.word	0x20000030

08000ee8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ee8:	480d      	ldr	r0, [pc, #52]	@ (8000f20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000eea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000eec:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ef0:	480c      	ldr	r0, [pc, #48]	@ (8000f24 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ef2:	490d      	ldr	r1, [pc, #52]	@ (8000f28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8000f2c <LoopForever+0xe>)
  movs r3, #0
 8000ef6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef8:	e002      	b.n	8000f00 <LoopCopyDataInit>

08000efa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000efa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000efc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efe:	3304      	adds	r3, #4

08000f00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f04:	d3f9      	bcc.n	8000efa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f06:	4a0a      	ldr	r2, [pc, #40]	@ (8000f30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f08:	4c0a      	ldr	r4, [pc, #40]	@ (8000f34 <LoopForever+0x16>)
  movs r3, #0
 8000f0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f0c:	e001      	b.n	8000f12 <LoopFillZerobss>

08000f0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f10:	3204      	adds	r2, #4

08000f12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f14:	d3fb      	bcc.n	8000f0e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000f16:	f000 f811 	bl	8000f3c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000f1a:	f7ff ff51 	bl	8000dc0 <main>

08000f1e <LoopForever>:

LoopForever:
  b LoopForever
 8000f1e:	e7fe      	b.n	8000f1e <LoopForever>
  ldr   r0, =_estack
 8000f20:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f28:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000f2c:	08000fa4 	.word	0x08000fa4
  ldr r2, =_sbss
 8000f30:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000f34:	2000007c 	.word	0x2000007c

08000f38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f38:	e7fe      	b.n	8000f38 <ADC1_2_IRQHandler>
	...

08000f3c <__libc_init_array>:
 8000f3c:	b570      	push	{r4, r5, r6, lr}
 8000f3e:	4d0d      	ldr	r5, [pc, #52]	@ (8000f74 <__libc_init_array+0x38>)
 8000f40:	4c0d      	ldr	r4, [pc, #52]	@ (8000f78 <__libc_init_array+0x3c>)
 8000f42:	1b64      	subs	r4, r4, r5
 8000f44:	10a4      	asrs	r4, r4, #2
 8000f46:	2600      	movs	r6, #0
 8000f48:	42a6      	cmp	r6, r4
 8000f4a:	d109      	bne.n	8000f60 <__libc_init_array+0x24>
 8000f4c:	4d0b      	ldr	r5, [pc, #44]	@ (8000f7c <__libc_init_array+0x40>)
 8000f4e:	4c0c      	ldr	r4, [pc, #48]	@ (8000f80 <__libc_init_array+0x44>)
 8000f50:	f000 f818 	bl	8000f84 <_init>
 8000f54:	1b64      	subs	r4, r4, r5
 8000f56:	10a4      	asrs	r4, r4, #2
 8000f58:	2600      	movs	r6, #0
 8000f5a:	42a6      	cmp	r6, r4
 8000f5c:	d105      	bne.n	8000f6a <__libc_init_array+0x2e>
 8000f5e:	bd70      	pop	{r4, r5, r6, pc}
 8000f60:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f64:	4798      	blx	r3
 8000f66:	3601      	adds	r6, #1
 8000f68:	e7ee      	b.n	8000f48 <__libc_init_array+0xc>
 8000f6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f6e:	4798      	blx	r3
 8000f70:	3601      	adds	r6, #1
 8000f72:	e7f2      	b.n	8000f5a <__libc_init_array+0x1e>
 8000f74:	08000f9c 	.word	0x08000f9c
 8000f78:	08000f9c 	.word	0x08000f9c
 8000f7c:	08000f9c 	.word	0x08000f9c
 8000f80:	08000fa0 	.word	0x08000fa0

08000f84 <_init>:
 8000f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f86:	bf00      	nop
 8000f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f8a:	bc08      	pop	{r3}
 8000f8c:	469e      	mov	lr, r3
 8000f8e:	4770      	bx	lr

08000f90 <_fini>:
 8000f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f92:	bf00      	nop
 8000f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f96:	bc08      	pop	{r3}
 8000f98:	469e      	mov	lr, r3
 8000f9a:	4770      	bx	lr
