# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 329.5 0.000512 1024 0.14 1500 21504 4.66826 2.22618 52.1822 65.5558 124.773 124.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 329.5 0.000512 1024 0.14 1500 21312 4.66938 2.21926 61.811 65.2039 134.045 134.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 329.5 0.000512 1024 0.14 1500 21120 4.68019 2.22413 64.3116 65.5682 136.93 137.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 329.5 0.000512 1024 0.14 1500 20736 4.66822 2.2176 58.4036 65.1851 130.621 130.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 329.5 0.000512 1024 0.14 1500 20800 4.65722 2.19955 59.1346 64.7421 130.879 130.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 329.5 0.000512 1024 0.14 1500 20608 4.67795 2.21059 59.8814 65.2144 132.125 132.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 329.5 0.000512 1024 0.14 1500 20160 4.68752 2.19904 59.0579 64.6927 130.783 130.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 329.5 0.000512 1024 0.14 1500 20480 4.66534 2.2057 58.4833 64.9363 130.435 130.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 329.5 0.000512 1024 0.14 1500 19968 4.64432 2.18589 57.2403 64.3443 128.559 128.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 329.5 0.000512 1024 0.14 1500 20800 4.67274 2.20195 64.8552 64.8192 136.692 136.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 329.5 0.000512 1024 0.14 1500 18432 4.6753 2.16227 64.9047 63.6723 135.563 135.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 329.5 0.000512 1024 0.14 1500 21248 4.6513 2.22208 51.7032 65.4523 124.171 124.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 329.5 0.000512 1024 0.14 1500 21120 4.70768 2.22675 51.5677 65.4587 124.099 124.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 329.5 0.000512 1024 0.14 1500 21120 4.70566 2.23181 51.7555 65.6309 124.474 124.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 329.5 0.000512 1024 0.14 1500 21056 4.67373 2.21846 51.9167 65.1277 124.085 124.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 329.5 0.000512 1024 0.14 1500 20992 4.70426 2.22227 54.3773 65.5436 126.995 127.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 329.5 0.000512 1024 0.14 1500 20736 4.70362 2.21712 60.6311 65.1678 132.863 132.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 329.5 0.000512 1024 0.14 1500 21120 4.68022 2.22458 60.6303 65.5679 133.244 133.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 329.5 0.000512 1024 0.14 1500 20736 4.66742 2.2145 63.4094 65.1992 135.639 135.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 329.5 0.000512 1024 0.14 1500 20000 4.71171 2.20051 61.9669 64.722 133.742 133.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 329.5 0.000512 1024 0.14 1500 20608 4.68381 2.21443 63.2113 65.2127 135.468 135.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 329.5 0.000512 1024 0.14 1500 20160 4.68902 2.19581 61.8803 64.7663 133.678 133.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 329.5 0.000512 1024 0.14 1500 20480 4.6687 2.20362 59.6262 64.9014 131.542 131.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 329.5 0.000512 1024 0.14 1500 19968 4.64707 2.18045 63.9499 64.3425 135.267 135.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 329.5 0.000512 1024 0.14 1500 19200 4.74506 2.20618 65.58 64.8657 137.541 137.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 329.5 0.000512 1024 0.14 1500 18432 4.66698 2.16205 58.0829 63.696 128.752 128.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 329.5 0.000512 1024 0.14 1500 20992 4.67773 2.22045 47.9279 65.5131 120.484 120.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 329.5 0.000512 1024 0.14 1500 20800 4.72496 2.23027 53.5039 65.4794 126.08 126.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 329.5 0.000512 1024 0.14 1500 21120 4.69078 2.2344 50.9615 65.7048 123.74 123.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 329.5 0.000512 1024 0.14 1500 20608 4.70307 2.21392 50.8704 65.201 123.128 123.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 329.5 0.000512 1024 0.14 1500 20992 4.7056 2.22413 51.8894 65.495 124.459 124.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 329.5 0.000512 1024 0.14 1500 20736 4.70454 2.21488 64.1212 65.2069 136.389 136.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 329.5 0.000512 1024 0.14 1500 20736 4.6881 2.21174 45.8596 65.8847 118.804 118.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 329.5 0.000512 1024 0.14 1500 20480 4.70848 2.22573 63.4259 65.5252 136.027 136.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 329.5 0.000512 1024 0.14 1500 20480 4.71706 2.23562 44.1738 65.6791 116.945 117.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 329.5 0.000512 1024 0.14 1500 20736 4.66138 2.21558 59.1175 65.2033 131.341 131.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 329.5 0.000512 1024 0.14 1500 19968 4.64957 2.18317 40.8881 64.3548 112.216 112.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 329.5 0.000512 1024 0.14 1500 20000 4.7111 2.20365 58.5013 64.6691 130.227 130.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 329.5 0.000512 1024 0.14 1500 19200 4.7496 2.2057 40.4393 64.8245 112.363 112.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 329.5 0.000512 1024 0.14 1500 20608 4.67664 2.21066 75.1715 65.2609 147.461 147.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 329.5 0.000512 1024 0.14 1500 19712 4.73133 2.21798 47.0181 65.3629 119.472 119.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 329.5 0.000512 1024 0.14 1500 20160 4.68902 2.19885 71.616 64.7691 143.419 143.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 329.5 0.000512 1024 0.14 1500 19200 4.71802 2.20256 46.4983 64.8766 118.443 118.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 329.5 0.000512 1024 0.14 1500 20480 4.67651 2.20531 71.1301 64.9366 143.092 143.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 329.5 0.000512 1024 0.14 1500 18432 4.67126 2.16253 44.0452 63.7489 114.774 114.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 329.5 0.000512 1024 0.14 1500 19968 4.64813 2.18538 61.6853 64.2922 132.956 133.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 329.5 0.000512 1024 0.14 1500 18432 4.57498 2.11837 40.0224 62.5405 109.398 109.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 329.5 0.000512 1024 0.14 1500 19200 4.74253 2.20365 62.6248 64.858 134.571 134.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 329.5 0.000512 1024 0.14 1500 19200 4.73616 2.20925 45.7543 65.1379 117.983 118.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 329.5 0.000512 1024 0.14 1512 20736 4.69146 2.22342 47.825 65.4979 120.38 120.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 329.5 0.000512 1024 0.14 1512 20800 4.72864 2.22454 50.5423 65.4593 123.099 123.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 329.5 0.000512 1024 0.14 1512 20736 4.70515 2.23619 49.8843 65.7033 122.674 122.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 329.5 0.000512 1024 0.14 1512 19968 4.70205 2.21434 32.2027 65.1913 104.449 104.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 329.5 0.000512 1024 0.14 1512 20160 4.72045 2.21434 55.6124 65.1365 127.829 127.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 329.5 0.000512 1024 0.14 1512 19712 4.70992 2.21258 35.6886 65.2116 107.966 108.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 329.5 0.000512 1024 0.14 1512 20480 4.72154 2.22608 54.6047 65.4776 127.17 127.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 329.5 0.000512 1024 0.14 1512 19456 4.73024 2.20592 35.1461 64.9422 107.164 107.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 329.5 0.000512 1024 0.14 1512 20160 4.72752 2.21594 60.4119 65.2113 132.709 132.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 329.5 0.000512 1024 0.14 1512 19584 4.72678 2.21616 42.255 65.2492 114.594 114.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 329.5 0.000512 1024 0.14 1512 20480 4.70717 2.22797 59.3543 65.5128 131.942 132.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 329.5 0.000512 1024 0.14 1512 20480 4.71267 2.23555 42.3267 65.6229 115.042 115.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 329.5 0.000512 1024 0.14 1512 19968 4.70736 2.21594 70.7338 65.1766 142.975 143.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 329.5 0.000512 1024 0.14 1512 18432 4.72269 2.18515 42.4219 64.2898 113.767 113.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 329.5 0.000512 1024 0.14 1512 20000 4.71091 2.20365 71.0479 64.6916 142.794 142.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 329.5 0.000512 1024 0.14 1512 19200 4.74358 2.20432 46.1053 64.8066 118.004 118.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 329.5 0.000512 1024 0.14 1512 19712 4.7161 2.21229 67.5177 65.2725 139.861 139.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 329.5 0.000512 1024 0.14 1512 19712 4.72755 2.21747 45.3163 65.3453 117.753 117.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 329.5 0.000512 1024 0.14 1512 20160 4.6943 2.19526 64.6046 64.7536 136.394 136.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 329.5 0.000512 1024 0.14 1512 19200 4.7193 2.2032 43.6391 64.8802 115.584 115.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 329.5 0.000512 1024 0.14 1512 19456 4.73203 2.20694 60.4122 64.9615 132.454 132.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 329.5 0.000512 1024 0.14 1512 18432 4.67366 2.16118 40.7104 63.6715 111.358 111.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 329.5 0.000512 1024 0.14 1500 21504 4.64694 2.22154 54.8234 65.5215 127.353 127.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 329.5 0.000512 1024 0.14 1500 21440 4.68499 2.22499 49.4115 65.4589 121.927 122.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 329.5 0.000512 1024 0.14 1500 21120 4.67562 2.22496 32.3796 65.5695 104.991 105.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 329.5 0.000512 1024 0.14 1500 21504 4.66944 2.23581 53.5752 65.689 126.312 126.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 329.5 0.000512 1024 0.14 1500 20736 4.66662 2.216 34.5408 65.1831 106.75 106.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 329.5 0.000512 1024 0.14 1500 21056 4.6695 2.21597 55.5146 65.1923 127.736 127.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 329.5 0.000512 1024 0.14 1500 20608 4.67779 2.2145 35.6127 65.2201 107.869 107.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 329.5 0.000512 1024 0.14 1500 21504 4.66541 2.22378 58.0125 65.4929 130.541 130.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 329.5 0.000512 1024 0.14 1500 20480 4.66554 2.2111 37.577 64.9533 109.551 109.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 329.5 0.000512 1024 0.14 1500 20736 4.69114 2.2176 62.8963 65.212 135.162 135.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 329.5 0.000512 1024 0.14 1500 20736 4.67866 2.21629 44.7991 65.3223 117.162 117.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 329.5 0.000512 1024 0.14 1500 21120 4.67587 2.22602 61.1235 65.5688 133.738 133.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 329.5 0.000512 1024 0.14 1500 20480 4.71382 2.23174 42.2994 65.6742 115.061 115.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 329.5 0.000512 1024 0.14 1500 20736 4.66883 2.21331 71.8024 65.2003 144.03 144.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 329.5 0.000512 1024 0.14 1500 19968 4.64704 2.18205 45.8196 64.3506 117.145 117.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 329.5 0.000512 1024 0.14 1500 20800 4.65958 2.20365 72.9886 64.6818 144.676 144.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 329.5 0.000512 1024 0.14 1500 20800 4.66822 2.20774 50.1187 64.8153 121.95 122.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 329.5 0.000512 1024 0.14 1500 20608 4.68582 2.21219 67.4014 65.2655 139.707 139.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 329.5 0.000512 1024 0.14 1500 19712 4.73834 2.21363 43.7211 65.4186 116.239 116.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 329.5 0.000512 1024 0.14 1500 20160 4.69325 2.19955 63.8163 64.7605 135.613 135.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 329.5 0.000512 1024 0.14 1500 19200 4.71798 2.20237 42.9125 64.8581 114.834 114.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 329.5 0.000512 1024 0.14 1500 20480 4.66566 2.20634 65.2428 64.9031 137.164 137.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 329.5 0.000512 1024 0.14 1500 18432 4.67443 2.16435 41.2084 63.7522 111.957 112.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 329.5 0.000512 1024 0.14 1504 20992 4.68205 2.22387 47.53 65.4377 120.016 120.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 329.5 0.000512 1024 0.14 1504 20992 4.70442 2.22838 32.182 65.5519 104.811 104.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 329.5 0.000512 1024 0.14 1504 21120 4.70643 2.22816 49.4436 65.4638 121.984 122.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 329.5 0.000512 1024 0.14 1504 21120 4.68384 2.22752 33.0194 65.5609 105.634 105.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 329.5 0.000512 1024 0.14 1504 21120 4.69437 2.23302 55.0289 65.6969 127.799 127.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 329.5 0.000512 1024 0.14 1504 20736 4.66838 2.21674 34.0964 65.2022 106.325 106.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 329.5 0.000512 1024 0.14 1504 20608 4.70234 2.2153 50.5423 65.1214 122.721 122.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 329.5 0.000512 1024 0.14 1504 20608 4.68006 2.21213 33.1895 65.2273 105.447 105.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 329.5 0.000512 1024 0.14 1504 20160 4.73846 2.21962 27.4189 65.3449 99.8649 99.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 329.5 0.000512 1024 0.14 1504 20992 4.70566 2.22618 53.2142 65.4933 125.785 125.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 329.5 0.000512 1024 0.14 1504 20480 4.67302 2.20522 35.0772 64.8896 106.989 107.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 329.5 0.000512 1024 0.14 1504 19968 4.64582 2.18659 29.0703 64.3439 100.391 100.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 329.5 0.000512 1024 0.14 1504 20736 4.69066 2.21949 72.9102 65.1992 145.162 145.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 329.5 0.000512 1024 0.14 1504 20736 4.68019 2.2159 47.8723 65.298 120.211 120.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 329.5 0.000512 1024 0.14 1504 20736 4.71718 2.21798 40.1173 65.3485 112.549 112.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 329.5 0.000512 1024 0.14 1504 21120 4.68368 2.22467 71.0113 65.4979 143.565 143.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 329.5 0.000512 1024 0.14 1504 20480 4.70986 2.23398 47.9885 65.6856 120.764 120.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 329.5 0.000512 1024 0.14 1504 19200 4.71674 2.20342 36.3167 64.8783 108.255 108.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 329.5 0.000512 1024 0.14 1504 20736 4.67126 2.21389 63.1868 65.1908 135.404 135.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 329.5 0.000512 1024 0.14 1504 19968 4.64282 2.18326 43.0079 64.3339 114.317 114.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 329.5 0.000512 1024 0.14 1504 20736 4.69427 2.22086 40.3281 65.4586 112.85 112.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 329.5 0.000512 1024 0.14 1504 20000 4.71002 2.19955 63.8769 64.734 135.666 135.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 329.5 0.000512 1024 0.14 1504 19200 4.74931 2.20442 42.4046 64.8701 114.37 114.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 329.5 0.000512 1024 0.14 1504 19200 4.76723 2.21149 37.8251 64.9947 109.939 110.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 329.5 0.000512 1024 0.14 1504 20608 4.67808 2.21146 61.7531 65.2233 134.01 134.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 329.5 0.000512 1024 0.14 1504 19712 4.73709 2.21626 42.5464 65.4147 115.058 115.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 329.5 0.000512 1024 0.14 1504 18816 4.78387 2.22413 35.0478 65.5695 107.768 107.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 329.5 0.000512 1024 0.14 1504 20160 4.68218 2.19792 62.9298 64.7618 134.717 134.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 329.5 0.000512 1024 0.14 1504 19200 4.7239 2.20301 42.0145 64.8697 113.957 114.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 329.5 0.000512 1024 0.14 1504 17280 4.63866 2.1231 32.6376 62.4536 101.994 102.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 329.5 0.000512 1024 0.14 1504 20480 4.67139 2.20429 61.506 64.8923 133.419 133.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 329.5 0.000512 1024 0.14 1504 18432 4.68256 2.16064 41.3855 63.7443 112.12 112.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 329.5 0.000512 1024 0.14 1504 18432 4.57056 2.11936 34.74 62.4868 104.06 104.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 329.5 0.000512 1024 0.14 1520 19456 4.74848 2.2216 46.2463 65.4981 118.859 118.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 329.5 0.000512 1024 0.14 1520 19456 4.77258 2.22618 30.8388 65.4938 103.474 103.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 329.5 0.000512 1024 0.14 1520 19520 4.77341 2.22608 51.2357 65.5036 123.882 123.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 329.5 0.000512 1024 0.14 1520 19200 4.76064 2.2255 33.9715 65.4964 106.601 106.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 329.5 0.000512 1024 0.14 1520 18240 4.77722 2.19853 26.9717 64.6992 98.7902 98.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 329.5 0.000512 1024 0.14 1520 19584 4.75795 2.23245 49.1293 65.6867 121.95 122.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 329.5 0.000512 1024 0.14 1520 19200 4.72749 2.21347 31.4683 65.2468 103.798 103.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 329.5 0.000512 1024 0.14 1520 18432 4.75882 2.21798 25.2335 65.3104 97.6617 97.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 329.5 0.000512 1024 0.14 1520 19264 4.7599 2.21411 64.9218 65.1365 137.176 137.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 329.5 0.000512 1024 0.14 1520 18816 4.75021 2.21261 40.7517 65.213 113.073 113.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 329.5 0.000512 1024 0.14 1520 18816 4.78307 2.22003 35.0062 65.3405 107.496 107.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 329.5 0.000512 1024 0.14 1520 19456 4.76698 2.22618 62.9226 65.4768 135.537 135.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 329.5 0.000512 1024 0.14 1520 18432 4.76106 2.20755 38.5613 64.9534 110.628 110.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 329.5 0.000512 1024 0.14 1520 18432 4.71405 2.18522 31.8873 64.291 103.221 103.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 329.5 0.000512 1024 0.14 1520 19008 4.77206 2.21677 61.9954 65.1622 134.294 134.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 329.5 0.000512 1024 0.14 1520 18432 4.77536 2.2175 41.8581 65.2463 114.241 114.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 329.5 0.000512 1024 0.14 1520 19008 4.78582 2.21872 37.7852 65.3988 110.334 110.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 329.5 0.000512 1024 0.14 1520 18432 4.80656 2.22707 33.983 65.5054 106.664 106.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 329.5 0.000512 1024 0.14 1520 19200 4.76189 2.22448 61.2627 65.5166 133.91 134.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 329.5 0.000512 1024 0.14 1520 19200 4.76992 2.22822 42.522 65.681 115.349 115.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 329.5 0.000512 1024 0.14 1520 17280 4.81872 2.20061 33.9108 64.8796 105.957 106.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 329.5 0.000512 1024 0.14 1520 15360 4.71382 2.11603 28.3938 62.4136 97.7779 97.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 329.5 0.000512 1024 0.14 1520 19200 4.73494 2.2153 59.2721 65.2457 131.607 131.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 329.5 0.000512 1024 0.14 1520 18432 4.73056 2.18342 40.2537 64.2914 111.605 111.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 329.5 0.000512 1024 0.14 1520 18432 4.7999 2.22272 34.7438 65.45 107.364 107.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 329.5 0.000512 1024 0.14 1520 15360 4.72819 2.12173 27.4417 62.542 96.9764 97.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 329.5 0.000512 1024 0.14 1520 18400 4.7881 2.20224 57.6706 64.7381 129.545 129.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 329.5 0.000512 1024 0.14 1520 17600 4.828 2.20416 40.7419 64.8618 112.78 112.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 329.5 0.000512 1024 0.14 1520 16800 4.87142 2.21078 32.97 64.9526 105.145 105.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 329.5 0.000512 1024 0.14 1520 16000 4.88083 2.208 30.0027 65.1374 102.375 102.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 329.5 0.000512 1024 0.14 1536 19200 4.76035 2.22045 50.289 65.4586 122.879 122.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 329.5 0.000512 1024 0.14 1536 18944 4.77843 2.22611 31.5495 65.5037 104.203 104.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 329.5 0.000512 1024 0.14 1536 18432 4.75574 2.21587 26.2505 65.2541 98.6165 98.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 329.5 0.000512 1024 0.14 1536 19200 4.79405 2.2263 48.0742 65.456 120.699 120.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 329.5 0.000512 1024 0.14 1536 19200 4.75286 2.22506 31.4854 65.5769 104.184 104.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 329.5 0.000512 1024 0.14 1536 18240 4.75341 2.20016 25.012 64.768 96.8758 96.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 329.5 0.000512 1024 0.14 1536 19200 4.77584 2.23264 63.4772 65.6878 136.324 136.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 329.5 0.000512 1024 0.14 1536 18432 4.77638 2.21389 38.708 65.1919 111.033 111.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 329.5 0.000512 1024 0.14 1536 18432 4.77821 2.21798 33.5714 65.2485 105.971 106.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 329.5 0.000512 1024 0.14 1536 16896 4.80192 2.18726 25.7561 64.335 97.2248 97.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 329.5 0.000512 1024 0.14 1536 18816 4.78179 2.21594 60.0623 65.1853 132.389 132.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 329.5 0.000512 1024 0.14 1536 18816 4.74682 2.21136 38.4106 65.2743 110.79 110.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 329.5 0.000512 1024 0.14 1536 18816 4.7872 2.22038 32.2527 65.2695 104.672 104.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 329.5 0.000512 1024 0.14 1536 17920 4.82915 2.21565 27.5954 65.418 100.204 100.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 329.5 0.000512 1024 0.14 1536 18944 4.79286 2.22522 57.8485 65.4948 130.506 130.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 329.5 0.000512 1024 0.14 1536 18432 4.76774 2.2057 37.1351 64.9003 109.153 109.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 329.5 0.000512 1024 0.14 1536 16896 4.78195 2.18214 28.4221 64.3566 99.8838 99.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 329.5 0.000512 1024 0.14 1536 16384 4.77002 2.16678 25.6007 63.679 96.3606 96.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 329.5 0.000512 1024 0.14 1536 19008 4.77206 2.2199 59.1409 65.1406 131.416 131.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 329.5 0.000512 1024 0.14 1536 18432 4.7784 2.21715 41.0972 65.2433 113.482 113.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 329.5 0.000512 1024 0.14 1536 19008 4.79894 2.22003 35.7445 65.3986 108.304 108.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 329.5 0.000512 1024 0.14 1536 18432 4.8096 2.22208 33.7756 65.4415 106.387 106.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 329.5 0.000512 1024 0.14 1536 19200 4.75856 2.22653 59.8051 65.5674 132.502 132.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 329.5 0.000512 1024 0.14 1536 19200 4.7753 2.23354 41.9183 65.6854 114.757 114.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 329.5 0.000512 1024 0.14 1536 17280 4.80637 2.20125 32.4753 64.9242 104.55 104.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 329.5 0.000512 1024 0.14 1536 15360 4.72208 2.11354 27.8943 62.4075 97.2849 97.3947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 329.5 0.000512 1024 0.14 1500 21248 4.65648 2.22077 55.0588 65.4636 127.545 127.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 329.5 0.000512 1024 0.14 1500 20992 4.69424 2.22448 36.221 65.539 108.825 108.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 329.5 0.000512 1024 0.14 1500 20736 4.66848 2.21542 30.9852 65.1852 103.199 103.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 329.5 0.000512 1024 0.14 1500 21120 4.70467 2.22848 51.7218 65.5218 124.318 124.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 329.5 0.000512 1024 0.14 1500 21120 4.68304 2.22531 34.2053 65.5222 106.777 106.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 329.5 0.000512 1024 0.14 1500 20160 4.69286 2.19994 27.5511 64.7107 99.295 99.4083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 329.5 0.000512 1024 0.14 1500 20480 4.7145 2.23155 24.9209 65.6689 97.6789 97.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 329.5 0.000512 1024 0.14 1500 21504 4.66534 2.23846 69.2061 65.6445 141.895 142.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 329.5 0.000512 1024 0.14 1500 20736 4.66538 2.21789 42.2467 65.1928 114.467 114.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 329.5 0.000512 1024 0.14 1500 20736 4.67482 2.21776 35.8386 65.2436 108.12 108.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 329.5 0.000512 1024 0.14 1500 19968 4.62941 2.18419 29.7069 64.2896 100.952 101.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 329.5 0.000512 1024 0.14 1500 21056 4.67523 2.21306 64.8005 65.1496 136.98 137.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 329.5 0.000512 1024 0.14 1500 20608 4.67872 2.21389 41.0983 65.2016 113.333 113.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 329.5 0.000512 1024 0.14 1500 20160 4.72579 2.21798 33.4312 65.3487 105.868 105.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 329.5 0.000512 1024 0.14 1500 19712 4.73318 2.21594 28.5631 65.3718 101.028 101.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 329.5 0.000512 1024 0.14 1500 20992 4.70144 2.22589 61.6251 65.5487 134.239 134.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 329.5 0.000512 1024 0.14 1500 20480 4.66682 2.20803 41.269 64.9509 113.243 113.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 329.5 0.000512 1024 0.14 1500 19968 4.6327 2.18723 34.3815 64.294 105.638 105.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 329.5 0.000512 1024 0.14 1500 18432 4.65885 2.16448 28.5173 63.7441 99.2217 99.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 329.5 0.000512 1024 0.14 1500 20736 4.70115 2.21776 65.8366 65.1593 138.058 138.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 329.5 0.000512 1024 0.14 1500 20736 4.67731 2.21702 46.41 65.2544 118.702 118.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 329.5 0.000512 1024 0.14 1500 20736 4.72272 2.21958 39.7829 65.3485 112.219 112.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 329.5 0.000512 1024 0.14 1500 20736 4.69242 2.22042 37.0472 65.4497 109.551 109.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 329.5 0.000512 1024 0.14 1500 17280 4.65315 2.11763 30.9853 62.5063 100.406 100.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 329.5 0.000512 1024 0.14 1500 21120 4.67446 2.22627 64.9495 65.5606 137.556 137.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 329.5 0.000512 1024 0.14 1500 20480 4.71536 2.23232 45.4352 65.624 118.15 118.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 329.5 0.000512 1024 0.14 1500 19200 4.73126 2.20378 36.8381 64.8901 108.806 108.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 329.5 0.000512 1024 0.14 1500 17920 4.5943 2.11354 31.3587 62.4043 100.617 100.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 329.5 0.000512 1024 0.14 1500 19200 4.72298 2.21357 34.125 65.0856 106.286 106.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 329.5 0.000512 1024 0.14 1500 18432 4.80349 2.22262 45.1167 65.4585 117.743 117.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 329.5 0.000512 1024 0.14 1500 18432 4.81034 2.22618 29.695 65.4938 102.368 102.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 329.5 0.000512 1024 0.14 1500 17664 4.80618 2.21363 23.7865 65.237 96.1856 96.2968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 329.5 0.000512 1024 0.14 1500 17408 4.82957 2.20618 21.6415 64.9491 93.769 93.8797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 329.5 0.000512 1024 0.14 1500 18560 4.82672 2.22317 60.3407 65.5226 133.054 133.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 329.5 0.000512 1024 0.14 1500 18560 4.7929 2.22451 38.247 65.5788 110.987 111.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 329.5 0.000512 1024 0.14 1500 17280 4.82525 2.19955 30.1244 64.6948 101.983 102.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 329.5 0.000512 1024 0.14 1500 17920 4.83382 2.23248 27.1291 65.6314 99.9691 100.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 329.5 0.000512 1024 0.14 1500 18432 4.82176 2.23222 57.1102 65.6422 129.949 130.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 329.5 0.000512 1024 0.14 1500 17664 4.8232 2.21571 35.2122 65.1911 107.593 107.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 329.5 0.000512 1024 0.14 1500 17280 4.84467 2.21446 29.0018 65.2552 101.46 101.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 329.5 0.000512 1024 0.14 1500 16896 4.7895 2.18093 24.6653 64.29 96.0704 96.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 329.5 0.000512 1024 0.14 1500 17280 4.80262 2.20326 23.5508 64.8714 95.5711 95.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 329.5 0.000512 1024 0.14 1500 18368 4.80678 2.21664 52.9556 65.2028 125.323 125.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 329.5 0.000512 1024 0.14 1500 17920 4.8087 2.21546 34.5235 65.2111 106.903 107.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 329.5 0.000512 1024 0.14 1500 17472 4.85434 2.22157 28.1601 65.3463 100.722 100.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 329.5 0.000512 1024 0.14 1500 17920 4.82538 2.21939 25.6546 65.37 98.2128 98.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 329.5 0.000512 1024 0.14 1500 15680 4.82435 2.1608 20.8226 63.6356 91.5876 91.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 329.5 0.000512 1024 0.14 1500 18432 4.8129 2.22445 52.2404 65.4932 124.915 125.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 329.5 0.000512 1024 0.14 1500 17408 4.83299 2.20819 34.0257 64.9412 106.15 106.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 329.5 0.000512 1024 0.14 1500 16896 4.80762 2.18176 28.136 64.3449 99.6121 99.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 329.5 0.000512 1024 0.14 1500 16384 4.75773 2.1665 24.4334 63.7373 95.2395 95.3482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 329.5 0.000512 1024 0.14 1500 15360 4.6977 2.11558 21.9882 62.3952 91.3444 91.4534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 329.5 0.000512 1024 0.14 1536 20992 4.67862 2.22003 50.6993 65.4501 123.191 123.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 329.5 0.000512 1024 0.14 1536 20992 4.70528 2.22618 33.4072 65.5419 106.023 106.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 329.5 0.000512 1024 0.14 1536 20736 4.67222 2.21677 27.8765 65.2544 100.164 100.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 329.5 0.000512 1024 0.14 1536 20480 4.676 2.21357 25.0744 64.939 97.0475 97.1574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 329.5 0.000512 1024 0.14 1536 20800 4.72787 2.22819 66.0621 65.4539 138.614 138.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 329.5 0.000512 1024 0.14 1536 20480 4.70982 2.22611 40.9891 65.5238 113.592 113.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 329.5 0.000512 1024 0.14 1536 20160 4.67888 2.1976 33.5774 64.7548 105.348 105.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 329.5 0.000512 1024 0.14 1536 20480 4.70877 2.23846 30.1694 65.621 102.882 102.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 329.5 0.000512 1024 0.14 1536 19200 4.75674 2.20938 25.132 64.8007 97.0448 97.1543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 329.5 0.000512 1024 0.14 1536 21120 4.69146 2.23242 63.7232 65.649 136.44 136.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 329.5 0.000512 1024 0.14 1536 20736 4.66141 2.21798 39.9532 65.245 112.226 112.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 329.5 0.000512 1024 0.14 1536 20736 4.67203 2.21766 33.0489 65.2405 105.324 105.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 329.5 0.000512 1024 0.14 1536 19968 4.63827 2.18451 28.4052 64.3489 99.7231 99.8318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 329.5 0.000512 1024 0.14 1536 19200 4.72157 2.20733 24.9211 64.9184 96.9114 97.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 329.5 0.000512 1024 0.14 1536 20608 4.70554 2.21402 57.528 65.1904 129.784 129.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 329.5 0.000512 1024 0.14 1536 20608 4.68608 2.21274 38.4157 65.2131 110.668 110.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 329.5 0.000512 1024 0.14 1536 20160 4.72973 2.22003 30.8877 65.2984 103.28 103.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 329.5 0.000512 1024 0.14 1536 19712 4.73197 2.22003 27.4976 65.42 100.012 100.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 329.5 0.000512 1024 0.14 1536 17920 4.69421 2.16154 22.6313 63.6904 93.3223 93.4333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 329.5 0.000512 1024 0.14 1536 20992 4.70147 2.22557 58.8882 65.5056 131.462 131.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 329.5 0.000512 1024 0.14 1536 20480 4.66134 2.20995 39.3628 64.8875 111.266 111.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 329.5 0.000512 1024 0.14 1536 19968 4.64954 2.18323 32.3962 64.3437 103.718 103.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 329.5 0.000512 1024 0.14 1536 18432 4.65875 2.16064 27.1093 63.7395 97.8098 97.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 329.5 0.000512 1024 0.14 1536 17920 4.56938 2.11702 24.9363 62.4012 94.167 94.2756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 329.5 0.000512 1024 0.14 1536 18432 4.57475 2.11862 24.4678 62.5398 93.8433 93.9569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 329.5 0.000512 1024 0.14 1536 20224 4.72832 2.23194 49.6475 65.6591 122.411 122.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 329.5 0.000512 1024 0.14 1536 19968 4.7303 2.21994 55.0777 65.5035 127.675 127.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 329.5 0.000512 1024 0.14 1536 19968 4.74269 2.22512 37.268 65.4937 109.869 109.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 329.5 0.000512 1024 0.14 1536 19200 4.72192 2.21389 30.0005 65.1906 102.269 102.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 329.5 0.000512 1024 0.14 1536 19456 4.71488 2.20515 26.9147 64.9515 98.9298 99.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 329.5 0.000512 1024 0.14 1536 19200 4.75306 2.23424 24.8675 65.6144 97.6109 97.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 329.5 0.000512 1024 0.14 1536 18432 4.70835 2.18163 22.6354 64.2959 93.9657 94.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 329.5 0.000512 1024 0.14 1536 19712 4.72016 2.21357 23.1194 65.4107 95.607 95.7037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 329.5 0.000512 1024 0.14 1536 18432 4.6777 2.16067 20.6385 63.6895 91.3088 91.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 329.5 0.000512 1024 0.14 1500 17920 4.82595 2.21565 19.0394 65.4256 91.6509 91.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 329.5 0.000512 1024 0.14 1536 19712 4.71907 2.2128 20.8065 65.3638 93.2449 93.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 329.5 0.000512 1024 0.14 1500 17920 4.7104 2.15507 19.5481 63.6406 90.201 90.3127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 329.5 0.000512 1024 0.14 1536 15680 4.8233 2.15654 17.1018 63.6835 87.9151 88.0314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 329.5 0.000512 1024 0.14 1504 20480 4.66976 2.20291 23.8271 64.8899 95.7357 95.8478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 329.5 0.000512 1024 0.14 1504 15360 4.71789 2.12125 26.5955 62.6732 96.2533 96.3645
