<html><head><title>Icestorm: LD1 (multiple, 3 regs, 2D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD1 (multiple, 3 regs, 2D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld1 { v0.2d, v1.2d, v2.2d }, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 3.000</p><p>Issues: 3.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 3.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>63006</td><td>30333</td><td>3007</td><td>1</td><td>3006</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>29729</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>29699</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>29693</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>29701</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>29704</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>29697</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>31115</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9009</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>29739</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr><tr><td>63004</td><td>30013</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>9000</td><td>3000</td><td>3000</td><td>0</td><td>3000</td><td>0</td><td>1</td><td>3000</td><td>0</td><td>0</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld1 { v0.2d, v1.2d, v2.2d }, [x6]
  ld1 { v0.2d, v1.2d, v2.2d }, [x6]
  ld1 { v0.2d, v1.2d, v2.2d }, [x6]
  ld1 { v0.2d, v1.2d, v2.2d }, [x6]
  ld1 { v0.2d, v1.2d, v2.2d }, [x6]
  ld1 { v0.2d, v1.2d, v2.2d }, [x6]
  ld1 { v0.2d, v1.2d, v2.2d }, [x6]
  ld1 { v0.2d, v1.2d, v2.2d }, [x6]</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.5006</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>240205</td><td>120188</td><td>240131</td><td>101</td><td>0</td><td>240030</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>768014</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240068</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120076</td><td>240101</td><td>101</td><td>0</td><td>240000</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>1920066</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240012</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120045</td><td>240101</td><td>101</td><td>0</td><td>240000</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>1920012</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240012</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120045</td><td>240101</td><td>101</td><td>0</td><td>240000</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>1920012</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240012</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240205</td><td>120372</td><td>240131</td><td>101</td><td>0</td><td>240030</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>1920192</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240012</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120045</td><td>240101</td><td>101</td><td>0</td><td>240000</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>1920012</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240068</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120063</td><td>240101</td><td>101</td><td>0</td><td>240000</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>1920426</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240068</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>176740</td><td>98673</td><td>176683</td><td>1855</td><td>4</td><td>174824</td><td>1676</td><td>4</td><td>240107</td><td>307</td><td>1851060</td><td>240209</td><td>202</td><td>240125</td><td>200</td><td>240012</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120075</td><td>240101</td><td>101</td><td>0</td><td>240000</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>1920102</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240012</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>120045</td><td>240101</td><td>101</td><td>0</td><td>240000</td><td>100</td><td>0</td><td>240008</td><td>300</td><td>1920012</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>240012</td><td>1</td><td>240000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.5007</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240025</td><td>120176</td><td>240045</td><td>11</td><td>0</td><td>240034</td><td>10</td><td>0</td><td>240008</td><td>30</td><td>1200188</td><td>240018</td><td>20</td><td>240012</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr><tr><td>240024</td><td>120051</td><td>240011</td><td>11</td><td>0</td><td>240000</td><td>10</td><td>0</td><td>240000</td><td>30</td><td>1920164</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr><tr><td>240024</td><td>120051</td><td>240011</td><td>11</td><td>0</td><td>240000</td><td>10</td><td>0</td><td>240000</td><td>30</td><td>1920164</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr><tr><td>240025</td><td>120104</td><td>240045</td><td>11</td><td>0</td><td>240034</td><td>10</td><td>0</td><td>240000</td><td>30</td><td>1920164</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr><tr><td>240024</td><td>120051</td><td>240011</td><td>11</td><td>0</td><td>240000</td><td>10</td><td>0</td><td>240000</td><td>30</td><td>1920164</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr><tr><td>240024</td><td>120463</td><td>240011</td><td>11</td><td>0</td><td>240000</td><td>10</td><td>0</td><td>240192</td><td>30</td><td>1627985</td><td>240202</td><td>20</td><td>240223</td><td>995</td><td>240872</td><td>436</td><td>240380</td><td>3</td><td>572</td></tr><tr><td>240024</td><td>120293</td><td>240071</td><td>11</td><td>0</td><td>240060</td><td>10</td><td>0</td><td>240107</td><td>30</td><td>1542989</td><td>240117</td><td>20</td><td>240128</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr><tr><td>240024</td><td>120285</td><td>240071</td><td>11</td><td>0</td><td>240060</td><td>10</td><td>0</td><td>240096</td><td>30</td><td>949340</td><td>240106</td><td>20</td><td>240113</td><td>20</td><td>240112</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr><tr><td>240024</td><td>121673</td><td>240401</td><td>11</td><td>0</td><td>240390</td><td>10</td><td>0</td><td>240008</td><td>30</td><td>960188</td><td>240018</td><td>20</td><td>240012</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr><tr><td>240024</td><td>120051</td><td>240011</td><td>11</td><td>0</td><td>240000</td><td>10</td><td>0</td><td>240000</td><td>30</td><td>1920164</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>240068</td><td>1</td><td>240000</td><td>0</td><td>10</td></tr></table></div></div></div></div></body></html>