

================================================================
== Vitis HLS Report for 'lut_exp'
================================================================
* Date:           Fri Nov  7 12:05:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     700|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|    1164|    1140|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|      14|    -|
|Register         |        -|     -|     856|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|    14|    2020|    2078|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U639  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U642  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U646     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U647     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U648     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U643   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U644   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U640  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U641  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |sitofp_32ns_32_4_no_dsp_1_U645       |sitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    |sparsemux_9_3_32_1_1_U649            |sparsemux_9_3_32_1_1            |        0|   0|    0|   14|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  14| 1164| 1140|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_lut_U  |lut_exp_exp_lut_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                             |        1|  0|   0|    0|   512|   32|     1|        16384|
    +-----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln28_fu_330_p2     |         +|   0|  0|   16|           9|           1|
    |add_ln317_fu_230_p2    |         +|   0|  0|   16|           9|           8|
    |result_2_fu_310_p2     |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_244_p2     |         -|   0|  0|   15|           7|           8|
    |and_ln19_1_fu_370_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln19_fu_340_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln20_fu_344_p2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln19_1_fu_177_p2  |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln19_fu_171_p2    |      icmp|   0|  0|   15|           8|           2|
    |lshr_ln18_fu_270_p2    |      lshr|   0|  0|  240|          79|          79|
    |or_ln19_fu_183_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln20_1_fu_353_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln20_fu_348_p2      |        or|   0|  0|    2|           1|           1|
    |result_fu_315_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln18_fu_254_p3  |    select|   0|  0|    9|           1|           9|
    |val_fu_302_p3          |    select|   0|  0|   32|           1|          32|
    |shl_ln18_fu_276_p2     |       shl|   0|  0|  240|          79|          79|
    |xor_ln19_fu_365_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln20_fu_359_p2     |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  700|         226|         293|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_ce_reg                         |   1|   0|    1|          0|
    |ap_return_int_reg                 |  32|   0|   32|          0|
    |cmp_reg_423                       |   1|   0|    1|          0|
    |conv7_reg_483                     |  32|   0|   32|          0|
    |exp_lut_load_1_reg_494            |  32|   0|   32|          0|
    |exp_lut_load_reg_488              |  32|   0|   32|          0|
    |idx_f_reg_445                     |  32|   0|   32|          0|
    |mul_reg_509                       |  32|   0|   32|          0|
    |or_ln19_reg_417                   |   1|   0|    1|          0|
    |ratio_reg_499                     |  32|   0|   32|          0|
    |result_reg_462                    |  32|   0|   32|          0|
    |sub1_reg_504                      |  32|   0|   32|          0|
    |sub_reg_440                       |  32|   0|   32|          0|
    |tmp_2_reg_430                     |   1|   0|    1|          0|
    |tmp_4_reg_435                     |   1|   0|    1|          0|
    |trunc_ln58_reg_468                |   9|   0|    9|          0|
    |trunc_ln58_reg_468_pp0_iter9_reg  |   9|   0|    9|          0|
    |val_reg_456                       |  32|   0|   32|          0|
    |x_int_reg                         |  32|   0|   32|          0|
    |xs_sign_reg_451                   |   1|   0|    1|          0|
    |cmp_reg_423                       |  64|  32|    1|          0|
    |exp_lut_load_reg_488              |  64|  32|   32|          0|
    |idx_f_reg_445                     |  64|  32|   32|          0|
    |or_ln19_reg_417                   |  64|  32|    1|          0|
    |result_reg_462                    |  64|  32|   32|          0|
    |tmp_2_reg_430                     |  64|  32|    1|          0|
    |tmp_4_reg_435                     |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 856| 224|  508|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       lut_exp|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       lut_exp|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|       lut_exp|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|       lut_exp|  return value|
|x          |   in|   32|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

