
*** Running vivado
    with args -log design_1_matrix_processor_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrix_processor_ctrl_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_matrix_processor_ctrl_0_0.tcl -notrace
Command: synth_design -top design_1_matrix_processor_ctrl_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 447.301 ; gain = 93.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrix_processor_ctrl_0_0' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_0/synth/design_1_matrix_processor_ctrl_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrix_processor_ctrl' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:7]
	Parameter ope_Idle bound to: 0 - type: integer 
	Parameter ope_Add bound to: 1 - type: integer 
	Parameter ope_Min bound to: 2 - type: integer 
	Parameter ope_Mul bound to: 3 - type: integer 
	Parameter ope_Tra bound to: 4 - type: integer 
	Parameter ope_Det bound to: 5 - type: integer 
	Parameter s_Idle bound to: 0 - type: integer 
	Parameter s_Read bound to: 1 - type: integer 
	Parameter s_Write bound to: 2 - type: integer 
	Parameter s_Ope bound to: 3 - type: integer 
	Parameter s_Delay bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'transpose' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/transpose.v:1]
	Parameter INITIAL bound to: 0 - type: integer 
	Parameter ACCEPT_IN bound to: 1 - type: integer 
	Parameter REJECT_IN bound to: 2 - type: integer 
	Parameter FINISH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transpose' (1#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/transpose.v:1]
INFO: [Synth 8-6155] done synthesizing module 'matrix_processor_ctrl' (2#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrix_processor_ctrl_0_0' (3#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_0/synth/design_1_matrix_processor_ctrl_0_0.v:58]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.016 ; gain = 149.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.016 ; gain = 149.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.016 ; gain = 149.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 868.516 ; gain = 1.570
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 868.516 ; gain = 515.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 868.516 ; gain = 515.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 868.516 ; gain = 515.133
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mem_data_in_B_reg[31:0]' into 'mem_data_in_A_reg[31:0]' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:193]
WARNING: [Synth 8-6014] Unused sequential element mem_data_in_B_reg was removed.  [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:193]
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_reg' and it is trimmed from '32' to '15' bits. [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:204]
INFO: [Synth 8-5544] ROM "nstate0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nstate0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mem_byte_we_C0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mem_byte_we_C0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mem_byte_we_C" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tra_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tra_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_address_B" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 's_nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'mem_byte_we_A_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'mem_byte_we_C_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'tra_en_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'tra_rst_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'm_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'n_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/matrix_processor_ctrl.v:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 868.516 ; gain = 515.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module transpose 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module matrix_processor_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'tra/n2m_count_reg[5:0]' into 'tra/n2m_count_reg[5:0]' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/transpose.v:24]
INFO: [Synth 8-4471] merging register 'tra/m2n_count_reg[5:0]' into 'tra/m2n_count_reg[5:0]' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/transpose.v:24]
WARNING: [Synth 8-6014] Unused sequential element tra/write_out_reg was removed.  [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/transpose.v:39]
WARNING: [Synth 8-6014] Unused sequential element tra/n2m_count_reg was removed.  [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/transpose.v:24]
WARNING: [Synth 8-6014] Unused sequential element tra/m2n_count_reg was removed.  [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/cc69/transpose.v:24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tra_en_reg)
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_C_reg[1]' (LD) to 'inst/mem_byte_we_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_C_reg[2]' (LD) to 'inst/mem_byte_we_C_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[0]' (LD) to 'inst/mem_byte_we_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[1]' (LD) to 'inst/mem_byte_we_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[2]' (LD) to 'inst/mem_byte_we_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_byte_we_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[0]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[1]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[2]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[3]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[4]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[5]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[6]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[7]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[8]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[9]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[10]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[11]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[12]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[13]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[14]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[15]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[16]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[17]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[18]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[19]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[20]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[21]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[22]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[23]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[24]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[25]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[26]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[27]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[28]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[29]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/mem_data_in_A_reg[30]' (FDE) to 'inst/mem_data_in_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_data_in_A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (mem_byte_we_A_reg[3]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (tra_en_reg) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_data_in_A_reg[31]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmd_reg[2]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmd_reg[1]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmd_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 868.516 ; gain = 515.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 868.516 ; gain = 515.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 883.438 ; gain = 530.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mem_address_C_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_address_A_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_address_B_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 888.422 ; gain = 535.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 888.422 ; gain = 535.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 888.422 ; gain = 535.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 888.422 ; gain = 535.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 888.422 ; gain = 535.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 888.422 ; gain = 535.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 888.422 ; gain = 535.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    63|
|2     |LUT1   |     8|
|3     |LUT2   |    92|
|4     |LUT3   |    10|
|5     |LUT4   |    29|
|6     |LUT5   |    31|
|7     |LUT6   |   130|
|8     |FDRE   |   251|
|9     |LD     |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   635|
|2     |  inst   |matrix_processor_ctrl |   635|
|3     |    tra  |transpose             |   191|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 888.422 ; gain = 535.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 888.422 ; gain = 169.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 888.422 ; gain = 535.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LD => LDCE: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 888.422 ; gain = 546.512
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/design_1_matrix_processor_ctrl_0_0.dcp' has been generated.
