{
  "module_name": "if000c.h",
  "hash_id": "c64f3643fd13a686030c5ca2d388f02af4aa10b1ee89a7a5f7ab40f91f9dc9d7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/include/nvif/if000c.h",
  "human_readable_source": "#ifndef __NVIF_IF000C_H__\n#define __NVIF_IF000C_H__\nstruct nvif_vmm_v0 {\n\t__u8  version;\n\t__u8  page_nr;\n#define NVIF_VMM_V0_TYPE_UNMANAGED                                         0x00\n#define NVIF_VMM_V0_TYPE_MANAGED                                           0x01\n#define NVIF_VMM_V0_TYPE_RAW                                               0x02\n\t__u8  type;\n\t__u8  pad03[5];\n\t__u64 addr;\n\t__u64 size;\n\t__u8  data[];\n};\n\n#define NVIF_VMM_V0_PAGE                                                   0x00\n#define NVIF_VMM_V0_GET                                                    0x01\n#define NVIF_VMM_V0_PUT                                                    0x02\n#define NVIF_VMM_V0_MAP                                                    0x03\n#define NVIF_VMM_V0_UNMAP                                                  0x04\n#define NVIF_VMM_V0_PFNMAP                                                 0x05\n#define NVIF_VMM_V0_PFNCLR                                                 0x06\n#define NVIF_VMM_V0_RAW                                                    0x07\n#define NVIF_VMM_V0_MTHD(i)                                         ((i) + 0x80)\n\nstruct nvif_vmm_page_v0 {\n\t__u8  version;\n\t__u8  index;\n\t__u8  shift;\n\t__u8  sparse;\n\t__u8  vram;\n\t__u8  host;\n\t__u8  comp;\n\t__u8  pad07[1];\n};\n\nstruct nvif_vmm_get_v0 {\n\t__u8  version;\n#define NVIF_VMM_GET_V0_ADDR                                               0x00\n#define NVIF_VMM_GET_V0_PTES                                               0x01\n#define NVIF_VMM_GET_V0_LAZY\t                                           0x02\n\t__u8  type;\n\t__u8  sparse;\n\t__u8  page;\n\t__u8  align;\n\t__u8  pad05[3];\n\t__u64 size;\n\t__u64 addr;\n};\n\nstruct nvif_vmm_put_v0 {\n\t__u8  version;\n\t__u8  pad01[7];\n\t__u64 addr;\n};\n\nstruct nvif_vmm_map_v0 {\n\t__u8  version;\n\t__u8  pad01[7];\n\t__u64 addr;\n\t__u64 size;\n\t__u64 memory;\n\t__u64 offset;\n\t__u8  data[];\n};\n\nstruct nvif_vmm_unmap_v0 {\n\t__u8  version;\n\t__u8  pad01[7];\n\t__u64 addr;\n};\n\nstruct nvif_vmm_raw_v0 {\n\t__u8 version;\n#define NVIF_VMM_RAW_V0_GET\t0x0\n#define NVIF_VMM_RAW_V0_PUT\t0x1\n#define NVIF_VMM_RAW_V0_MAP\t0x2\n#define NVIF_VMM_RAW_V0_UNMAP\t0x3\n#define NVIF_VMM_RAW_V0_SPARSE\t0x4\n\t__u8  op;\n\t__u8  sparse;\n\t__u8  ref;\n\t__u8  shift;\n\t__u32 argc;\n\t__u8  pad01[7];\n\t__u64 addr;\n\t__u64 size;\n\t__u64 offset;\n\t__u64 memory;\n\t__u64 argv;\n};\n\nstruct nvif_vmm_pfnmap_v0 {\n\t__u8  version;\n\t__u8  page;\n\t__u8  pad02[6];\n\t__u64 addr;\n\t__u64 size;\n#define NVIF_VMM_PFNMAP_V0_ADDR                           0xfffffffffffff000ULL\n#define NVIF_VMM_PFNMAP_V0_ADDR_SHIFT                                        12\n#define NVIF_VMM_PFNMAP_V0_APER                           0x00000000000000f0ULL\n#define NVIF_VMM_PFNMAP_V0_HOST                           0x0000000000000000ULL\n#define NVIF_VMM_PFNMAP_V0_VRAM                           0x0000000000000010ULL\n#define NVIF_VMM_PFNMAP_V0_A\t\t\t\t  0x0000000000000004ULL\n#define NVIF_VMM_PFNMAP_V0_W                              0x0000000000000002ULL\n#define NVIF_VMM_PFNMAP_V0_V                              0x0000000000000001ULL\n#define NVIF_VMM_PFNMAP_V0_NONE                           0x0000000000000000ULL\n\t__u64 phys[];\n};\n\nstruct nvif_vmm_pfnclr_v0 {\n\t__u8  version;\n\t__u8  pad01[7];\n\t__u64 addr;\n\t__u64 size;\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}