# Autogenerated by LiteX / git: afbac26e

TOP := arty
PARTNAME := xc7a100tcsg324-1
DEVICE := xc7a100t_test
BITSTREAM_DEVICE := artix7

VERILOG := /home/pkanthamraju/f4pga-examples/xc7/litex_demo/src/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v \
           /home/pkanthamraju/f4pga-examples/xc7/litex_demo/build/vexriscv/arty_100/gateware/arty.v
MEM_INIT := mem_3.init \
            mem_1.init \
            mem.init \
            mem_2.init
SDC := arty.sdc
XDC := arty.xdc
ARTIFACTS := $(TOP).eblif \
             $(TOP).frames \
             $(TOP).ioplace \
             $(TOP).net \
             $(TOP).place \
             $(TOP).route \
             $(TOP)_synth.* \
             *.bit \
             *.fasm \
             *.json \
             *.log \
             *.rpt \
             constraints.place

.PHONY: all
all: $(TOP).bit

$(TOP).eblif: $(VERILOG) $(MEM_INIT) $(XDC)
	symbiflow_synth -t $(TOP) -v $(VERILOG) -d $(BITSTREAM_DEVICE) -p $(PARTNAME) -x $(XDC) > /dev/null

$(TOP).net: $(TOP).eblif $(SDC)
	symbiflow_pack -e $(TOP).eblif -d $(DEVICE) -s $(SDC) > /dev/null

$(TOP).place: $(TOP).net
	symbiflow_place -e $(TOP).eblif -d $(DEVICE) -n $(TOP).net -P $(PARTNAME) -s $(SDC) > /dev/null

$(TOP).route: $(TOP).place
	symbiflow_route -e $(TOP).eblif -d $(DEVICE) -s $(SDC) > /dev/null

$(TOP).fasm: $(TOP).route
	symbiflow_write_fasm -e $(TOP).eblif -d $(DEVICE) > /dev/null

$(TOP).bit: $(TOP).fasm
	symbiflow_write_bitstream -d $(BITSTREAM_DEVICE) -f $(TOP).fasm -p $(PARTNAME) -b $(TOP).bit > /dev/null

.PHONY: clean
clean:
	rm -f $(ARTIFACTS)