// Seed: 3569684470
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
);
  always @(negedge id_0) id_3 <= id_0;
endmodule
