<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Tue Jan 01 15:48:56 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'XIn_c' 8.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "XIn_c" 8.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'osc_clk' 136.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 136.000000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.979ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_358">PWM1/counter_58__i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:PWM1/SLICE_714">PWM1/PWMOut_15</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              10.129ns  (22.8% logic, 77.2% route), 5 logic levels.

 Constraint Details:

     10.129ns physical path delay PWM1/SLICE_358 to PWM1/SLICE_714 exceeds
      7.353ns delay constraint less
      0.037ns skew and
      0.166ns DIN_SET requirement (totaling 7.150ns) by 2.979ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R2C19D.CLK,R2C19D.Q1,PWM1/SLICE_358:ROUTE, 2.502,R2C19D.Q1,R16C23C.D1,PWM1/counter_6:CTOF_DEL, 0.495,R16C23C.D1,R16C23C.F1,SLICE_730:ROUTE, 2.024,R16C23C.F1,R21C19D.C0,PWM1/n995:CTOF_DEL, 0.495,R21C19D.C0,R21C19D.F0,SLICE_768:ROUTE, 1.460,R21C19D.F0,R22C11B.D1,PWM1/n958:CTOF_DEL, 0.495,R22C11B.D1,R22C11B.F1,SLICE_773:ROUTE, 1.830,R22C11B.F1,R21C20D.M0,PWM1/n941:MTOOFX_DEL, 0.376,R21C20D.M0,R21C20D.OFX0,PWM1/SLICE_714:ROUTE, 0.000,R21C20D.OFX0,R21C20D.DI0,PWM1/PWMOut_N_2390">Data path</A> PWM1/SLICE_358 to PWM1/SLICE_714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q1 <A href="#@comp:PWM1/SLICE_358">PWM1/SLICE_358</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         5     2.502<A href="#@net:PWM1/counter_6:R2C19D.Q1:R16C23C.D1:2.502">      R2C19D.Q1 to R16C23C.D1    </A> <A href="#@net:PWM1/counter_6">PWM1/counter_6</A>
CTOF_DEL    ---     0.495     R16C23C.D1 to     R16C23C.F1 <A href="#@comp:SLICE_730">SLICE_730</A>
ROUTE         1     2.024<A href="#@net:PWM1/n995:R16C23C.F1:R21C19D.C0:2.024">     R16C23C.F1 to R21C19D.C0    </A> <A href="#@net:PWM1/n995">PWM1/n995</A>
CTOF_DEL    ---     0.495     R21C19D.C0 to     R21C19D.F0 <A href="#@comp:SLICE_768">SLICE_768</A>
ROUTE         1     1.460<A href="#@net:PWM1/n958:R21C19D.F0:R22C11B.D1:1.460">     R21C19D.F0 to R22C11B.D1    </A> <A href="#@net:PWM1/n958">PWM1/n958</A>
CTOF_DEL    ---     0.495     R22C11B.D1 to     R22C11B.F1 <A href="#@comp:SLICE_773">SLICE_773</A>
ROUTE         1     1.830<A href="#@net:PWM1/n941:R22C11B.F1:R21C20D.M0:1.830">     R22C11B.F1 to R21C20D.M0    </A> <A href="#@net:PWM1/n941">PWM1/n941</A>
MTOOFX_DEL  ---     0.376     R21C20D.M0 to   R21C20D.OFX0 <A href="#@comp:PWM1/SLICE_714">PWM1/SLICE_714</A>
ROUTE         1     0.000<A href="#@net:PWM1/PWMOut_N_2390:R21C20D.OFX0:R21C20D.DI0:0.000">   R21C20D.OFX0 to R21C20D.DI0   </A> <A href="#@net:PWM1/PWMOut_N_2390">PWM1/PWMOut_N_2390</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   10.129   (22.8% logic, 77.2% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R2C19D.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to PWM1/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R2C19D.CLK:1.898">     RPLL.CLKOP to R2C19D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R21C20D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to PWM1/SLICE_714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R21C20D.CLK:1.861">     RPLL.CLKOP to R21C20D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.609ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_420">CIC1/d_d8_i0_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_42">CIC1/d9_i0_i56</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.614ns  (65.8% logic, 34.2% route), 29 logic levels.

 Constraint Details:

      9.614ns physical path delay SLICE_420 to CIC1/SLICE_42 exceeds
      7.353ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 7.005ns) by 2.609ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R24C25C.CLK,R24C25C.Q0,SLICE_420:ROUTE, 2.300,R24C25C.Q0,R24C11B.A0,CIC1/d_d8_1:C0TOFCO_DEL, 1.023,R24C11B.A0,R24C11B.FCO,CIC1/SLICE_75:ROUTE, 0.000,R24C11B.FCO,R24C11C.FCI,CIC1/n788:FCITOFCO_DEL, 0.162,R24C11C.FCI,R24C11C.FCO,CIC1/SLICE_74:ROUTE, 0.000,R24C11C.FCO,R24C11D.FCI,CIC1/n789:FCITOFCO_DEL, 0.162,R24C11D.FCI,R24C11D.FCO,CIC1/SLICE_73:ROUTE, 0.000,R24C11D.FCO,R24C12A.FCI,CIC1/n790:FCITOFCO_DEL, 0.162,R24C12A.FCI,R24C12A.FCO,CIC1/SLICE_72:ROUTE, 0.000,R24C12A.FCO,R24C12B.FCI,CIC1/n791:FCITOFCO_DEL, 0.162,R24C12B.FCI,R24C12B.FCO,CIC1/SLICE_71:ROUTE, 0.000,R24C12B.FCO,R24C12C.FCI,CIC1/n792:FCITOFCO_DEL, 0.162,R24C12C.FCI,R24C12C.FCO,CIC1/SLICE_70:ROUTE, 0.000,R24C12C.FCO,R24C12D.FCI,CIC1/n793:FCITOFCO_DEL, 0.162,R24C12D.FCI,R24C12D.FCO,CIC1/SLICE_69:ROUTE, 0.000,R24C12D.FCO,R24C13A.FCI,CIC1/n794:FCITOFCO_DEL, 0.162,R24C13A.FCI,R24C13A.FCO,CIC1/SLICE_68:ROUTE, 0.000,R24C13A.FCO,R24C13B.FCI,CIC1/n795:FCITOFCO_DEL, 0.162,R24C13B.FCI,R24C13B.FCO,CIC1/SLICE_67:ROUTE, 0.000,R24C13B.FCO,R24C13C.FCI,CIC1/n796:FCITOFCO_DEL, 0.162,R24C13C.FCI,R24C13C.FCO,CIC1/SLICE_66:ROUTE, 0.000,R24C13C.FCO,R24C13D.FCI,CIC1/n797:FCITOFCO_DEL, 0.162,R24C13D.FCI,R24C13D.FCO,CIC1/SLICE_65:ROUTE, 0.000,R24C13D.FCO,R24C14A.FCI,CIC1/n798:FCITOFCO_DEL, 0.162,R24C14A.FCI,R24C14A.FCO,CIC1/SLICE_64:ROUTE, 0.000,R24C14A.FCO,R24C14B.FCI,CIC1/n799:FCITOFCO_DEL, 0.162,R24C14B.FCI,R24C14B.FCO,CIC1/SLICE_63:ROUTE, 0.000,R24C14B.FCO,R24C14C.FCI,CIC1/n800:FCITOFCO_DEL, 0.162,R24C14C.FCI,R24C14C.FCO,CIC1/SLICE_62:ROUTE, 0.000,R24C14C.FCO,R24C14D.FCI,CIC1/n801:FCITOFCO_DEL, 0.162,R24C14D.FCI,R24C14D.FCO,CIC1/SLICE_61:ROUTE, 0.000,R24C14D.FCO,R24C15A.FCI,CIC1/n802:FCITOFCO_DEL, 0.162,R24C15A.FCI,R24C15A.FCO,CIC1/SLICE_60:ROUTE, 0.000,R24C15A.FCO,R24C15B.FCI,CIC1/n803:FCITOFCO_DEL, 0.162,R24C15B.FCI,R24C15B.FCO,CIC1/SLICE_59:ROUTE, 0.000,R24C15B.FCO,R24C15C.FCI,CIC1/n804:FCITOFCO_DEL, 0.162,R24C15C.FCI,R24C15C.FCO,CIC1/SLICE_58:ROUTE, 0.000,R24C15C.FCO,R24C15D.FCI,CIC1/n805:FCITOFCO_DEL, 0.162,R24C15D.FCI,R24C15D.FCO,CIC1/SLICE_57:ROUTE, 0.000,R24C15D.FCO,R24C16A.FCI,CIC1/n806:FCITOFCO_DEL, 0.162,R24C16A.FCI,R24C16A.FCO,CIC1/SLICE_56:ROUTE, 0.000,R24C16A.FCO,R24C16B.FCI,CIC1/n807:FCITOFCO_DEL, 0.162,R24C16B.FCI,R24C16B.FCO,CIC1/SLICE_55:ROUTE, 0.000,R24C16B.FCO,R24C16C.FCI,CIC1/n808:FCITOFCO_DEL, 0.162,R24C16C.FCI,R24C16C.FCO,CIC1/SLICE_54:ROUTE, 0.000,R24C16C.FCO,R24C16D.FCI,CIC1/n809:FCITOFCO_DEL, 0.162,R24C16D.FCI,R24C16D.FCO,CIC1/SLICE_53:ROUTE, 0.000,R24C16D.FCO,R24C17A.FCI,CIC1/n810:FCITOFCO_DEL, 0.162,R24C17A.FCI,R24C17A.FCO,CIC1/SLICE_52:ROUTE, 0.000,R24C17A.FCO,R24C17B.FCI,CIC1/n811:FCITOFCO_DEL, 0.162,R24C17B.FCI,R24C17B.FCO,CIC1/SLICE_51:ROUTE, 0.000,R24C17B.FCO,R24C17C.FCI,CIC1/n812:FCITOFCO_DEL, 0.162,R24C17C.FCI,R24C17C.FCO,CIC1/SLICE_50:ROUTE, 0.000,R24C17C.FCO,R24C17D.FCI,CIC1/n813:FCITOFCO_DEL, 0.162,R24C17D.FCI,R24C17D.FCO,CIC1/SLICE_49:ROUTE, 0.000,R24C17D.FCO,R24C18A.FCI,CIC1/n814:FCITOF1_DEL, 0.643,R24C18A.FCI,R24C18A.F1,CIC1/SLICE_48:ROUTE, 0.984,R24C18A.F1,R24C19C.M1,CIC1/n1598">Data path</A> SLICE_420 to CIC1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R24C25C.CLK to     R24C25C.Q0 <A href="#@comp:SLICE_420">SLICE_420</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.300<A href="#@net:CIC1/d_d8_1:R24C25C.Q0:R24C11B.A0:2.300">     R24C25C.Q0 to R24C11B.A0    </A> <A href="#@net:CIC1/d_d8_1">CIC1/d_d8_1</A>
C0TOFCO_DE  ---     1.023     R24C11B.A0 to    R24C11B.FCO <A href="#@comp:CIC1/SLICE_75">CIC1/SLICE_75</A>
ROUTE         1     0.000<A href="#@net:CIC1/n788:R24C11B.FCO:R24C11C.FCI:0.000">    R24C11B.FCO to R24C11C.FCI   </A> <A href="#@net:CIC1/n788">CIC1/n788</A>
FCITOFCO_D  ---     0.162    R24C11C.FCI to    R24C11C.FCO <A href="#@comp:CIC1/SLICE_74">CIC1/SLICE_74</A>
ROUTE         1     0.000<A href="#@net:CIC1/n789:R24C11C.FCO:R24C11D.FCI:0.000">    R24C11C.FCO to R24C11D.FCI   </A> <A href="#@net:CIC1/n789">CIC1/n789</A>
FCITOFCO_D  ---     0.162    R24C11D.FCI to    R24C11D.FCO <A href="#@comp:CIC1/SLICE_73">CIC1/SLICE_73</A>
ROUTE         1     0.000<A href="#@net:CIC1/n790:R24C11D.FCO:R24C12A.FCI:0.000">    R24C11D.FCO to R24C12A.FCI   </A> <A href="#@net:CIC1/n790">CIC1/n790</A>
FCITOFCO_D  ---     0.162    R24C12A.FCI to    R24C12A.FCO <A href="#@comp:CIC1/SLICE_72">CIC1/SLICE_72</A>
ROUTE         1     0.000<A href="#@net:CIC1/n791:R24C12A.FCO:R24C12B.FCI:0.000">    R24C12A.FCO to R24C12B.FCI   </A> <A href="#@net:CIC1/n791">CIC1/n791</A>
FCITOFCO_D  ---     0.162    R24C12B.FCI to    R24C12B.FCO <A href="#@comp:CIC1/SLICE_71">CIC1/SLICE_71</A>
ROUTE         1     0.000<A href="#@net:CIC1/n792:R24C12B.FCO:R24C12C.FCI:0.000">    R24C12B.FCO to R24C12C.FCI   </A> <A href="#@net:CIC1/n792">CIC1/n792</A>
FCITOFCO_D  ---     0.162    R24C12C.FCI to    R24C12C.FCO <A href="#@comp:CIC1/SLICE_70">CIC1/SLICE_70</A>
ROUTE         1     0.000<A href="#@net:CIC1/n793:R24C12C.FCO:R24C12D.FCI:0.000">    R24C12C.FCO to R24C12D.FCI   </A> <A href="#@net:CIC1/n793">CIC1/n793</A>
FCITOFCO_D  ---     0.162    R24C12D.FCI to    R24C12D.FCO <A href="#@comp:CIC1/SLICE_69">CIC1/SLICE_69</A>
ROUTE         1     0.000<A href="#@net:CIC1/n794:R24C12D.FCO:R24C13A.FCI:0.000">    R24C12D.FCO to R24C13A.FCI   </A> <A href="#@net:CIC1/n794">CIC1/n794</A>
FCITOFCO_D  ---     0.162    R24C13A.FCI to    R24C13A.FCO <A href="#@comp:CIC1/SLICE_68">CIC1/SLICE_68</A>
ROUTE         1     0.000<A href="#@net:CIC1/n795:R24C13A.FCO:R24C13B.FCI:0.000">    R24C13A.FCO to R24C13B.FCI   </A> <A href="#@net:CIC1/n795">CIC1/n795</A>
FCITOFCO_D  ---     0.162    R24C13B.FCI to    R24C13B.FCO <A href="#@comp:CIC1/SLICE_67">CIC1/SLICE_67</A>
ROUTE         1     0.000<A href="#@net:CIC1/n796:R24C13B.FCO:R24C13C.FCI:0.000">    R24C13B.FCO to R24C13C.FCI   </A> <A href="#@net:CIC1/n796">CIC1/n796</A>
FCITOFCO_D  ---     0.162    R24C13C.FCI to    R24C13C.FCO <A href="#@comp:CIC1/SLICE_66">CIC1/SLICE_66</A>
ROUTE         1     0.000<A href="#@net:CIC1/n797:R24C13C.FCO:R24C13D.FCI:0.000">    R24C13C.FCO to R24C13D.FCI   </A> <A href="#@net:CIC1/n797">CIC1/n797</A>
FCITOFCO_D  ---     0.162    R24C13D.FCI to    R24C13D.FCO <A href="#@comp:CIC1/SLICE_65">CIC1/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:CIC1/n798:R24C13D.FCO:R24C14A.FCI:0.000">    R24C13D.FCO to R24C14A.FCI   </A> <A href="#@net:CIC1/n798">CIC1/n798</A>
FCITOFCO_D  ---     0.162    R24C14A.FCI to    R24C14A.FCO <A href="#@comp:CIC1/SLICE_64">CIC1/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:CIC1/n799:R24C14A.FCO:R24C14B.FCI:0.000">    R24C14A.FCO to R24C14B.FCI   </A> <A href="#@net:CIC1/n799">CIC1/n799</A>
FCITOFCO_D  ---     0.162    R24C14B.FCI to    R24C14B.FCO <A href="#@comp:CIC1/SLICE_63">CIC1/SLICE_63</A>
ROUTE         1     0.000<A href="#@net:CIC1/n800:R24C14B.FCO:R24C14C.FCI:0.000">    R24C14B.FCO to R24C14C.FCI   </A> <A href="#@net:CIC1/n800">CIC1/n800</A>
FCITOFCO_D  ---     0.162    R24C14C.FCI to    R24C14C.FCO <A href="#@comp:CIC1/SLICE_62">CIC1/SLICE_62</A>
ROUTE         1     0.000<A href="#@net:CIC1/n801:R24C14C.FCO:R24C14D.FCI:0.000">    R24C14C.FCO to R24C14D.FCI   </A> <A href="#@net:CIC1/n801">CIC1/n801</A>
FCITOFCO_D  ---     0.162    R24C14D.FCI to    R24C14D.FCO <A href="#@comp:CIC1/SLICE_61">CIC1/SLICE_61</A>
ROUTE         1     0.000<A href="#@net:CIC1/n802:R24C14D.FCO:R24C15A.FCI:0.000">    R24C14D.FCO to R24C15A.FCI   </A> <A href="#@net:CIC1/n802">CIC1/n802</A>
FCITOFCO_D  ---     0.162    R24C15A.FCI to    R24C15A.FCO <A href="#@comp:CIC1/SLICE_60">CIC1/SLICE_60</A>
ROUTE         1     0.000<A href="#@net:CIC1/n803:R24C15A.FCO:R24C15B.FCI:0.000">    R24C15A.FCO to R24C15B.FCI   </A> <A href="#@net:CIC1/n803">CIC1/n803</A>
FCITOFCO_D  ---     0.162    R24C15B.FCI to    R24C15B.FCO <A href="#@comp:CIC1/SLICE_59">CIC1/SLICE_59</A>
ROUTE         1     0.000<A href="#@net:CIC1/n804:R24C15B.FCO:R24C15C.FCI:0.000">    R24C15B.FCO to R24C15C.FCI   </A> <A href="#@net:CIC1/n804">CIC1/n804</A>
FCITOFCO_D  ---     0.162    R24C15C.FCI to    R24C15C.FCO <A href="#@comp:CIC1/SLICE_58">CIC1/SLICE_58</A>
ROUTE         1     0.000<A href="#@net:CIC1/n805:R24C15C.FCO:R24C15D.FCI:0.000">    R24C15C.FCO to R24C15D.FCI   </A> <A href="#@net:CIC1/n805">CIC1/n805</A>
FCITOFCO_D  ---     0.162    R24C15D.FCI to    R24C15D.FCO <A href="#@comp:CIC1/SLICE_57">CIC1/SLICE_57</A>
ROUTE         1     0.000<A href="#@net:CIC1/n806:R24C15D.FCO:R24C16A.FCI:0.000">    R24C15D.FCO to R24C16A.FCI   </A> <A href="#@net:CIC1/n806">CIC1/n806</A>
FCITOFCO_D  ---     0.162    R24C16A.FCI to    R24C16A.FCO <A href="#@comp:CIC1/SLICE_56">CIC1/SLICE_56</A>
ROUTE         1     0.000<A href="#@net:CIC1/n807:R24C16A.FCO:R24C16B.FCI:0.000">    R24C16A.FCO to R24C16B.FCI   </A> <A href="#@net:CIC1/n807">CIC1/n807</A>
FCITOFCO_D  ---     0.162    R24C16B.FCI to    R24C16B.FCO <A href="#@comp:CIC1/SLICE_55">CIC1/SLICE_55</A>
ROUTE         1     0.000<A href="#@net:CIC1/n808:R24C16B.FCO:R24C16C.FCI:0.000">    R24C16B.FCO to R24C16C.FCI   </A> <A href="#@net:CIC1/n808">CIC1/n808</A>
FCITOFCO_D  ---     0.162    R24C16C.FCI to    R24C16C.FCO <A href="#@comp:CIC1/SLICE_54">CIC1/SLICE_54</A>
ROUTE         1     0.000<A href="#@net:CIC1/n809:R24C16C.FCO:R24C16D.FCI:0.000">    R24C16C.FCO to R24C16D.FCI   </A> <A href="#@net:CIC1/n809">CIC1/n809</A>
FCITOFCO_D  ---     0.162    R24C16D.FCI to    R24C16D.FCO <A href="#@comp:CIC1/SLICE_53">CIC1/SLICE_53</A>
ROUTE         1     0.000<A href="#@net:CIC1/n810:R24C16D.FCO:R24C17A.FCI:0.000">    R24C16D.FCO to R24C17A.FCI   </A> <A href="#@net:CIC1/n810">CIC1/n810</A>
FCITOFCO_D  ---     0.162    R24C17A.FCI to    R24C17A.FCO <A href="#@comp:CIC1/SLICE_52">CIC1/SLICE_52</A>
ROUTE         1     0.000<A href="#@net:CIC1/n811:R24C17A.FCO:R24C17B.FCI:0.000">    R24C17A.FCO to R24C17B.FCI   </A> <A href="#@net:CIC1/n811">CIC1/n811</A>
FCITOFCO_D  ---     0.162    R24C17B.FCI to    R24C17B.FCO <A href="#@comp:CIC1/SLICE_51">CIC1/SLICE_51</A>
ROUTE         1     0.000<A href="#@net:CIC1/n812:R24C17B.FCO:R24C17C.FCI:0.000">    R24C17B.FCO to R24C17C.FCI   </A> <A href="#@net:CIC1/n812">CIC1/n812</A>
FCITOFCO_D  ---     0.162    R24C17C.FCI to    R24C17C.FCO <A href="#@comp:CIC1/SLICE_50">CIC1/SLICE_50</A>
ROUTE         1     0.000<A href="#@net:CIC1/n813:R24C17C.FCO:R24C17D.FCI:0.000">    R24C17C.FCO to R24C17D.FCI   </A> <A href="#@net:CIC1/n813">CIC1/n813</A>
FCITOFCO_D  ---     0.162    R24C17D.FCI to    R24C17D.FCO <A href="#@comp:CIC1/SLICE_49">CIC1/SLICE_49</A>
ROUTE         1     0.000<A href="#@net:CIC1/n814:R24C17D.FCO:R24C18A.FCI:0.000">    R24C17D.FCO to R24C18A.FCI   </A> <A href="#@net:CIC1/n814">CIC1/n814</A>
FCITOF1_DE  ---     0.643    R24C18A.FCI to     R24C18A.F1 <A href="#@comp:CIC1/SLICE_48">CIC1/SLICE_48</A>
ROUTE         1     0.984<A href="#@net:CIC1/n1598:R24C18A.F1:R24C19C.M1:0.984">     R24C18A.F1 to R24C19C.M1    </A> <A href="#@net:CIC1/n1598">CIC1/n1598</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.614   (65.8% logic, 34.2% route), 29 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C25C.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C25C.CLK:1.861">     RPLL.CLKOP to R24C25C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C19C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C19C.CLK:1.861">     RPLL.CLKOP to R24C19C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.567ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_360">PWM1/counter_58__i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:PWM1/SLICE_714">PWM1/PWMOut_15</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.717ns  (23.8% logic, 76.2% route), 5 logic levels.

 Constraint Details:

      9.717ns physical path delay PWM1/SLICE_360 to PWM1/SLICE_714 exceeds
      7.353ns delay constraint less
      0.037ns skew and
      0.166ns DIN_SET requirement (totaling 7.150ns) by 2.567ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R2C19B.CLK,R2C19B.Q1,PWM1/SLICE_360:ROUTE, 3.156,R2C19B.Q1,R22C20D.C0,PWM1/counter_2:CTOF_DEL, 0.495,R22C20D.C0,R22C20D.F0,SLICE_771:ROUTE, 0.958,R22C20D.F0,R21C19D.D0,PWM1/n927:CTOF_DEL, 0.495,R21C19D.D0,R21C19D.F0,SLICE_768:ROUTE, 1.460,R21C19D.F0,R22C11B.D1,PWM1/n958:CTOF_DEL, 0.495,R22C11B.D1,R22C11B.F1,SLICE_773:ROUTE, 1.830,R22C11B.F1,R21C20D.M0,PWM1/n941:MTOOFX_DEL, 0.376,R21C20D.M0,R21C20D.OFX0,PWM1/SLICE_714:ROUTE, 0.000,R21C20D.OFX0,R21C20D.DI0,PWM1/PWMOut_N_2390">Data path</A> PWM1/SLICE_360 to PWM1/SLICE_714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C19B.CLK to      R2C19B.Q1 <A href="#@comp:PWM1/SLICE_360">PWM1/SLICE_360</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     3.156<A href="#@net:PWM1/counter_2:R2C19B.Q1:R22C20D.C0:3.156">      R2C19B.Q1 to R22C20D.C0    </A> <A href="#@net:PWM1/counter_2">PWM1/counter_2</A>
CTOF_DEL    ---     0.495     R22C20D.C0 to     R22C20D.F0 <A href="#@comp:SLICE_771">SLICE_771</A>
ROUTE         1     0.958<A href="#@net:PWM1/n927:R22C20D.F0:R21C19D.D0:0.958">     R22C20D.F0 to R21C19D.D0    </A> <A href="#@net:PWM1/n927">PWM1/n927</A>
CTOF_DEL    ---     0.495     R21C19D.D0 to     R21C19D.F0 <A href="#@comp:SLICE_768">SLICE_768</A>
ROUTE         1     1.460<A href="#@net:PWM1/n958:R21C19D.F0:R22C11B.D1:1.460">     R21C19D.F0 to R22C11B.D1    </A> <A href="#@net:PWM1/n958">PWM1/n958</A>
CTOF_DEL    ---     0.495     R22C11B.D1 to     R22C11B.F1 <A href="#@comp:SLICE_773">SLICE_773</A>
ROUTE         1     1.830<A href="#@net:PWM1/n941:R22C11B.F1:R21C20D.M0:1.830">     R22C11B.F1 to R21C20D.M0    </A> <A href="#@net:PWM1/n941">PWM1/n941</A>
MTOOFX_DEL  ---     0.376     R21C20D.M0 to   R21C20D.OFX0 <A href="#@comp:PWM1/SLICE_714">PWM1/SLICE_714</A>
ROUTE         1     0.000<A href="#@net:PWM1/PWMOut_N_2390:R21C20D.OFX0:R21C20D.DI0:0.000">   R21C20D.OFX0 to R21C20D.DI0   </A> <A href="#@net:PWM1/PWMOut_N_2390">PWM1/PWMOut_N_2390</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.717   (23.8% logic, 76.2% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R2C19B.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to PWM1/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R2C19B.CLK:1.898">     RPLL.CLKOP to R2C19B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R21C20D.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to PWM1/SLICE_714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R21C20D.CLK:1.861">     RPLL.CLKOP to R21C20D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.357ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_420">CIC1/d_d8_i0_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_42">CIC1/d9_i0_i67</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.544ns  (75.9% logic, 24.1% route), 35 logic levels.

 Constraint Details:

      9.544ns physical path delay SLICE_420 to CIC1/SLICE_42 exceeds
      7.353ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.187ns) by 2.357ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R24C25C.CLK,R24C25C.Q0,SLICE_420:ROUTE, 2.300,R24C25C.Q0,R24C11B.A0,CIC1/d_d8_1:C0TOFCO_DEL, 1.023,R24C11B.A0,R24C11B.FCO,CIC1/SLICE_75:ROUTE, 0.000,R24C11B.FCO,R24C11C.FCI,CIC1/n788:FCITOFCO_DEL, 0.162,R24C11C.FCI,R24C11C.FCO,CIC1/SLICE_74:ROUTE, 0.000,R24C11C.FCO,R24C11D.FCI,CIC1/n789:FCITOFCO_DEL, 0.162,R24C11D.FCI,R24C11D.FCO,CIC1/SLICE_73:ROUTE, 0.000,R24C11D.FCO,R24C12A.FCI,CIC1/n790:FCITOFCO_DEL, 0.162,R24C12A.FCI,R24C12A.FCO,CIC1/SLICE_72:ROUTE, 0.000,R24C12A.FCO,R24C12B.FCI,CIC1/n791:FCITOFCO_DEL, 0.162,R24C12B.FCI,R24C12B.FCO,CIC1/SLICE_71:ROUTE, 0.000,R24C12B.FCO,R24C12C.FCI,CIC1/n792:FCITOFCO_DEL, 0.162,R24C12C.FCI,R24C12C.FCO,CIC1/SLICE_70:ROUTE, 0.000,R24C12C.FCO,R24C12D.FCI,CIC1/n793:FCITOFCO_DEL, 0.162,R24C12D.FCI,R24C12D.FCO,CIC1/SLICE_69:ROUTE, 0.000,R24C12D.FCO,R24C13A.FCI,CIC1/n794:FCITOFCO_DEL, 0.162,R24C13A.FCI,R24C13A.FCO,CIC1/SLICE_68:ROUTE, 0.000,R24C13A.FCO,R24C13B.FCI,CIC1/n795:FCITOFCO_DEL, 0.162,R24C13B.FCI,R24C13B.FCO,CIC1/SLICE_67:ROUTE, 0.000,R24C13B.FCO,R24C13C.FCI,CIC1/n796:FCITOFCO_DEL, 0.162,R24C13C.FCI,R24C13C.FCO,CIC1/SLICE_66:ROUTE, 0.000,R24C13C.FCO,R24C13D.FCI,CIC1/n797:FCITOFCO_DEL, 0.162,R24C13D.FCI,R24C13D.FCO,CIC1/SLICE_65:ROUTE, 0.000,R24C13D.FCO,R24C14A.FCI,CIC1/n798:FCITOFCO_DEL, 0.162,R24C14A.FCI,R24C14A.FCO,CIC1/SLICE_64:ROUTE, 0.000,R24C14A.FCO,R24C14B.FCI,CIC1/n799:FCITOFCO_DEL, 0.162,R24C14B.FCI,R24C14B.FCO,CIC1/SLICE_63:ROUTE, 0.000,R24C14B.FCO,R24C14C.FCI,CIC1/n800:FCITOFCO_DEL, 0.162,R24C14C.FCI,R24C14C.FCO,CIC1/SLICE_62:ROUTE, 0.000,R24C14C.FCO,R24C14D.FCI,CIC1/n801:FCITOFCO_DEL, 0.162,R24C14D.FCI,R24C14D.FCO,CIC1/SLICE_61:ROUTE, 0.000,R24C14D.FCO,R24C15A.FCI,CIC1/n802:FCITOFCO_DEL, 0.162,R24C15A.FCI,R24C15A.FCO,CIC1/SLICE_60:ROUTE, 0.000,R24C15A.FCO,R24C15B.FCI,CIC1/n803:FCITOFCO_DEL, 0.162,R24C15B.FCI,R24C15B.FCO,CIC1/SLICE_59:ROUTE, 0.000,R24C15B.FCO,R24C15C.FCI,CIC1/n804:FCITOFCO_DEL, 0.162,R24C15C.FCI,R24C15C.FCO,CIC1/SLICE_58:ROUTE, 0.000,R24C15C.FCO,R24C15D.FCI,CIC1/n805:FCITOFCO_DEL, 0.162,R24C15D.FCI,R24C15D.FCO,CIC1/SLICE_57:ROUTE, 0.000,R24C15D.FCO,R24C16A.FCI,CIC1/n806:FCITOFCO_DEL, 0.162,R24C16A.FCI,R24C16A.FCO,CIC1/SLICE_56:ROUTE, 0.000,R24C16A.FCO,R24C16B.FCI,CIC1/n807:FCITOFCO_DEL, 0.162,R24C16B.FCI,R24C16B.FCO,CIC1/SLICE_55:ROUTE, 0.000,R24C16B.FCO,R24C16C.FCI,CIC1/n808:FCITOFCO_DEL, 0.162,R24C16C.FCI,R24C16C.FCO,CIC1/SLICE_54:ROUTE, 0.000,R24C16C.FCO,R24C16D.FCI,CIC1/n809:FCITOFCO_DEL, 0.162,R24C16D.FCI,R24C16D.FCO,CIC1/SLICE_53:ROUTE, 0.000,R24C16D.FCO,R24C17A.FCI,CIC1/n810:FCITOFCO_DEL, 0.162,R24C17A.FCI,R24C17A.FCO,CIC1/SLICE_52:ROUTE, 0.000,R24C17A.FCO,R24C17B.FCI,CIC1/n811:FCITOFCO_DEL, 0.162,R24C17B.FCI,R24C17B.FCO,CIC1/SLICE_51:ROUTE, 0.000,R24C17B.FCO,R24C17C.FCI,CIC1/n812:FCITOFCO_DEL, 0.162,R24C17C.FCI,R24C17C.FCO,CIC1/SLICE_50:ROUTE, 0.000,R24C17C.FCO,R24C17D.FCI,CIC1/n813:FCITOFCO_DEL, 0.162,R24C17D.FCI,R24C17D.FCO,CIC1/SLICE_49:ROUTE, 0.000,R24C17D.FCO,R24C18A.FCI,CIC1/n814:FCITOFCO_DEL, 0.162,R24C18A.FCI,R24C18A.FCO,CIC1/SLICE_48:ROUTE, 0.000,R24C18A.FCO,R24C18B.FCI,CIC1/n815:FCITOFCO_DEL, 0.162,R24C18B.FCI,R24C18B.FCO,CIC1/SLICE_47:ROUTE, 0.000,R24C18B.FCO,R24C18C.FCI,CIC1/n816:FCITOFCO_DEL, 0.162,R24C18C.FCI,R24C18C.FCO,CIC1/SLICE_46:ROUTE, 0.000,R24C18C.FCO,R24C18D.FCI,CIC1/n817:FCITOFCO_DEL, 0.162,R24C18D.FCI,R24C18D.FCO,CIC1/SLICE_45:ROUTE, 0.000,R24C18D.FCO,R24C19A.FCI,CIC1/n818:FCITOFCO_DEL, 0.162,R24C19A.FCI,R24C19A.FCO,CIC1/SLICE_44:ROUTE, 0.000,R24C19A.FCO,R24C19B.FCI,CIC1/n819:FCITOFCO_DEL, 0.162,R24C19B.FCI,R24C19B.FCO,CIC1/SLICE_43:ROUTE, 0.000,R24C19B.FCO,R24C19C.FCI,CIC1/n820:FCITOF0_DEL, 0.585,R24C19C.FCI,R24C19C.F0,CIC1/SLICE_42:ROUTE, 0.000,R24C19C.F0,R24C19C.DI0,CIC1/n1587">Data path</A> SLICE_420 to CIC1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R24C25C.CLK to     R24C25C.Q0 <A href="#@comp:SLICE_420">SLICE_420</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.300<A href="#@net:CIC1/d_d8_1:R24C25C.Q0:R24C11B.A0:2.300">     R24C25C.Q0 to R24C11B.A0    </A> <A href="#@net:CIC1/d_d8_1">CIC1/d_d8_1</A>
C0TOFCO_DE  ---     1.023     R24C11B.A0 to    R24C11B.FCO <A href="#@comp:CIC1/SLICE_75">CIC1/SLICE_75</A>
ROUTE         1     0.000<A href="#@net:CIC1/n788:R24C11B.FCO:R24C11C.FCI:0.000">    R24C11B.FCO to R24C11C.FCI   </A> <A href="#@net:CIC1/n788">CIC1/n788</A>
FCITOFCO_D  ---     0.162    R24C11C.FCI to    R24C11C.FCO <A href="#@comp:CIC1/SLICE_74">CIC1/SLICE_74</A>
ROUTE         1     0.000<A href="#@net:CIC1/n789:R24C11C.FCO:R24C11D.FCI:0.000">    R24C11C.FCO to R24C11D.FCI   </A> <A href="#@net:CIC1/n789">CIC1/n789</A>
FCITOFCO_D  ---     0.162    R24C11D.FCI to    R24C11D.FCO <A href="#@comp:CIC1/SLICE_73">CIC1/SLICE_73</A>
ROUTE         1     0.000<A href="#@net:CIC1/n790:R24C11D.FCO:R24C12A.FCI:0.000">    R24C11D.FCO to R24C12A.FCI   </A> <A href="#@net:CIC1/n790">CIC1/n790</A>
FCITOFCO_D  ---     0.162    R24C12A.FCI to    R24C12A.FCO <A href="#@comp:CIC1/SLICE_72">CIC1/SLICE_72</A>
ROUTE         1     0.000<A href="#@net:CIC1/n791:R24C12A.FCO:R24C12B.FCI:0.000">    R24C12A.FCO to R24C12B.FCI   </A> <A href="#@net:CIC1/n791">CIC1/n791</A>
FCITOFCO_D  ---     0.162    R24C12B.FCI to    R24C12B.FCO <A href="#@comp:CIC1/SLICE_71">CIC1/SLICE_71</A>
ROUTE         1     0.000<A href="#@net:CIC1/n792:R24C12B.FCO:R24C12C.FCI:0.000">    R24C12B.FCO to R24C12C.FCI   </A> <A href="#@net:CIC1/n792">CIC1/n792</A>
FCITOFCO_D  ---     0.162    R24C12C.FCI to    R24C12C.FCO <A href="#@comp:CIC1/SLICE_70">CIC1/SLICE_70</A>
ROUTE         1     0.000<A href="#@net:CIC1/n793:R24C12C.FCO:R24C12D.FCI:0.000">    R24C12C.FCO to R24C12D.FCI   </A> <A href="#@net:CIC1/n793">CIC1/n793</A>
FCITOFCO_D  ---     0.162    R24C12D.FCI to    R24C12D.FCO <A href="#@comp:CIC1/SLICE_69">CIC1/SLICE_69</A>
ROUTE         1     0.000<A href="#@net:CIC1/n794:R24C12D.FCO:R24C13A.FCI:0.000">    R24C12D.FCO to R24C13A.FCI   </A> <A href="#@net:CIC1/n794">CIC1/n794</A>
FCITOFCO_D  ---     0.162    R24C13A.FCI to    R24C13A.FCO <A href="#@comp:CIC1/SLICE_68">CIC1/SLICE_68</A>
ROUTE         1     0.000<A href="#@net:CIC1/n795:R24C13A.FCO:R24C13B.FCI:0.000">    R24C13A.FCO to R24C13B.FCI   </A> <A href="#@net:CIC1/n795">CIC1/n795</A>
FCITOFCO_D  ---     0.162    R24C13B.FCI to    R24C13B.FCO <A href="#@comp:CIC1/SLICE_67">CIC1/SLICE_67</A>
ROUTE         1     0.000<A href="#@net:CIC1/n796:R24C13B.FCO:R24C13C.FCI:0.000">    R24C13B.FCO to R24C13C.FCI   </A> <A href="#@net:CIC1/n796">CIC1/n796</A>
FCITOFCO_D  ---     0.162    R24C13C.FCI to    R24C13C.FCO <A href="#@comp:CIC1/SLICE_66">CIC1/SLICE_66</A>
ROUTE         1     0.000<A href="#@net:CIC1/n797:R24C13C.FCO:R24C13D.FCI:0.000">    R24C13C.FCO to R24C13D.FCI   </A> <A href="#@net:CIC1/n797">CIC1/n797</A>
FCITOFCO_D  ---     0.162    R24C13D.FCI to    R24C13D.FCO <A href="#@comp:CIC1/SLICE_65">CIC1/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:CIC1/n798:R24C13D.FCO:R24C14A.FCI:0.000">    R24C13D.FCO to R24C14A.FCI   </A> <A href="#@net:CIC1/n798">CIC1/n798</A>
FCITOFCO_D  ---     0.162    R24C14A.FCI to    R24C14A.FCO <A href="#@comp:CIC1/SLICE_64">CIC1/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:CIC1/n799:R24C14A.FCO:R24C14B.FCI:0.000">    R24C14A.FCO to R24C14B.FCI   </A> <A href="#@net:CIC1/n799">CIC1/n799</A>
FCITOFCO_D  ---     0.162    R24C14B.FCI to    R24C14B.FCO <A href="#@comp:CIC1/SLICE_63">CIC1/SLICE_63</A>
ROUTE         1     0.000<A href="#@net:CIC1/n800:R24C14B.FCO:R24C14C.FCI:0.000">    R24C14B.FCO to R24C14C.FCI   </A> <A href="#@net:CIC1/n800">CIC1/n800</A>
FCITOFCO_D  ---     0.162    R24C14C.FCI to    R24C14C.FCO <A href="#@comp:CIC1/SLICE_62">CIC1/SLICE_62</A>
ROUTE         1     0.000<A href="#@net:CIC1/n801:R24C14C.FCO:R24C14D.FCI:0.000">    R24C14C.FCO to R24C14D.FCI   </A> <A href="#@net:CIC1/n801">CIC1/n801</A>
FCITOFCO_D  ---     0.162    R24C14D.FCI to    R24C14D.FCO <A href="#@comp:CIC1/SLICE_61">CIC1/SLICE_61</A>
ROUTE         1     0.000<A href="#@net:CIC1/n802:R24C14D.FCO:R24C15A.FCI:0.000">    R24C14D.FCO to R24C15A.FCI   </A> <A href="#@net:CIC1/n802">CIC1/n802</A>
FCITOFCO_D  ---     0.162    R24C15A.FCI to    R24C15A.FCO <A href="#@comp:CIC1/SLICE_60">CIC1/SLICE_60</A>
ROUTE         1     0.000<A href="#@net:CIC1/n803:R24C15A.FCO:R24C15B.FCI:0.000">    R24C15A.FCO to R24C15B.FCI   </A> <A href="#@net:CIC1/n803">CIC1/n803</A>
FCITOFCO_D  ---     0.162    R24C15B.FCI to    R24C15B.FCO <A href="#@comp:CIC1/SLICE_59">CIC1/SLICE_59</A>
ROUTE         1     0.000<A href="#@net:CIC1/n804:R24C15B.FCO:R24C15C.FCI:0.000">    R24C15B.FCO to R24C15C.FCI   </A> <A href="#@net:CIC1/n804">CIC1/n804</A>
FCITOFCO_D  ---     0.162    R24C15C.FCI to    R24C15C.FCO <A href="#@comp:CIC1/SLICE_58">CIC1/SLICE_58</A>
ROUTE         1     0.000<A href="#@net:CIC1/n805:R24C15C.FCO:R24C15D.FCI:0.000">    R24C15C.FCO to R24C15D.FCI   </A> <A href="#@net:CIC1/n805">CIC1/n805</A>
FCITOFCO_D  ---     0.162    R24C15D.FCI to    R24C15D.FCO <A href="#@comp:CIC1/SLICE_57">CIC1/SLICE_57</A>
ROUTE         1     0.000<A href="#@net:CIC1/n806:R24C15D.FCO:R24C16A.FCI:0.000">    R24C15D.FCO to R24C16A.FCI   </A> <A href="#@net:CIC1/n806">CIC1/n806</A>
FCITOFCO_D  ---     0.162    R24C16A.FCI to    R24C16A.FCO <A href="#@comp:CIC1/SLICE_56">CIC1/SLICE_56</A>
ROUTE         1     0.000<A href="#@net:CIC1/n807:R24C16A.FCO:R24C16B.FCI:0.000">    R24C16A.FCO to R24C16B.FCI   </A> <A href="#@net:CIC1/n807">CIC1/n807</A>
FCITOFCO_D  ---     0.162    R24C16B.FCI to    R24C16B.FCO <A href="#@comp:CIC1/SLICE_55">CIC1/SLICE_55</A>
ROUTE         1     0.000<A href="#@net:CIC1/n808:R24C16B.FCO:R24C16C.FCI:0.000">    R24C16B.FCO to R24C16C.FCI   </A> <A href="#@net:CIC1/n808">CIC1/n808</A>
FCITOFCO_D  ---     0.162    R24C16C.FCI to    R24C16C.FCO <A href="#@comp:CIC1/SLICE_54">CIC1/SLICE_54</A>
ROUTE         1     0.000<A href="#@net:CIC1/n809:R24C16C.FCO:R24C16D.FCI:0.000">    R24C16C.FCO to R24C16D.FCI   </A> <A href="#@net:CIC1/n809">CIC1/n809</A>
FCITOFCO_D  ---     0.162    R24C16D.FCI to    R24C16D.FCO <A href="#@comp:CIC1/SLICE_53">CIC1/SLICE_53</A>
ROUTE         1     0.000<A href="#@net:CIC1/n810:R24C16D.FCO:R24C17A.FCI:0.000">    R24C16D.FCO to R24C17A.FCI   </A> <A href="#@net:CIC1/n810">CIC1/n810</A>
FCITOFCO_D  ---     0.162    R24C17A.FCI to    R24C17A.FCO <A href="#@comp:CIC1/SLICE_52">CIC1/SLICE_52</A>
ROUTE         1     0.000<A href="#@net:CIC1/n811:R24C17A.FCO:R24C17B.FCI:0.000">    R24C17A.FCO to R24C17B.FCI   </A> <A href="#@net:CIC1/n811">CIC1/n811</A>
FCITOFCO_D  ---     0.162    R24C17B.FCI to    R24C17B.FCO <A href="#@comp:CIC1/SLICE_51">CIC1/SLICE_51</A>
ROUTE         1     0.000<A href="#@net:CIC1/n812:R24C17B.FCO:R24C17C.FCI:0.000">    R24C17B.FCO to R24C17C.FCI   </A> <A href="#@net:CIC1/n812">CIC1/n812</A>
FCITOFCO_D  ---     0.162    R24C17C.FCI to    R24C17C.FCO <A href="#@comp:CIC1/SLICE_50">CIC1/SLICE_50</A>
ROUTE         1     0.000<A href="#@net:CIC1/n813:R24C17C.FCO:R24C17D.FCI:0.000">    R24C17C.FCO to R24C17D.FCI   </A> <A href="#@net:CIC1/n813">CIC1/n813</A>
FCITOFCO_D  ---     0.162    R24C17D.FCI to    R24C17D.FCO <A href="#@comp:CIC1/SLICE_49">CIC1/SLICE_49</A>
ROUTE         1     0.000<A href="#@net:CIC1/n814:R24C17D.FCO:R24C18A.FCI:0.000">    R24C17D.FCO to R24C18A.FCI   </A> <A href="#@net:CIC1/n814">CIC1/n814</A>
FCITOFCO_D  ---     0.162    R24C18A.FCI to    R24C18A.FCO <A href="#@comp:CIC1/SLICE_48">CIC1/SLICE_48</A>
ROUTE         1     0.000<A href="#@net:CIC1/n815:R24C18A.FCO:R24C18B.FCI:0.000">    R24C18A.FCO to R24C18B.FCI   </A> <A href="#@net:CIC1/n815">CIC1/n815</A>
FCITOFCO_D  ---     0.162    R24C18B.FCI to    R24C18B.FCO <A href="#@comp:CIC1/SLICE_47">CIC1/SLICE_47</A>
ROUTE         1     0.000<A href="#@net:CIC1/n816:R24C18B.FCO:R24C18C.FCI:0.000">    R24C18B.FCO to R24C18C.FCI   </A> <A href="#@net:CIC1/n816">CIC1/n816</A>
FCITOFCO_D  ---     0.162    R24C18C.FCI to    R24C18C.FCO <A href="#@comp:CIC1/SLICE_46">CIC1/SLICE_46</A>
ROUTE         1     0.000<A href="#@net:CIC1/n817:R24C18C.FCO:R24C18D.FCI:0.000">    R24C18C.FCO to R24C18D.FCI   </A> <A href="#@net:CIC1/n817">CIC1/n817</A>
FCITOFCO_D  ---     0.162    R24C18D.FCI to    R24C18D.FCO <A href="#@comp:CIC1/SLICE_45">CIC1/SLICE_45</A>
ROUTE         1     0.000<A href="#@net:CIC1/n818:R24C18D.FCO:R24C19A.FCI:0.000">    R24C18D.FCO to R24C19A.FCI   </A> <A href="#@net:CIC1/n818">CIC1/n818</A>
FCITOFCO_D  ---     0.162    R24C19A.FCI to    R24C19A.FCO <A href="#@comp:CIC1/SLICE_44">CIC1/SLICE_44</A>
ROUTE         1     0.000<A href="#@net:CIC1/n819:R24C19A.FCO:R24C19B.FCI:0.000">    R24C19A.FCO to R24C19B.FCI   </A> <A href="#@net:CIC1/n819">CIC1/n819</A>
FCITOFCO_D  ---     0.162    R24C19B.FCI to    R24C19B.FCO <A href="#@comp:CIC1/SLICE_43">CIC1/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:CIC1/n820:R24C19B.FCO:R24C19C.FCI:0.000">    R24C19B.FCO to R24C19C.FCI   </A> <A href="#@net:CIC1/n820">CIC1/n820</A>
FCITOF0_DE  ---     0.585    R24C19C.FCI to     R24C19C.F0 <A href="#@comp:CIC1/SLICE_42">CIC1/SLICE_42</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1587:R24C19C.F0:R24C19C.DI0:0.000">     R24C19C.F0 to R24C19C.DI0   </A> <A href="#@net:CIC1/n1587">CIC1/n1587</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.544   (75.9% logic, 24.1% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C25C.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C25C.CLK:1.861">     RPLL.CLKOP to R24C25C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C19C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C19C.CLK:1.861">     RPLL.CLKOP to R24C19C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.253ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_420">CIC1/d_d8_i0_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_43">CIC1/d9_i0_i66</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.440ns  (75.6% logic, 24.4% route), 34 logic levels.

 Constraint Details:

      9.440ns physical path delay SLICE_420 to CIC1/SLICE_43 exceeds
      7.353ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.187ns) by 2.253ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R24C25C.CLK,R24C25C.Q0,SLICE_420:ROUTE, 2.300,R24C25C.Q0,R24C11B.A0,CIC1/d_d8_1:C0TOFCO_DEL, 1.023,R24C11B.A0,R24C11B.FCO,CIC1/SLICE_75:ROUTE, 0.000,R24C11B.FCO,R24C11C.FCI,CIC1/n788:FCITOFCO_DEL, 0.162,R24C11C.FCI,R24C11C.FCO,CIC1/SLICE_74:ROUTE, 0.000,R24C11C.FCO,R24C11D.FCI,CIC1/n789:FCITOFCO_DEL, 0.162,R24C11D.FCI,R24C11D.FCO,CIC1/SLICE_73:ROUTE, 0.000,R24C11D.FCO,R24C12A.FCI,CIC1/n790:FCITOFCO_DEL, 0.162,R24C12A.FCI,R24C12A.FCO,CIC1/SLICE_72:ROUTE, 0.000,R24C12A.FCO,R24C12B.FCI,CIC1/n791:FCITOFCO_DEL, 0.162,R24C12B.FCI,R24C12B.FCO,CIC1/SLICE_71:ROUTE, 0.000,R24C12B.FCO,R24C12C.FCI,CIC1/n792:FCITOFCO_DEL, 0.162,R24C12C.FCI,R24C12C.FCO,CIC1/SLICE_70:ROUTE, 0.000,R24C12C.FCO,R24C12D.FCI,CIC1/n793:FCITOFCO_DEL, 0.162,R24C12D.FCI,R24C12D.FCO,CIC1/SLICE_69:ROUTE, 0.000,R24C12D.FCO,R24C13A.FCI,CIC1/n794:FCITOFCO_DEL, 0.162,R24C13A.FCI,R24C13A.FCO,CIC1/SLICE_68:ROUTE, 0.000,R24C13A.FCO,R24C13B.FCI,CIC1/n795:FCITOFCO_DEL, 0.162,R24C13B.FCI,R24C13B.FCO,CIC1/SLICE_67:ROUTE, 0.000,R24C13B.FCO,R24C13C.FCI,CIC1/n796:FCITOFCO_DEL, 0.162,R24C13C.FCI,R24C13C.FCO,CIC1/SLICE_66:ROUTE, 0.000,R24C13C.FCO,R24C13D.FCI,CIC1/n797:FCITOFCO_DEL, 0.162,R24C13D.FCI,R24C13D.FCO,CIC1/SLICE_65:ROUTE, 0.000,R24C13D.FCO,R24C14A.FCI,CIC1/n798:FCITOFCO_DEL, 0.162,R24C14A.FCI,R24C14A.FCO,CIC1/SLICE_64:ROUTE, 0.000,R24C14A.FCO,R24C14B.FCI,CIC1/n799:FCITOFCO_DEL, 0.162,R24C14B.FCI,R24C14B.FCO,CIC1/SLICE_63:ROUTE, 0.000,R24C14B.FCO,R24C14C.FCI,CIC1/n800:FCITOFCO_DEL, 0.162,R24C14C.FCI,R24C14C.FCO,CIC1/SLICE_62:ROUTE, 0.000,R24C14C.FCO,R24C14D.FCI,CIC1/n801:FCITOFCO_DEL, 0.162,R24C14D.FCI,R24C14D.FCO,CIC1/SLICE_61:ROUTE, 0.000,R24C14D.FCO,R24C15A.FCI,CIC1/n802:FCITOFCO_DEL, 0.162,R24C15A.FCI,R24C15A.FCO,CIC1/SLICE_60:ROUTE, 0.000,R24C15A.FCO,R24C15B.FCI,CIC1/n803:FCITOFCO_DEL, 0.162,R24C15B.FCI,R24C15B.FCO,CIC1/SLICE_59:ROUTE, 0.000,R24C15B.FCO,R24C15C.FCI,CIC1/n804:FCITOFCO_DEL, 0.162,R24C15C.FCI,R24C15C.FCO,CIC1/SLICE_58:ROUTE, 0.000,R24C15C.FCO,R24C15D.FCI,CIC1/n805:FCITOFCO_DEL, 0.162,R24C15D.FCI,R24C15D.FCO,CIC1/SLICE_57:ROUTE, 0.000,R24C15D.FCO,R24C16A.FCI,CIC1/n806:FCITOFCO_DEL, 0.162,R24C16A.FCI,R24C16A.FCO,CIC1/SLICE_56:ROUTE, 0.000,R24C16A.FCO,R24C16B.FCI,CIC1/n807:FCITOFCO_DEL, 0.162,R24C16B.FCI,R24C16B.FCO,CIC1/SLICE_55:ROUTE, 0.000,R24C16B.FCO,R24C16C.FCI,CIC1/n808:FCITOFCO_DEL, 0.162,R24C16C.FCI,R24C16C.FCO,CIC1/SLICE_54:ROUTE, 0.000,R24C16C.FCO,R24C16D.FCI,CIC1/n809:FCITOFCO_DEL, 0.162,R24C16D.FCI,R24C16D.FCO,CIC1/SLICE_53:ROUTE, 0.000,R24C16D.FCO,R24C17A.FCI,CIC1/n810:FCITOFCO_DEL, 0.162,R24C17A.FCI,R24C17A.FCO,CIC1/SLICE_52:ROUTE, 0.000,R24C17A.FCO,R24C17B.FCI,CIC1/n811:FCITOFCO_DEL, 0.162,R24C17B.FCI,R24C17B.FCO,CIC1/SLICE_51:ROUTE, 0.000,R24C17B.FCO,R24C17C.FCI,CIC1/n812:FCITOFCO_DEL, 0.162,R24C17C.FCI,R24C17C.FCO,CIC1/SLICE_50:ROUTE, 0.000,R24C17C.FCO,R24C17D.FCI,CIC1/n813:FCITOFCO_DEL, 0.162,R24C17D.FCI,R24C17D.FCO,CIC1/SLICE_49:ROUTE, 0.000,R24C17D.FCO,R24C18A.FCI,CIC1/n814:FCITOFCO_DEL, 0.162,R24C18A.FCI,R24C18A.FCO,CIC1/SLICE_48:ROUTE, 0.000,R24C18A.FCO,R24C18B.FCI,CIC1/n815:FCITOFCO_DEL, 0.162,R24C18B.FCI,R24C18B.FCO,CIC1/SLICE_47:ROUTE, 0.000,R24C18B.FCO,R24C18C.FCI,CIC1/n816:FCITOFCO_DEL, 0.162,R24C18C.FCI,R24C18C.FCO,CIC1/SLICE_46:ROUTE, 0.000,R24C18C.FCO,R24C18D.FCI,CIC1/n817:FCITOFCO_DEL, 0.162,R24C18D.FCI,R24C18D.FCO,CIC1/SLICE_45:ROUTE, 0.000,R24C18D.FCO,R24C19A.FCI,CIC1/n818:FCITOFCO_DEL, 0.162,R24C19A.FCI,R24C19A.FCO,CIC1/SLICE_44:ROUTE, 0.000,R24C19A.FCO,R24C19B.FCI,CIC1/n819:FCITOF1_DEL, 0.643,R24C19B.FCI,R24C19B.F1,CIC1/SLICE_43:ROUTE, 0.000,R24C19B.F1,R24C19B.DI1,CIC1/n1588">Data path</A> SLICE_420 to CIC1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R24C25C.CLK to     R24C25C.Q0 <A href="#@comp:SLICE_420">SLICE_420</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.300<A href="#@net:CIC1/d_d8_1:R24C25C.Q0:R24C11B.A0:2.300">     R24C25C.Q0 to R24C11B.A0    </A> <A href="#@net:CIC1/d_d8_1">CIC1/d_d8_1</A>
C0TOFCO_DE  ---     1.023     R24C11B.A0 to    R24C11B.FCO <A href="#@comp:CIC1/SLICE_75">CIC1/SLICE_75</A>
ROUTE         1     0.000<A href="#@net:CIC1/n788:R24C11B.FCO:R24C11C.FCI:0.000">    R24C11B.FCO to R24C11C.FCI   </A> <A href="#@net:CIC1/n788">CIC1/n788</A>
FCITOFCO_D  ---     0.162    R24C11C.FCI to    R24C11C.FCO <A href="#@comp:CIC1/SLICE_74">CIC1/SLICE_74</A>
ROUTE         1     0.000<A href="#@net:CIC1/n789:R24C11C.FCO:R24C11D.FCI:0.000">    R24C11C.FCO to R24C11D.FCI   </A> <A href="#@net:CIC1/n789">CIC1/n789</A>
FCITOFCO_D  ---     0.162    R24C11D.FCI to    R24C11D.FCO <A href="#@comp:CIC1/SLICE_73">CIC1/SLICE_73</A>
ROUTE         1     0.000<A href="#@net:CIC1/n790:R24C11D.FCO:R24C12A.FCI:0.000">    R24C11D.FCO to R24C12A.FCI   </A> <A href="#@net:CIC1/n790">CIC1/n790</A>
FCITOFCO_D  ---     0.162    R24C12A.FCI to    R24C12A.FCO <A href="#@comp:CIC1/SLICE_72">CIC1/SLICE_72</A>
ROUTE         1     0.000<A href="#@net:CIC1/n791:R24C12A.FCO:R24C12B.FCI:0.000">    R24C12A.FCO to R24C12B.FCI   </A> <A href="#@net:CIC1/n791">CIC1/n791</A>
FCITOFCO_D  ---     0.162    R24C12B.FCI to    R24C12B.FCO <A href="#@comp:CIC1/SLICE_71">CIC1/SLICE_71</A>
ROUTE         1     0.000<A href="#@net:CIC1/n792:R24C12B.FCO:R24C12C.FCI:0.000">    R24C12B.FCO to R24C12C.FCI   </A> <A href="#@net:CIC1/n792">CIC1/n792</A>
FCITOFCO_D  ---     0.162    R24C12C.FCI to    R24C12C.FCO <A href="#@comp:CIC1/SLICE_70">CIC1/SLICE_70</A>
ROUTE         1     0.000<A href="#@net:CIC1/n793:R24C12C.FCO:R24C12D.FCI:0.000">    R24C12C.FCO to R24C12D.FCI   </A> <A href="#@net:CIC1/n793">CIC1/n793</A>
FCITOFCO_D  ---     0.162    R24C12D.FCI to    R24C12D.FCO <A href="#@comp:CIC1/SLICE_69">CIC1/SLICE_69</A>
ROUTE         1     0.000<A href="#@net:CIC1/n794:R24C12D.FCO:R24C13A.FCI:0.000">    R24C12D.FCO to R24C13A.FCI   </A> <A href="#@net:CIC1/n794">CIC1/n794</A>
FCITOFCO_D  ---     0.162    R24C13A.FCI to    R24C13A.FCO <A href="#@comp:CIC1/SLICE_68">CIC1/SLICE_68</A>
ROUTE         1     0.000<A href="#@net:CIC1/n795:R24C13A.FCO:R24C13B.FCI:0.000">    R24C13A.FCO to R24C13B.FCI   </A> <A href="#@net:CIC1/n795">CIC1/n795</A>
FCITOFCO_D  ---     0.162    R24C13B.FCI to    R24C13B.FCO <A href="#@comp:CIC1/SLICE_67">CIC1/SLICE_67</A>
ROUTE         1     0.000<A href="#@net:CIC1/n796:R24C13B.FCO:R24C13C.FCI:0.000">    R24C13B.FCO to R24C13C.FCI   </A> <A href="#@net:CIC1/n796">CIC1/n796</A>
FCITOFCO_D  ---     0.162    R24C13C.FCI to    R24C13C.FCO <A href="#@comp:CIC1/SLICE_66">CIC1/SLICE_66</A>
ROUTE         1     0.000<A href="#@net:CIC1/n797:R24C13C.FCO:R24C13D.FCI:0.000">    R24C13C.FCO to R24C13D.FCI   </A> <A href="#@net:CIC1/n797">CIC1/n797</A>
FCITOFCO_D  ---     0.162    R24C13D.FCI to    R24C13D.FCO <A href="#@comp:CIC1/SLICE_65">CIC1/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:CIC1/n798:R24C13D.FCO:R24C14A.FCI:0.000">    R24C13D.FCO to R24C14A.FCI   </A> <A href="#@net:CIC1/n798">CIC1/n798</A>
FCITOFCO_D  ---     0.162    R24C14A.FCI to    R24C14A.FCO <A href="#@comp:CIC1/SLICE_64">CIC1/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:CIC1/n799:R24C14A.FCO:R24C14B.FCI:0.000">    R24C14A.FCO to R24C14B.FCI   </A> <A href="#@net:CIC1/n799">CIC1/n799</A>
FCITOFCO_D  ---     0.162    R24C14B.FCI to    R24C14B.FCO <A href="#@comp:CIC1/SLICE_63">CIC1/SLICE_63</A>
ROUTE         1     0.000<A href="#@net:CIC1/n800:R24C14B.FCO:R24C14C.FCI:0.000">    R24C14B.FCO to R24C14C.FCI   </A> <A href="#@net:CIC1/n800">CIC1/n800</A>
FCITOFCO_D  ---     0.162    R24C14C.FCI to    R24C14C.FCO <A href="#@comp:CIC1/SLICE_62">CIC1/SLICE_62</A>
ROUTE         1     0.000<A href="#@net:CIC1/n801:R24C14C.FCO:R24C14D.FCI:0.000">    R24C14C.FCO to R24C14D.FCI   </A> <A href="#@net:CIC1/n801">CIC1/n801</A>
FCITOFCO_D  ---     0.162    R24C14D.FCI to    R24C14D.FCO <A href="#@comp:CIC1/SLICE_61">CIC1/SLICE_61</A>
ROUTE         1     0.000<A href="#@net:CIC1/n802:R24C14D.FCO:R24C15A.FCI:0.000">    R24C14D.FCO to R24C15A.FCI   </A> <A href="#@net:CIC1/n802">CIC1/n802</A>
FCITOFCO_D  ---     0.162    R24C15A.FCI to    R24C15A.FCO <A href="#@comp:CIC1/SLICE_60">CIC1/SLICE_60</A>
ROUTE         1     0.000<A href="#@net:CIC1/n803:R24C15A.FCO:R24C15B.FCI:0.000">    R24C15A.FCO to R24C15B.FCI   </A> <A href="#@net:CIC1/n803">CIC1/n803</A>
FCITOFCO_D  ---     0.162    R24C15B.FCI to    R24C15B.FCO <A href="#@comp:CIC1/SLICE_59">CIC1/SLICE_59</A>
ROUTE         1     0.000<A href="#@net:CIC1/n804:R24C15B.FCO:R24C15C.FCI:0.000">    R24C15B.FCO to R24C15C.FCI   </A> <A href="#@net:CIC1/n804">CIC1/n804</A>
FCITOFCO_D  ---     0.162    R24C15C.FCI to    R24C15C.FCO <A href="#@comp:CIC1/SLICE_58">CIC1/SLICE_58</A>
ROUTE         1     0.000<A href="#@net:CIC1/n805:R24C15C.FCO:R24C15D.FCI:0.000">    R24C15C.FCO to R24C15D.FCI   </A> <A href="#@net:CIC1/n805">CIC1/n805</A>
FCITOFCO_D  ---     0.162    R24C15D.FCI to    R24C15D.FCO <A href="#@comp:CIC1/SLICE_57">CIC1/SLICE_57</A>
ROUTE         1     0.000<A href="#@net:CIC1/n806:R24C15D.FCO:R24C16A.FCI:0.000">    R24C15D.FCO to R24C16A.FCI   </A> <A href="#@net:CIC1/n806">CIC1/n806</A>
FCITOFCO_D  ---     0.162    R24C16A.FCI to    R24C16A.FCO <A href="#@comp:CIC1/SLICE_56">CIC1/SLICE_56</A>
ROUTE         1     0.000<A href="#@net:CIC1/n807:R24C16A.FCO:R24C16B.FCI:0.000">    R24C16A.FCO to R24C16B.FCI   </A> <A href="#@net:CIC1/n807">CIC1/n807</A>
FCITOFCO_D  ---     0.162    R24C16B.FCI to    R24C16B.FCO <A href="#@comp:CIC1/SLICE_55">CIC1/SLICE_55</A>
ROUTE         1     0.000<A href="#@net:CIC1/n808:R24C16B.FCO:R24C16C.FCI:0.000">    R24C16B.FCO to R24C16C.FCI   </A> <A href="#@net:CIC1/n808">CIC1/n808</A>
FCITOFCO_D  ---     0.162    R24C16C.FCI to    R24C16C.FCO <A href="#@comp:CIC1/SLICE_54">CIC1/SLICE_54</A>
ROUTE         1     0.000<A href="#@net:CIC1/n809:R24C16C.FCO:R24C16D.FCI:0.000">    R24C16C.FCO to R24C16D.FCI   </A> <A href="#@net:CIC1/n809">CIC1/n809</A>
FCITOFCO_D  ---     0.162    R24C16D.FCI to    R24C16D.FCO <A href="#@comp:CIC1/SLICE_53">CIC1/SLICE_53</A>
ROUTE         1     0.000<A href="#@net:CIC1/n810:R24C16D.FCO:R24C17A.FCI:0.000">    R24C16D.FCO to R24C17A.FCI   </A> <A href="#@net:CIC1/n810">CIC1/n810</A>
FCITOFCO_D  ---     0.162    R24C17A.FCI to    R24C17A.FCO <A href="#@comp:CIC1/SLICE_52">CIC1/SLICE_52</A>
ROUTE         1     0.000<A href="#@net:CIC1/n811:R24C17A.FCO:R24C17B.FCI:0.000">    R24C17A.FCO to R24C17B.FCI   </A> <A href="#@net:CIC1/n811">CIC1/n811</A>
FCITOFCO_D  ---     0.162    R24C17B.FCI to    R24C17B.FCO <A href="#@comp:CIC1/SLICE_51">CIC1/SLICE_51</A>
ROUTE         1     0.000<A href="#@net:CIC1/n812:R24C17B.FCO:R24C17C.FCI:0.000">    R24C17B.FCO to R24C17C.FCI   </A> <A href="#@net:CIC1/n812">CIC1/n812</A>
FCITOFCO_D  ---     0.162    R24C17C.FCI to    R24C17C.FCO <A href="#@comp:CIC1/SLICE_50">CIC1/SLICE_50</A>
ROUTE         1     0.000<A href="#@net:CIC1/n813:R24C17C.FCO:R24C17D.FCI:0.000">    R24C17C.FCO to R24C17D.FCI   </A> <A href="#@net:CIC1/n813">CIC1/n813</A>
FCITOFCO_D  ---     0.162    R24C17D.FCI to    R24C17D.FCO <A href="#@comp:CIC1/SLICE_49">CIC1/SLICE_49</A>
ROUTE         1     0.000<A href="#@net:CIC1/n814:R24C17D.FCO:R24C18A.FCI:0.000">    R24C17D.FCO to R24C18A.FCI   </A> <A href="#@net:CIC1/n814">CIC1/n814</A>
FCITOFCO_D  ---     0.162    R24C18A.FCI to    R24C18A.FCO <A href="#@comp:CIC1/SLICE_48">CIC1/SLICE_48</A>
ROUTE         1     0.000<A href="#@net:CIC1/n815:R24C18A.FCO:R24C18B.FCI:0.000">    R24C18A.FCO to R24C18B.FCI   </A> <A href="#@net:CIC1/n815">CIC1/n815</A>
FCITOFCO_D  ---     0.162    R24C18B.FCI to    R24C18B.FCO <A href="#@comp:CIC1/SLICE_47">CIC1/SLICE_47</A>
ROUTE         1     0.000<A href="#@net:CIC1/n816:R24C18B.FCO:R24C18C.FCI:0.000">    R24C18B.FCO to R24C18C.FCI   </A> <A href="#@net:CIC1/n816">CIC1/n816</A>
FCITOFCO_D  ---     0.162    R24C18C.FCI to    R24C18C.FCO <A href="#@comp:CIC1/SLICE_46">CIC1/SLICE_46</A>
ROUTE         1     0.000<A href="#@net:CIC1/n817:R24C18C.FCO:R24C18D.FCI:0.000">    R24C18C.FCO to R24C18D.FCI   </A> <A href="#@net:CIC1/n817">CIC1/n817</A>
FCITOFCO_D  ---     0.162    R24C18D.FCI to    R24C18D.FCO <A href="#@comp:CIC1/SLICE_45">CIC1/SLICE_45</A>
ROUTE         1     0.000<A href="#@net:CIC1/n818:R24C18D.FCO:R24C19A.FCI:0.000">    R24C18D.FCO to R24C19A.FCI   </A> <A href="#@net:CIC1/n818">CIC1/n818</A>
FCITOFCO_D  ---     0.162    R24C19A.FCI to    R24C19A.FCO <A href="#@comp:CIC1/SLICE_44">CIC1/SLICE_44</A>
ROUTE         1     0.000<A href="#@net:CIC1/n819:R24C19A.FCO:R24C19B.FCI:0.000">    R24C19A.FCO to R24C19B.FCI   </A> <A href="#@net:CIC1/n819">CIC1/n819</A>
FCITOF1_DE  ---     0.643    R24C19B.FCI to     R24C19B.F1 <A href="#@comp:CIC1/SLICE_43">CIC1/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1588:R24C19B.F1:R24C19B.DI1:0.000">     R24C19B.F1 to R24C19B.DI1   </A> <A href="#@net:CIC1/n1588">CIC1/n1588</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.440   (75.6% logic, 24.4% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C25C.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C25C.CLK:1.861">     RPLL.CLKOP to R24C25C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C19B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C19B.CLK:1.861">     RPLL.CLKOP to R24C19B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.195ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_420">CIC1/d_d8_i0_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_43">CIC1/d9_i0_i65</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.382ns  (75.5% logic, 24.5% route), 34 logic levels.

 Constraint Details:

      9.382ns physical path delay SLICE_420 to CIC1/SLICE_43 exceeds
      7.353ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.187ns) by 2.195ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R24C25C.CLK,R24C25C.Q0,SLICE_420:ROUTE, 2.300,R24C25C.Q0,R24C11B.A0,CIC1/d_d8_1:C0TOFCO_DEL, 1.023,R24C11B.A0,R24C11B.FCO,CIC1/SLICE_75:ROUTE, 0.000,R24C11B.FCO,R24C11C.FCI,CIC1/n788:FCITOFCO_DEL, 0.162,R24C11C.FCI,R24C11C.FCO,CIC1/SLICE_74:ROUTE, 0.000,R24C11C.FCO,R24C11D.FCI,CIC1/n789:FCITOFCO_DEL, 0.162,R24C11D.FCI,R24C11D.FCO,CIC1/SLICE_73:ROUTE, 0.000,R24C11D.FCO,R24C12A.FCI,CIC1/n790:FCITOFCO_DEL, 0.162,R24C12A.FCI,R24C12A.FCO,CIC1/SLICE_72:ROUTE, 0.000,R24C12A.FCO,R24C12B.FCI,CIC1/n791:FCITOFCO_DEL, 0.162,R24C12B.FCI,R24C12B.FCO,CIC1/SLICE_71:ROUTE, 0.000,R24C12B.FCO,R24C12C.FCI,CIC1/n792:FCITOFCO_DEL, 0.162,R24C12C.FCI,R24C12C.FCO,CIC1/SLICE_70:ROUTE, 0.000,R24C12C.FCO,R24C12D.FCI,CIC1/n793:FCITOFCO_DEL, 0.162,R24C12D.FCI,R24C12D.FCO,CIC1/SLICE_69:ROUTE, 0.000,R24C12D.FCO,R24C13A.FCI,CIC1/n794:FCITOFCO_DEL, 0.162,R24C13A.FCI,R24C13A.FCO,CIC1/SLICE_68:ROUTE, 0.000,R24C13A.FCO,R24C13B.FCI,CIC1/n795:FCITOFCO_DEL, 0.162,R24C13B.FCI,R24C13B.FCO,CIC1/SLICE_67:ROUTE, 0.000,R24C13B.FCO,R24C13C.FCI,CIC1/n796:FCITOFCO_DEL, 0.162,R24C13C.FCI,R24C13C.FCO,CIC1/SLICE_66:ROUTE, 0.000,R24C13C.FCO,R24C13D.FCI,CIC1/n797:FCITOFCO_DEL, 0.162,R24C13D.FCI,R24C13D.FCO,CIC1/SLICE_65:ROUTE, 0.000,R24C13D.FCO,R24C14A.FCI,CIC1/n798:FCITOFCO_DEL, 0.162,R24C14A.FCI,R24C14A.FCO,CIC1/SLICE_64:ROUTE, 0.000,R24C14A.FCO,R24C14B.FCI,CIC1/n799:FCITOFCO_DEL, 0.162,R24C14B.FCI,R24C14B.FCO,CIC1/SLICE_63:ROUTE, 0.000,R24C14B.FCO,R24C14C.FCI,CIC1/n800:FCITOFCO_DEL, 0.162,R24C14C.FCI,R24C14C.FCO,CIC1/SLICE_62:ROUTE, 0.000,R24C14C.FCO,R24C14D.FCI,CIC1/n801:FCITOFCO_DEL, 0.162,R24C14D.FCI,R24C14D.FCO,CIC1/SLICE_61:ROUTE, 0.000,R24C14D.FCO,R24C15A.FCI,CIC1/n802:FCITOFCO_DEL, 0.162,R24C15A.FCI,R24C15A.FCO,CIC1/SLICE_60:ROUTE, 0.000,R24C15A.FCO,R24C15B.FCI,CIC1/n803:FCITOFCO_DEL, 0.162,R24C15B.FCI,R24C15B.FCO,CIC1/SLICE_59:ROUTE, 0.000,R24C15B.FCO,R24C15C.FCI,CIC1/n804:FCITOFCO_DEL, 0.162,R24C15C.FCI,R24C15C.FCO,CIC1/SLICE_58:ROUTE, 0.000,R24C15C.FCO,R24C15D.FCI,CIC1/n805:FCITOFCO_DEL, 0.162,R24C15D.FCI,R24C15D.FCO,CIC1/SLICE_57:ROUTE, 0.000,R24C15D.FCO,R24C16A.FCI,CIC1/n806:FCITOFCO_DEL, 0.162,R24C16A.FCI,R24C16A.FCO,CIC1/SLICE_56:ROUTE, 0.000,R24C16A.FCO,R24C16B.FCI,CIC1/n807:FCITOFCO_DEL, 0.162,R24C16B.FCI,R24C16B.FCO,CIC1/SLICE_55:ROUTE, 0.000,R24C16B.FCO,R24C16C.FCI,CIC1/n808:FCITOFCO_DEL, 0.162,R24C16C.FCI,R24C16C.FCO,CIC1/SLICE_54:ROUTE, 0.000,R24C16C.FCO,R24C16D.FCI,CIC1/n809:FCITOFCO_DEL, 0.162,R24C16D.FCI,R24C16D.FCO,CIC1/SLICE_53:ROUTE, 0.000,R24C16D.FCO,R24C17A.FCI,CIC1/n810:FCITOFCO_DEL, 0.162,R24C17A.FCI,R24C17A.FCO,CIC1/SLICE_52:ROUTE, 0.000,R24C17A.FCO,R24C17B.FCI,CIC1/n811:FCITOFCO_DEL, 0.162,R24C17B.FCI,R24C17B.FCO,CIC1/SLICE_51:ROUTE, 0.000,R24C17B.FCO,R24C17C.FCI,CIC1/n812:FCITOFCO_DEL, 0.162,R24C17C.FCI,R24C17C.FCO,CIC1/SLICE_50:ROUTE, 0.000,R24C17C.FCO,R24C17D.FCI,CIC1/n813:FCITOFCO_DEL, 0.162,R24C17D.FCI,R24C17D.FCO,CIC1/SLICE_49:ROUTE, 0.000,R24C17D.FCO,R24C18A.FCI,CIC1/n814:FCITOFCO_DEL, 0.162,R24C18A.FCI,R24C18A.FCO,CIC1/SLICE_48:ROUTE, 0.000,R24C18A.FCO,R24C18B.FCI,CIC1/n815:FCITOFCO_DEL, 0.162,R24C18B.FCI,R24C18B.FCO,CIC1/SLICE_47:ROUTE, 0.000,R24C18B.FCO,R24C18C.FCI,CIC1/n816:FCITOFCO_DEL, 0.162,R24C18C.FCI,R24C18C.FCO,CIC1/SLICE_46:ROUTE, 0.000,R24C18C.FCO,R24C18D.FCI,CIC1/n817:FCITOFCO_DEL, 0.162,R24C18D.FCI,R24C18D.FCO,CIC1/SLICE_45:ROUTE, 0.000,R24C18D.FCO,R24C19A.FCI,CIC1/n818:FCITOFCO_DEL, 0.162,R24C19A.FCI,R24C19A.FCO,CIC1/SLICE_44:ROUTE, 0.000,R24C19A.FCO,R24C19B.FCI,CIC1/n819:FCITOF0_DEL, 0.585,R24C19B.FCI,R24C19B.F0,CIC1/SLICE_43:ROUTE, 0.000,R24C19B.F0,R24C19B.DI0,CIC1/n1589">Data path</A> SLICE_420 to CIC1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R24C25C.CLK to     R24C25C.Q0 <A href="#@comp:SLICE_420">SLICE_420</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.300<A href="#@net:CIC1/d_d8_1:R24C25C.Q0:R24C11B.A0:2.300">     R24C25C.Q0 to R24C11B.A0    </A> <A href="#@net:CIC1/d_d8_1">CIC1/d_d8_1</A>
C0TOFCO_DE  ---     1.023     R24C11B.A0 to    R24C11B.FCO <A href="#@comp:CIC1/SLICE_75">CIC1/SLICE_75</A>
ROUTE         1     0.000<A href="#@net:CIC1/n788:R24C11B.FCO:R24C11C.FCI:0.000">    R24C11B.FCO to R24C11C.FCI   </A> <A href="#@net:CIC1/n788">CIC1/n788</A>
FCITOFCO_D  ---     0.162    R24C11C.FCI to    R24C11C.FCO <A href="#@comp:CIC1/SLICE_74">CIC1/SLICE_74</A>
ROUTE         1     0.000<A href="#@net:CIC1/n789:R24C11C.FCO:R24C11D.FCI:0.000">    R24C11C.FCO to R24C11D.FCI   </A> <A href="#@net:CIC1/n789">CIC1/n789</A>
FCITOFCO_D  ---     0.162    R24C11D.FCI to    R24C11D.FCO <A href="#@comp:CIC1/SLICE_73">CIC1/SLICE_73</A>
ROUTE         1     0.000<A href="#@net:CIC1/n790:R24C11D.FCO:R24C12A.FCI:0.000">    R24C11D.FCO to R24C12A.FCI   </A> <A href="#@net:CIC1/n790">CIC1/n790</A>
FCITOFCO_D  ---     0.162    R24C12A.FCI to    R24C12A.FCO <A href="#@comp:CIC1/SLICE_72">CIC1/SLICE_72</A>
ROUTE         1     0.000<A href="#@net:CIC1/n791:R24C12A.FCO:R24C12B.FCI:0.000">    R24C12A.FCO to R24C12B.FCI   </A> <A href="#@net:CIC1/n791">CIC1/n791</A>
FCITOFCO_D  ---     0.162    R24C12B.FCI to    R24C12B.FCO <A href="#@comp:CIC1/SLICE_71">CIC1/SLICE_71</A>
ROUTE         1     0.000<A href="#@net:CIC1/n792:R24C12B.FCO:R24C12C.FCI:0.000">    R24C12B.FCO to R24C12C.FCI   </A> <A href="#@net:CIC1/n792">CIC1/n792</A>
FCITOFCO_D  ---     0.162    R24C12C.FCI to    R24C12C.FCO <A href="#@comp:CIC1/SLICE_70">CIC1/SLICE_70</A>
ROUTE         1     0.000<A href="#@net:CIC1/n793:R24C12C.FCO:R24C12D.FCI:0.000">    R24C12C.FCO to R24C12D.FCI   </A> <A href="#@net:CIC1/n793">CIC1/n793</A>
FCITOFCO_D  ---     0.162    R24C12D.FCI to    R24C12D.FCO <A href="#@comp:CIC1/SLICE_69">CIC1/SLICE_69</A>
ROUTE         1     0.000<A href="#@net:CIC1/n794:R24C12D.FCO:R24C13A.FCI:0.000">    R24C12D.FCO to R24C13A.FCI   </A> <A href="#@net:CIC1/n794">CIC1/n794</A>
FCITOFCO_D  ---     0.162    R24C13A.FCI to    R24C13A.FCO <A href="#@comp:CIC1/SLICE_68">CIC1/SLICE_68</A>
ROUTE         1     0.000<A href="#@net:CIC1/n795:R24C13A.FCO:R24C13B.FCI:0.000">    R24C13A.FCO to R24C13B.FCI   </A> <A href="#@net:CIC1/n795">CIC1/n795</A>
FCITOFCO_D  ---     0.162    R24C13B.FCI to    R24C13B.FCO <A href="#@comp:CIC1/SLICE_67">CIC1/SLICE_67</A>
ROUTE         1     0.000<A href="#@net:CIC1/n796:R24C13B.FCO:R24C13C.FCI:0.000">    R24C13B.FCO to R24C13C.FCI   </A> <A href="#@net:CIC1/n796">CIC1/n796</A>
FCITOFCO_D  ---     0.162    R24C13C.FCI to    R24C13C.FCO <A href="#@comp:CIC1/SLICE_66">CIC1/SLICE_66</A>
ROUTE         1     0.000<A href="#@net:CIC1/n797:R24C13C.FCO:R24C13D.FCI:0.000">    R24C13C.FCO to R24C13D.FCI   </A> <A href="#@net:CIC1/n797">CIC1/n797</A>
FCITOFCO_D  ---     0.162    R24C13D.FCI to    R24C13D.FCO <A href="#@comp:CIC1/SLICE_65">CIC1/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:CIC1/n798:R24C13D.FCO:R24C14A.FCI:0.000">    R24C13D.FCO to R24C14A.FCI   </A> <A href="#@net:CIC1/n798">CIC1/n798</A>
FCITOFCO_D  ---     0.162    R24C14A.FCI to    R24C14A.FCO <A href="#@comp:CIC1/SLICE_64">CIC1/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:CIC1/n799:R24C14A.FCO:R24C14B.FCI:0.000">    R24C14A.FCO to R24C14B.FCI   </A> <A href="#@net:CIC1/n799">CIC1/n799</A>
FCITOFCO_D  ---     0.162    R24C14B.FCI to    R24C14B.FCO <A href="#@comp:CIC1/SLICE_63">CIC1/SLICE_63</A>
ROUTE         1     0.000<A href="#@net:CIC1/n800:R24C14B.FCO:R24C14C.FCI:0.000">    R24C14B.FCO to R24C14C.FCI   </A> <A href="#@net:CIC1/n800">CIC1/n800</A>
FCITOFCO_D  ---     0.162    R24C14C.FCI to    R24C14C.FCO <A href="#@comp:CIC1/SLICE_62">CIC1/SLICE_62</A>
ROUTE         1     0.000<A href="#@net:CIC1/n801:R24C14C.FCO:R24C14D.FCI:0.000">    R24C14C.FCO to R24C14D.FCI   </A> <A href="#@net:CIC1/n801">CIC1/n801</A>
FCITOFCO_D  ---     0.162    R24C14D.FCI to    R24C14D.FCO <A href="#@comp:CIC1/SLICE_61">CIC1/SLICE_61</A>
ROUTE         1     0.000<A href="#@net:CIC1/n802:R24C14D.FCO:R24C15A.FCI:0.000">    R24C14D.FCO to R24C15A.FCI   </A> <A href="#@net:CIC1/n802">CIC1/n802</A>
FCITOFCO_D  ---     0.162    R24C15A.FCI to    R24C15A.FCO <A href="#@comp:CIC1/SLICE_60">CIC1/SLICE_60</A>
ROUTE         1     0.000<A href="#@net:CIC1/n803:R24C15A.FCO:R24C15B.FCI:0.000">    R24C15A.FCO to R24C15B.FCI   </A> <A href="#@net:CIC1/n803">CIC1/n803</A>
FCITOFCO_D  ---     0.162    R24C15B.FCI to    R24C15B.FCO <A href="#@comp:CIC1/SLICE_59">CIC1/SLICE_59</A>
ROUTE         1     0.000<A href="#@net:CIC1/n804:R24C15B.FCO:R24C15C.FCI:0.000">    R24C15B.FCO to R24C15C.FCI   </A> <A href="#@net:CIC1/n804">CIC1/n804</A>
FCITOFCO_D  ---     0.162    R24C15C.FCI to    R24C15C.FCO <A href="#@comp:CIC1/SLICE_58">CIC1/SLICE_58</A>
ROUTE         1     0.000<A href="#@net:CIC1/n805:R24C15C.FCO:R24C15D.FCI:0.000">    R24C15C.FCO to R24C15D.FCI   </A> <A href="#@net:CIC1/n805">CIC1/n805</A>
FCITOFCO_D  ---     0.162    R24C15D.FCI to    R24C15D.FCO <A href="#@comp:CIC1/SLICE_57">CIC1/SLICE_57</A>
ROUTE         1     0.000<A href="#@net:CIC1/n806:R24C15D.FCO:R24C16A.FCI:0.000">    R24C15D.FCO to R24C16A.FCI   </A> <A href="#@net:CIC1/n806">CIC1/n806</A>
FCITOFCO_D  ---     0.162    R24C16A.FCI to    R24C16A.FCO <A href="#@comp:CIC1/SLICE_56">CIC1/SLICE_56</A>
ROUTE         1     0.000<A href="#@net:CIC1/n807:R24C16A.FCO:R24C16B.FCI:0.000">    R24C16A.FCO to R24C16B.FCI   </A> <A href="#@net:CIC1/n807">CIC1/n807</A>
FCITOFCO_D  ---     0.162    R24C16B.FCI to    R24C16B.FCO <A href="#@comp:CIC1/SLICE_55">CIC1/SLICE_55</A>
ROUTE         1     0.000<A href="#@net:CIC1/n808:R24C16B.FCO:R24C16C.FCI:0.000">    R24C16B.FCO to R24C16C.FCI   </A> <A href="#@net:CIC1/n808">CIC1/n808</A>
FCITOFCO_D  ---     0.162    R24C16C.FCI to    R24C16C.FCO <A href="#@comp:CIC1/SLICE_54">CIC1/SLICE_54</A>
ROUTE         1     0.000<A href="#@net:CIC1/n809:R24C16C.FCO:R24C16D.FCI:0.000">    R24C16C.FCO to R24C16D.FCI   </A> <A href="#@net:CIC1/n809">CIC1/n809</A>
FCITOFCO_D  ---     0.162    R24C16D.FCI to    R24C16D.FCO <A href="#@comp:CIC1/SLICE_53">CIC1/SLICE_53</A>
ROUTE         1     0.000<A href="#@net:CIC1/n810:R24C16D.FCO:R24C17A.FCI:0.000">    R24C16D.FCO to R24C17A.FCI   </A> <A href="#@net:CIC1/n810">CIC1/n810</A>
FCITOFCO_D  ---     0.162    R24C17A.FCI to    R24C17A.FCO <A href="#@comp:CIC1/SLICE_52">CIC1/SLICE_52</A>
ROUTE         1     0.000<A href="#@net:CIC1/n811:R24C17A.FCO:R24C17B.FCI:0.000">    R24C17A.FCO to R24C17B.FCI   </A> <A href="#@net:CIC1/n811">CIC1/n811</A>
FCITOFCO_D  ---     0.162    R24C17B.FCI to    R24C17B.FCO <A href="#@comp:CIC1/SLICE_51">CIC1/SLICE_51</A>
ROUTE         1     0.000<A href="#@net:CIC1/n812:R24C17B.FCO:R24C17C.FCI:0.000">    R24C17B.FCO to R24C17C.FCI   </A> <A href="#@net:CIC1/n812">CIC1/n812</A>
FCITOFCO_D  ---     0.162    R24C17C.FCI to    R24C17C.FCO <A href="#@comp:CIC1/SLICE_50">CIC1/SLICE_50</A>
ROUTE         1     0.000<A href="#@net:CIC1/n813:R24C17C.FCO:R24C17D.FCI:0.000">    R24C17C.FCO to R24C17D.FCI   </A> <A href="#@net:CIC1/n813">CIC1/n813</A>
FCITOFCO_D  ---     0.162    R24C17D.FCI to    R24C17D.FCO <A href="#@comp:CIC1/SLICE_49">CIC1/SLICE_49</A>
ROUTE         1     0.000<A href="#@net:CIC1/n814:R24C17D.FCO:R24C18A.FCI:0.000">    R24C17D.FCO to R24C18A.FCI   </A> <A href="#@net:CIC1/n814">CIC1/n814</A>
FCITOFCO_D  ---     0.162    R24C18A.FCI to    R24C18A.FCO <A href="#@comp:CIC1/SLICE_48">CIC1/SLICE_48</A>
ROUTE         1     0.000<A href="#@net:CIC1/n815:R24C18A.FCO:R24C18B.FCI:0.000">    R24C18A.FCO to R24C18B.FCI   </A> <A href="#@net:CIC1/n815">CIC1/n815</A>
FCITOFCO_D  ---     0.162    R24C18B.FCI to    R24C18B.FCO <A href="#@comp:CIC1/SLICE_47">CIC1/SLICE_47</A>
ROUTE         1     0.000<A href="#@net:CIC1/n816:R24C18B.FCO:R24C18C.FCI:0.000">    R24C18B.FCO to R24C18C.FCI   </A> <A href="#@net:CIC1/n816">CIC1/n816</A>
FCITOFCO_D  ---     0.162    R24C18C.FCI to    R24C18C.FCO <A href="#@comp:CIC1/SLICE_46">CIC1/SLICE_46</A>
ROUTE         1     0.000<A href="#@net:CIC1/n817:R24C18C.FCO:R24C18D.FCI:0.000">    R24C18C.FCO to R24C18D.FCI   </A> <A href="#@net:CIC1/n817">CIC1/n817</A>
FCITOFCO_D  ---     0.162    R24C18D.FCI to    R24C18D.FCO <A href="#@comp:CIC1/SLICE_45">CIC1/SLICE_45</A>
ROUTE         1     0.000<A href="#@net:CIC1/n818:R24C18D.FCO:R24C19A.FCI:0.000">    R24C18D.FCO to R24C19A.FCI   </A> <A href="#@net:CIC1/n818">CIC1/n818</A>
FCITOFCO_D  ---     0.162    R24C19A.FCI to    R24C19A.FCO <A href="#@comp:CIC1/SLICE_44">CIC1/SLICE_44</A>
ROUTE         1     0.000<A href="#@net:CIC1/n819:R24C19A.FCO:R24C19B.FCI:0.000">    R24C19A.FCO to R24C19B.FCI   </A> <A href="#@net:CIC1/n819">CIC1/n819</A>
FCITOF0_DE  ---     0.585    R24C19B.FCI to     R24C19B.F0 <A href="#@comp:CIC1/SLICE_43">CIC1/SLICE_43</A>
ROUTE         1     0.000<A href="#@net:CIC1/n1589:R24C19B.F0:R24C19B.DI0:0.000">     R24C19B.F0 to R24C19B.DI0   </A> <A href="#@net:CIC1/n1589">CIC1/n1589</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.382   (75.5% logic, 24.5% route), 34 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C25C.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C25C.CLK:1.861">     RPLL.CLKOP to R24C25C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C19B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C19B.CLK:1.861">     RPLL.CLKOP to R24C19B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.185ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_708">Mixer1/MixerOutSin_i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_318">CIC1/d1_i67</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.372ns  (76.5% logic, 23.5% route), 35 logic levels.

 Constraint Details:

      9.372ns physical path delay Mixer1/SLICE_708 to CIC1/SLICE_318 exceeds
      7.353ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.187ns) by 2.185ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R11C9A.CLK,R11C9A.Q1,Mixer1/SLICE_708:ROUTE, 2.204,R11C9A.Q1,R11C10A.B1,MixerOutSin_c_1:C1TOFCO_DEL, 0.889,R11C10A.B1,R11C10A.FCO,CIC1/SLICE_347:ROUTE, 0.000,R11C10A.FCO,R11C10B.FCI,CIC1/n507:FCITOFCO_DEL, 0.162,R11C10B.FCI,R11C10B.FCO,CIC1/SLICE_344:ROUTE, 0.000,R11C10B.FCO,R11C10C.FCI,CIC1/n508:FCITOFCO_DEL, 0.162,R11C10C.FCI,R11C10C.FCO,CIC1/SLICE_346:ROUTE, 0.000,R11C10C.FCO,R11C10D.FCI,CIC1/n509:FCITOFCO_DEL, 0.162,R11C10D.FCI,R11C10D.FCO,CIC1/SLICE_345:ROUTE, 0.000,R11C10D.FCO,R11C11A.FCI,CIC1/n510:FCITOFCO_DEL, 0.162,R11C11A.FCI,R11C11A.FCO,CIC1/SLICE_351:ROUTE, 0.000,R11C11A.FCO,R11C11B.FCI,CIC1/n511:FCITOFCO_DEL, 0.162,R11C11B.FCI,R11C11B.FCO,CIC1/SLICE_350:ROUTE, 0.000,R11C11B.FCO,R11C11C.FCI,CIC1/n512:FCITOFCO_DEL, 0.162,R11C11C.FCI,R11C11C.FCO,CIC1/SLICE_349:ROUTE, 0.000,R11C11C.FCO,R11C11D.FCI,CIC1/n513:FCITOFCO_DEL, 0.162,R11C11D.FCI,R11C11D.FCO,CIC1/SLICE_348:ROUTE, 0.000,R11C11D.FCO,R11C12A.FCI,CIC1/n514:FCITOFCO_DEL, 0.162,R11C12A.FCI,R11C12A.FCO,CIC1/SLICE_343:ROUTE, 0.000,R11C12A.FCO,R11C12B.FCI,CIC1/n515:FCITOFCO_DEL, 0.162,R11C12B.FCI,R11C12B.FCO,CIC1/SLICE_342:ROUTE, 0.000,R11C12B.FCO,R11C12C.FCI,CIC1/n516:FCITOFCO_DEL, 0.162,R11C12C.FCI,R11C12C.FCO,CIC1/SLICE_341:ROUTE, 0.000,R11C12C.FCO,R11C12D.FCI,CIC1/n517:FCITOFCO_DEL, 0.162,R11C12D.FCI,R11C12D.FCO,CIC1/SLICE_340:ROUTE, 0.000,R11C12D.FCO,R11C13A.FCI,CIC1/n518:FCITOFCO_DEL, 0.162,R11C13A.FCI,R11C13A.FCO,CIC1/SLICE_339:ROUTE, 0.000,R11C13A.FCO,R11C13B.FCI,CIC1/n519:FCITOFCO_DEL, 0.162,R11C13B.FCI,R11C13B.FCO,CIC1/SLICE_338:ROUTE, 0.000,R11C13B.FCO,R11C13C.FCI,CIC1/n520:FCITOFCO_DEL, 0.162,R11C13C.FCI,R11C13C.FCO,CIC1/SLICE_337:ROUTE, 0.000,R11C13C.FCO,R11C13D.FCI,CIC1/n521:FCITOFCO_DEL, 0.162,R11C13D.FCI,R11C13D.FCO,CIC1/SLICE_336:ROUTE, 0.000,R11C13D.FCO,R11C14A.FCI,CIC1/n522:FCITOFCO_DEL, 0.162,R11C14A.FCI,R11C14A.FCO,CIC1/SLICE_335:ROUTE, 0.000,R11C14A.FCO,R11C14B.FCI,CIC1/n523:FCITOFCO_DEL, 0.162,R11C14B.FCI,R11C14B.FCO,CIC1/SLICE_334:ROUTE, 0.000,R11C14B.FCO,R11C14C.FCI,CIC1/n524:FCITOFCO_DEL, 0.162,R11C14C.FCI,R11C14C.FCO,CIC1/SLICE_333:ROUTE, 0.000,R11C14C.FCO,R11C14D.FCI,CIC1/n525:FCITOFCO_DEL, 0.162,R11C14D.FCI,R11C14D.FCO,CIC1/SLICE_332:ROUTE, 0.000,R11C14D.FCO,R11C15A.FCI,CIC1/n526:FCITOFCO_DEL, 0.162,R11C15A.FCI,R11C15A.FCO,CIC1/SLICE_331:ROUTE, 0.000,R11C15A.FCO,R11C15B.FCI,CIC1/n527:FCITOFCO_DEL, 0.162,R11C15B.FCI,R11C15B.FCO,CIC1/SLICE_330:ROUTE, 0.000,R11C15B.FCO,R11C15C.FCI,CIC1/n528:FCITOFCO_DEL, 0.162,R11C15C.FCI,R11C15C.FCO,CIC1/SLICE_329:ROUTE, 0.000,R11C15C.FCO,R11C15D.FCI,CIC1/n529:FCITOFCO_DEL, 0.162,R11C15D.FCI,R11C15D.FCO,CIC1/SLICE_328:ROUTE, 0.000,R11C15D.FCO,R11C16A.FCI,CIC1/n530:FCITOFCO_DEL, 0.162,R11C16A.FCI,R11C16A.FCO,CIC1/SLICE_327:ROUTE, 0.000,R11C16A.FCO,R11C16B.FCI,CIC1/n531:FCITOFCO_DEL, 0.162,R11C16B.FCI,R11C16B.FCO,CIC1/SLICE_326:ROUTE, 0.000,R11C16B.FCO,R11C16C.FCI,CIC1/n532:FCITOFCO_DEL, 0.162,R11C16C.FCI,R11C16C.FCO,CIC1/SLICE_325:ROUTE, 0.000,R11C16C.FCO,R11C16D.FCI,CIC1/n533:FCITOFCO_DEL, 0.162,R11C16D.FCI,R11C16D.FCO,CIC1/SLICE_324:ROUTE, 0.000,R11C16D.FCO,R11C17A.FCI,CIC1/n534:FCITOFCO_DEL, 0.162,R11C17A.FCI,R11C17A.FCO,CIC1/SLICE_323:ROUTE, 0.000,R11C17A.FCO,R11C17B.FCI,CIC1/n535:FCITOFCO_DEL, 0.162,R11C17B.FCI,R11C17B.FCO,CIC1/SLICE_322:ROUTE, 0.000,R11C17B.FCO,R11C17C.FCI,CIC1/n536:FCITOFCO_DEL, 0.162,R11C17C.FCI,R11C17C.FCO,CIC1/SLICE_321:ROUTE, 0.000,R11C17C.FCO,R11C17D.FCI,CIC1/n537:FCITOFCO_DEL, 0.162,R11C17D.FCI,R11C17D.FCO,CIC1/SLICE_320:ROUTE, 0.000,R11C17D.FCO,R11C18A.FCI,CIC1/n538:FCITOFCO_DEL, 0.162,R11C18A.FCI,R11C18A.FCO,CIC1/SLICE_319:ROUTE, 0.000,R11C18A.FCO,R11C18B.FCI,CIC1/n539:FCITOF1_DEL, 0.643,R11C18B.FCI,R11C18B.F1,CIC1/SLICE_318:ROUTE, 0.000,R11C18B.F1,R11C18B.DI1,CIC1/d1_67_N_1213_67">Data path</A> Mixer1/SLICE_708 to CIC1/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C9A.CLK to      R11C9A.Q1 <A href="#@comp:Mixer1/SLICE_708">Mixer1/SLICE_708</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.204<A href="#@net:MixerOutSin_c_1:R11C9A.Q1:R11C10A.B1:2.204">      R11C9A.Q1 to R11C10A.B1    </A> <A href="#@net:MixerOutSin_c_1">MixerOutSin_c_1</A>
C1TOFCO_DE  ---     0.889     R11C10A.B1 to    R11C10A.FCO <A href="#@comp:CIC1/SLICE_347">CIC1/SLICE_347</A>
ROUTE         1     0.000<A href="#@net:CIC1/n507:R11C10A.FCO:R11C10B.FCI:0.000">    R11C10A.FCO to R11C10B.FCI   </A> <A href="#@net:CIC1/n507">CIC1/n507</A>
FCITOFCO_D  ---     0.162    R11C10B.FCI to    R11C10B.FCO <A href="#@comp:CIC1/SLICE_344">CIC1/SLICE_344</A>
ROUTE         1     0.000<A href="#@net:CIC1/n508:R11C10B.FCO:R11C10C.FCI:0.000">    R11C10B.FCO to R11C10C.FCI   </A> <A href="#@net:CIC1/n508">CIC1/n508</A>
FCITOFCO_D  ---     0.162    R11C10C.FCI to    R11C10C.FCO <A href="#@comp:CIC1/SLICE_346">CIC1/SLICE_346</A>
ROUTE         1     0.000<A href="#@net:CIC1/n509:R11C10C.FCO:R11C10D.FCI:0.000">    R11C10C.FCO to R11C10D.FCI   </A> <A href="#@net:CIC1/n509">CIC1/n509</A>
FCITOFCO_D  ---     0.162    R11C10D.FCI to    R11C10D.FCO <A href="#@comp:CIC1/SLICE_345">CIC1/SLICE_345</A>
ROUTE         1     0.000<A href="#@net:CIC1/n510:R11C10D.FCO:R11C11A.FCI:0.000">    R11C10D.FCO to R11C11A.FCI   </A> <A href="#@net:CIC1/n510">CIC1/n510</A>
FCITOFCO_D  ---     0.162    R11C11A.FCI to    R11C11A.FCO <A href="#@comp:CIC1/SLICE_351">CIC1/SLICE_351</A>
ROUTE         1     0.000<A href="#@net:CIC1/n511:R11C11A.FCO:R11C11B.FCI:0.000">    R11C11A.FCO to R11C11B.FCI   </A> <A href="#@net:CIC1/n511">CIC1/n511</A>
FCITOFCO_D  ---     0.162    R11C11B.FCI to    R11C11B.FCO <A href="#@comp:CIC1/SLICE_350">CIC1/SLICE_350</A>
ROUTE         1     0.000<A href="#@net:CIC1/n512:R11C11B.FCO:R11C11C.FCI:0.000">    R11C11B.FCO to R11C11C.FCI   </A> <A href="#@net:CIC1/n512">CIC1/n512</A>
FCITOFCO_D  ---     0.162    R11C11C.FCI to    R11C11C.FCO <A href="#@comp:CIC1/SLICE_349">CIC1/SLICE_349</A>
ROUTE         1     0.000<A href="#@net:CIC1/n513:R11C11C.FCO:R11C11D.FCI:0.000">    R11C11C.FCO to R11C11D.FCI   </A> <A href="#@net:CIC1/n513">CIC1/n513</A>
FCITOFCO_D  ---     0.162    R11C11D.FCI to    R11C11D.FCO <A href="#@comp:CIC1/SLICE_348">CIC1/SLICE_348</A>
ROUTE         1     0.000<A href="#@net:CIC1/n514:R11C11D.FCO:R11C12A.FCI:0.000">    R11C11D.FCO to R11C12A.FCI   </A> <A href="#@net:CIC1/n514">CIC1/n514</A>
FCITOFCO_D  ---     0.162    R11C12A.FCI to    R11C12A.FCO <A href="#@comp:CIC1/SLICE_343">CIC1/SLICE_343</A>
ROUTE         1     0.000<A href="#@net:CIC1/n515:R11C12A.FCO:R11C12B.FCI:0.000">    R11C12A.FCO to R11C12B.FCI   </A> <A href="#@net:CIC1/n515">CIC1/n515</A>
FCITOFCO_D  ---     0.162    R11C12B.FCI to    R11C12B.FCO <A href="#@comp:CIC1/SLICE_342">CIC1/SLICE_342</A>
ROUTE         1     0.000<A href="#@net:CIC1/n516:R11C12B.FCO:R11C12C.FCI:0.000">    R11C12B.FCO to R11C12C.FCI   </A> <A href="#@net:CIC1/n516">CIC1/n516</A>
FCITOFCO_D  ---     0.162    R11C12C.FCI to    R11C12C.FCO <A href="#@comp:CIC1/SLICE_341">CIC1/SLICE_341</A>
ROUTE         1     0.000<A href="#@net:CIC1/n517:R11C12C.FCO:R11C12D.FCI:0.000">    R11C12C.FCO to R11C12D.FCI   </A> <A href="#@net:CIC1/n517">CIC1/n517</A>
FCITOFCO_D  ---     0.162    R11C12D.FCI to    R11C12D.FCO <A href="#@comp:CIC1/SLICE_340">CIC1/SLICE_340</A>
ROUTE         1     0.000<A href="#@net:CIC1/n518:R11C12D.FCO:R11C13A.FCI:0.000">    R11C12D.FCO to R11C13A.FCI   </A> <A href="#@net:CIC1/n518">CIC1/n518</A>
FCITOFCO_D  ---     0.162    R11C13A.FCI to    R11C13A.FCO <A href="#@comp:CIC1/SLICE_339">CIC1/SLICE_339</A>
ROUTE         1     0.000<A href="#@net:CIC1/n519:R11C13A.FCO:R11C13B.FCI:0.000">    R11C13A.FCO to R11C13B.FCI   </A> <A href="#@net:CIC1/n519">CIC1/n519</A>
FCITOFCO_D  ---     0.162    R11C13B.FCI to    R11C13B.FCO <A href="#@comp:CIC1/SLICE_338">CIC1/SLICE_338</A>
ROUTE         1     0.000<A href="#@net:CIC1/n520:R11C13B.FCO:R11C13C.FCI:0.000">    R11C13B.FCO to R11C13C.FCI   </A> <A href="#@net:CIC1/n520">CIC1/n520</A>
FCITOFCO_D  ---     0.162    R11C13C.FCI to    R11C13C.FCO <A href="#@comp:CIC1/SLICE_337">CIC1/SLICE_337</A>
ROUTE         1     0.000<A href="#@net:CIC1/n521:R11C13C.FCO:R11C13D.FCI:0.000">    R11C13C.FCO to R11C13D.FCI   </A> <A href="#@net:CIC1/n521">CIC1/n521</A>
FCITOFCO_D  ---     0.162    R11C13D.FCI to    R11C13D.FCO <A href="#@comp:CIC1/SLICE_336">CIC1/SLICE_336</A>
ROUTE         1     0.000<A href="#@net:CIC1/n522:R11C13D.FCO:R11C14A.FCI:0.000">    R11C13D.FCO to R11C14A.FCI   </A> <A href="#@net:CIC1/n522">CIC1/n522</A>
FCITOFCO_D  ---     0.162    R11C14A.FCI to    R11C14A.FCO <A href="#@comp:CIC1/SLICE_335">CIC1/SLICE_335</A>
ROUTE         1     0.000<A href="#@net:CIC1/n523:R11C14A.FCO:R11C14B.FCI:0.000">    R11C14A.FCO to R11C14B.FCI   </A> <A href="#@net:CIC1/n523">CIC1/n523</A>
FCITOFCO_D  ---     0.162    R11C14B.FCI to    R11C14B.FCO <A href="#@comp:CIC1/SLICE_334">CIC1/SLICE_334</A>
ROUTE         1     0.000<A href="#@net:CIC1/n524:R11C14B.FCO:R11C14C.FCI:0.000">    R11C14B.FCO to R11C14C.FCI   </A> <A href="#@net:CIC1/n524">CIC1/n524</A>
FCITOFCO_D  ---     0.162    R11C14C.FCI to    R11C14C.FCO <A href="#@comp:CIC1/SLICE_333">CIC1/SLICE_333</A>
ROUTE         1     0.000<A href="#@net:CIC1/n525:R11C14C.FCO:R11C14D.FCI:0.000">    R11C14C.FCO to R11C14D.FCI   </A> <A href="#@net:CIC1/n525">CIC1/n525</A>
FCITOFCO_D  ---     0.162    R11C14D.FCI to    R11C14D.FCO <A href="#@comp:CIC1/SLICE_332">CIC1/SLICE_332</A>
ROUTE         1     0.000<A href="#@net:CIC1/n526:R11C14D.FCO:R11C15A.FCI:0.000">    R11C14D.FCO to R11C15A.FCI   </A> <A href="#@net:CIC1/n526">CIC1/n526</A>
FCITOFCO_D  ---     0.162    R11C15A.FCI to    R11C15A.FCO <A href="#@comp:CIC1/SLICE_331">CIC1/SLICE_331</A>
ROUTE         1     0.000<A href="#@net:CIC1/n527:R11C15A.FCO:R11C15B.FCI:0.000">    R11C15A.FCO to R11C15B.FCI   </A> <A href="#@net:CIC1/n527">CIC1/n527</A>
FCITOFCO_D  ---     0.162    R11C15B.FCI to    R11C15B.FCO <A href="#@comp:CIC1/SLICE_330">CIC1/SLICE_330</A>
ROUTE         1     0.000<A href="#@net:CIC1/n528:R11C15B.FCO:R11C15C.FCI:0.000">    R11C15B.FCO to R11C15C.FCI   </A> <A href="#@net:CIC1/n528">CIC1/n528</A>
FCITOFCO_D  ---     0.162    R11C15C.FCI to    R11C15C.FCO <A href="#@comp:CIC1/SLICE_329">CIC1/SLICE_329</A>
ROUTE         1     0.000<A href="#@net:CIC1/n529:R11C15C.FCO:R11C15D.FCI:0.000">    R11C15C.FCO to R11C15D.FCI   </A> <A href="#@net:CIC1/n529">CIC1/n529</A>
FCITOFCO_D  ---     0.162    R11C15D.FCI to    R11C15D.FCO <A href="#@comp:CIC1/SLICE_328">CIC1/SLICE_328</A>
ROUTE         1     0.000<A href="#@net:CIC1/n530:R11C15D.FCO:R11C16A.FCI:0.000">    R11C15D.FCO to R11C16A.FCI   </A> <A href="#@net:CIC1/n530">CIC1/n530</A>
FCITOFCO_D  ---     0.162    R11C16A.FCI to    R11C16A.FCO <A href="#@comp:CIC1/SLICE_327">CIC1/SLICE_327</A>
ROUTE         1     0.000<A href="#@net:CIC1/n531:R11C16A.FCO:R11C16B.FCI:0.000">    R11C16A.FCO to R11C16B.FCI   </A> <A href="#@net:CIC1/n531">CIC1/n531</A>
FCITOFCO_D  ---     0.162    R11C16B.FCI to    R11C16B.FCO <A href="#@comp:CIC1/SLICE_326">CIC1/SLICE_326</A>
ROUTE         1     0.000<A href="#@net:CIC1/n532:R11C16B.FCO:R11C16C.FCI:0.000">    R11C16B.FCO to R11C16C.FCI   </A> <A href="#@net:CIC1/n532">CIC1/n532</A>
FCITOFCO_D  ---     0.162    R11C16C.FCI to    R11C16C.FCO <A href="#@comp:CIC1/SLICE_325">CIC1/SLICE_325</A>
ROUTE         1     0.000<A href="#@net:CIC1/n533:R11C16C.FCO:R11C16D.FCI:0.000">    R11C16C.FCO to R11C16D.FCI   </A> <A href="#@net:CIC1/n533">CIC1/n533</A>
FCITOFCO_D  ---     0.162    R11C16D.FCI to    R11C16D.FCO <A href="#@comp:CIC1/SLICE_324">CIC1/SLICE_324</A>
ROUTE         1     0.000<A href="#@net:CIC1/n534:R11C16D.FCO:R11C17A.FCI:0.000">    R11C16D.FCO to R11C17A.FCI   </A> <A href="#@net:CIC1/n534">CIC1/n534</A>
FCITOFCO_D  ---     0.162    R11C17A.FCI to    R11C17A.FCO <A href="#@comp:CIC1/SLICE_323">CIC1/SLICE_323</A>
ROUTE         1     0.000<A href="#@net:CIC1/n535:R11C17A.FCO:R11C17B.FCI:0.000">    R11C17A.FCO to R11C17B.FCI   </A> <A href="#@net:CIC1/n535">CIC1/n535</A>
FCITOFCO_D  ---     0.162    R11C17B.FCI to    R11C17B.FCO <A href="#@comp:CIC1/SLICE_322">CIC1/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:CIC1/n536:R11C17B.FCO:R11C17C.FCI:0.000">    R11C17B.FCO to R11C17C.FCI   </A> <A href="#@net:CIC1/n536">CIC1/n536</A>
FCITOFCO_D  ---     0.162    R11C17C.FCI to    R11C17C.FCO <A href="#@comp:CIC1/SLICE_321">CIC1/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:CIC1/n537:R11C17C.FCO:R11C17D.FCI:0.000">    R11C17C.FCO to R11C17D.FCI   </A> <A href="#@net:CIC1/n537">CIC1/n537</A>
FCITOFCO_D  ---     0.162    R11C17D.FCI to    R11C17D.FCO <A href="#@comp:CIC1/SLICE_320">CIC1/SLICE_320</A>
ROUTE         1     0.000<A href="#@net:CIC1/n538:R11C17D.FCO:R11C18A.FCI:0.000">    R11C17D.FCO to R11C18A.FCI   </A> <A href="#@net:CIC1/n538">CIC1/n538</A>
FCITOFCO_D  ---     0.162    R11C18A.FCI to    R11C18A.FCO <A href="#@comp:CIC1/SLICE_319">CIC1/SLICE_319</A>
ROUTE         1     0.000<A href="#@net:CIC1/n539:R11C18A.FCO:R11C18B.FCI:0.000">    R11C18A.FCO to R11C18B.FCI   </A> <A href="#@net:CIC1/n539">CIC1/n539</A>
FCITOF1_DE  ---     0.643    R11C18B.FCI to     R11C18B.F1 <A href="#@comp:CIC1/SLICE_318">CIC1/SLICE_318</A>
ROUTE         1     0.000<A href="#@net:CIC1/d1_67_N_1213_67:R11C18B.F1:R11C18B.DI1:0.000">     R11C18B.F1 to R11C18B.DI1   </A> <A href="#@net:CIC1/d1_67_N_1213_67">CIC1/d1_67_N_1213_67</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.372   (76.5% logic, 23.5% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R11C9A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to Mixer1/SLICE_708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R11C9A.CLK:1.898">     RPLL.CLKOP to R11C9A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R11C18B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R11C18B.CLK:1.898">     RPLL.CLKOP to R11C18B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.172ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_420">CIC1/d_d8_i0_i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_42">CIC1/d9_i0_i56</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.177ns  (67.5% logic, 32.5% route), 29 logic levels.

 Constraint Details:

      9.177ns physical path delay SLICE_420 to CIC1/SLICE_42 exceeds
      7.353ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 7.005ns) by 2.172ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R24C25C.CLK,R24C25C.Q1,SLICE_420:ROUTE, 1.997,R24C25C.Q1,R24C11B.A1,CIC1/d_d8_2:C1TOFCO_DEL, 0.889,R24C11B.A1,R24C11B.FCO,CIC1/SLICE_75:ROUTE, 0.000,R24C11B.FCO,R24C11C.FCI,CIC1/n788:FCITOFCO_DEL, 0.162,R24C11C.FCI,R24C11C.FCO,CIC1/SLICE_74:ROUTE, 0.000,R24C11C.FCO,R24C11D.FCI,CIC1/n789:FCITOFCO_DEL, 0.162,R24C11D.FCI,R24C11D.FCO,CIC1/SLICE_73:ROUTE, 0.000,R24C11D.FCO,R24C12A.FCI,CIC1/n790:FCITOFCO_DEL, 0.162,R24C12A.FCI,R24C12A.FCO,CIC1/SLICE_72:ROUTE, 0.000,R24C12A.FCO,R24C12B.FCI,CIC1/n791:FCITOFCO_DEL, 0.162,R24C12B.FCI,R24C12B.FCO,CIC1/SLICE_71:ROUTE, 0.000,R24C12B.FCO,R24C12C.FCI,CIC1/n792:FCITOFCO_DEL, 0.162,R24C12C.FCI,R24C12C.FCO,CIC1/SLICE_70:ROUTE, 0.000,R24C12C.FCO,R24C12D.FCI,CIC1/n793:FCITOFCO_DEL, 0.162,R24C12D.FCI,R24C12D.FCO,CIC1/SLICE_69:ROUTE, 0.000,R24C12D.FCO,R24C13A.FCI,CIC1/n794:FCITOFCO_DEL, 0.162,R24C13A.FCI,R24C13A.FCO,CIC1/SLICE_68:ROUTE, 0.000,R24C13A.FCO,R24C13B.FCI,CIC1/n795:FCITOFCO_DEL, 0.162,R24C13B.FCI,R24C13B.FCO,CIC1/SLICE_67:ROUTE, 0.000,R24C13B.FCO,R24C13C.FCI,CIC1/n796:FCITOFCO_DEL, 0.162,R24C13C.FCI,R24C13C.FCO,CIC1/SLICE_66:ROUTE, 0.000,R24C13C.FCO,R24C13D.FCI,CIC1/n797:FCITOFCO_DEL, 0.162,R24C13D.FCI,R24C13D.FCO,CIC1/SLICE_65:ROUTE, 0.000,R24C13D.FCO,R24C14A.FCI,CIC1/n798:FCITOFCO_DEL, 0.162,R24C14A.FCI,R24C14A.FCO,CIC1/SLICE_64:ROUTE, 0.000,R24C14A.FCO,R24C14B.FCI,CIC1/n799:FCITOFCO_DEL, 0.162,R24C14B.FCI,R24C14B.FCO,CIC1/SLICE_63:ROUTE, 0.000,R24C14B.FCO,R24C14C.FCI,CIC1/n800:FCITOFCO_DEL, 0.162,R24C14C.FCI,R24C14C.FCO,CIC1/SLICE_62:ROUTE, 0.000,R24C14C.FCO,R24C14D.FCI,CIC1/n801:FCITOFCO_DEL, 0.162,R24C14D.FCI,R24C14D.FCO,CIC1/SLICE_61:ROUTE, 0.000,R24C14D.FCO,R24C15A.FCI,CIC1/n802:FCITOFCO_DEL, 0.162,R24C15A.FCI,R24C15A.FCO,CIC1/SLICE_60:ROUTE, 0.000,R24C15A.FCO,R24C15B.FCI,CIC1/n803:FCITOFCO_DEL, 0.162,R24C15B.FCI,R24C15B.FCO,CIC1/SLICE_59:ROUTE, 0.000,R24C15B.FCO,R24C15C.FCI,CIC1/n804:FCITOFCO_DEL, 0.162,R24C15C.FCI,R24C15C.FCO,CIC1/SLICE_58:ROUTE, 0.000,R24C15C.FCO,R24C15D.FCI,CIC1/n805:FCITOFCO_DEL, 0.162,R24C15D.FCI,R24C15D.FCO,CIC1/SLICE_57:ROUTE, 0.000,R24C15D.FCO,R24C16A.FCI,CIC1/n806:FCITOFCO_DEL, 0.162,R24C16A.FCI,R24C16A.FCO,CIC1/SLICE_56:ROUTE, 0.000,R24C16A.FCO,R24C16B.FCI,CIC1/n807:FCITOFCO_DEL, 0.162,R24C16B.FCI,R24C16B.FCO,CIC1/SLICE_55:ROUTE, 0.000,R24C16B.FCO,R24C16C.FCI,CIC1/n808:FCITOFCO_DEL, 0.162,R24C16C.FCI,R24C16C.FCO,CIC1/SLICE_54:ROUTE, 0.000,R24C16C.FCO,R24C16D.FCI,CIC1/n809:FCITOFCO_DEL, 0.162,R24C16D.FCI,R24C16D.FCO,CIC1/SLICE_53:ROUTE, 0.000,R24C16D.FCO,R24C17A.FCI,CIC1/n810:FCITOFCO_DEL, 0.162,R24C17A.FCI,R24C17A.FCO,CIC1/SLICE_52:ROUTE, 0.000,R24C17A.FCO,R24C17B.FCI,CIC1/n811:FCITOFCO_DEL, 0.162,R24C17B.FCI,R24C17B.FCO,CIC1/SLICE_51:ROUTE, 0.000,R24C17B.FCO,R24C17C.FCI,CIC1/n812:FCITOFCO_DEL, 0.162,R24C17C.FCI,R24C17C.FCO,CIC1/SLICE_50:ROUTE, 0.000,R24C17C.FCO,R24C17D.FCI,CIC1/n813:FCITOFCO_DEL, 0.162,R24C17D.FCI,R24C17D.FCO,CIC1/SLICE_49:ROUTE, 0.000,R24C17D.FCO,R24C18A.FCI,CIC1/n814:FCITOF1_DEL, 0.643,R24C18A.FCI,R24C18A.F1,CIC1/SLICE_48:ROUTE, 0.984,R24C18A.F1,R24C19C.M1,CIC1/n1598">Data path</A> SLICE_420 to CIC1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R24C25C.CLK to     R24C25C.Q1 <A href="#@comp:SLICE_420">SLICE_420</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     1.997<A href="#@net:CIC1/d_d8_2:R24C25C.Q1:R24C11B.A1:1.997">     R24C25C.Q1 to R24C11B.A1    </A> <A href="#@net:CIC1/d_d8_2">CIC1/d_d8_2</A>
C1TOFCO_DE  ---     0.889     R24C11B.A1 to    R24C11B.FCO <A href="#@comp:CIC1/SLICE_75">CIC1/SLICE_75</A>
ROUTE         1     0.000<A href="#@net:CIC1/n788:R24C11B.FCO:R24C11C.FCI:0.000">    R24C11B.FCO to R24C11C.FCI   </A> <A href="#@net:CIC1/n788">CIC1/n788</A>
FCITOFCO_D  ---     0.162    R24C11C.FCI to    R24C11C.FCO <A href="#@comp:CIC1/SLICE_74">CIC1/SLICE_74</A>
ROUTE         1     0.000<A href="#@net:CIC1/n789:R24C11C.FCO:R24C11D.FCI:0.000">    R24C11C.FCO to R24C11D.FCI   </A> <A href="#@net:CIC1/n789">CIC1/n789</A>
FCITOFCO_D  ---     0.162    R24C11D.FCI to    R24C11D.FCO <A href="#@comp:CIC1/SLICE_73">CIC1/SLICE_73</A>
ROUTE         1     0.000<A href="#@net:CIC1/n790:R24C11D.FCO:R24C12A.FCI:0.000">    R24C11D.FCO to R24C12A.FCI   </A> <A href="#@net:CIC1/n790">CIC1/n790</A>
FCITOFCO_D  ---     0.162    R24C12A.FCI to    R24C12A.FCO <A href="#@comp:CIC1/SLICE_72">CIC1/SLICE_72</A>
ROUTE         1     0.000<A href="#@net:CIC1/n791:R24C12A.FCO:R24C12B.FCI:0.000">    R24C12A.FCO to R24C12B.FCI   </A> <A href="#@net:CIC1/n791">CIC1/n791</A>
FCITOFCO_D  ---     0.162    R24C12B.FCI to    R24C12B.FCO <A href="#@comp:CIC1/SLICE_71">CIC1/SLICE_71</A>
ROUTE         1     0.000<A href="#@net:CIC1/n792:R24C12B.FCO:R24C12C.FCI:0.000">    R24C12B.FCO to R24C12C.FCI   </A> <A href="#@net:CIC1/n792">CIC1/n792</A>
FCITOFCO_D  ---     0.162    R24C12C.FCI to    R24C12C.FCO <A href="#@comp:CIC1/SLICE_70">CIC1/SLICE_70</A>
ROUTE         1     0.000<A href="#@net:CIC1/n793:R24C12C.FCO:R24C12D.FCI:0.000">    R24C12C.FCO to R24C12D.FCI   </A> <A href="#@net:CIC1/n793">CIC1/n793</A>
FCITOFCO_D  ---     0.162    R24C12D.FCI to    R24C12D.FCO <A href="#@comp:CIC1/SLICE_69">CIC1/SLICE_69</A>
ROUTE         1     0.000<A href="#@net:CIC1/n794:R24C12D.FCO:R24C13A.FCI:0.000">    R24C12D.FCO to R24C13A.FCI   </A> <A href="#@net:CIC1/n794">CIC1/n794</A>
FCITOFCO_D  ---     0.162    R24C13A.FCI to    R24C13A.FCO <A href="#@comp:CIC1/SLICE_68">CIC1/SLICE_68</A>
ROUTE         1     0.000<A href="#@net:CIC1/n795:R24C13A.FCO:R24C13B.FCI:0.000">    R24C13A.FCO to R24C13B.FCI   </A> <A href="#@net:CIC1/n795">CIC1/n795</A>
FCITOFCO_D  ---     0.162    R24C13B.FCI to    R24C13B.FCO <A href="#@comp:CIC1/SLICE_67">CIC1/SLICE_67</A>
ROUTE         1     0.000<A href="#@net:CIC1/n796:R24C13B.FCO:R24C13C.FCI:0.000">    R24C13B.FCO to R24C13C.FCI   </A> <A href="#@net:CIC1/n796">CIC1/n796</A>
FCITOFCO_D  ---     0.162    R24C13C.FCI to    R24C13C.FCO <A href="#@comp:CIC1/SLICE_66">CIC1/SLICE_66</A>
ROUTE         1     0.000<A href="#@net:CIC1/n797:R24C13C.FCO:R24C13D.FCI:0.000">    R24C13C.FCO to R24C13D.FCI   </A> <A href="#@net:CIC1/n797">CIC1/n797</A>
FCITOFCO_D  ---     0.162    R24C13D.FCI to    R24C13D.FCO <A href="#@comp:CIC1/SLICE_65">CIC1/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:CIC1/n798:R24C13D.FCO:R24C14A.FCI:0.000">    R24C13D.FCO to R24C14A.FCI   </A> <A href="#@net:CIC1/n798">CIC1/n798</A>
FCITOFCO_D  ---     0.162    R24C14A.FCI to    R24C14A.FCO <A href="#@comp:CIC1/SLICE_64">CIC1/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:CIC1/n799:R24C14A.FCO:R24C14B.FCI:0.000">    R24C14A.FCO to R24C14B.FCI   </A> <A href="#@net:CIC1/n799">CIC1/n799</A>
FCITOFCO_D  ---     0.162    R24C14B.FCI to    R24C14B.FCO <A href="#@comp:CIC1/SLICE_63">CIC1/SLICE_63</A>
ROUTE         1     0.000<A href="#@net:CIC1/n800:R24C14B.FCO:R24C14C.FCI:0.000">    R24C14B.FCO to R24C14C.FCI   </A> <A href="#@net:CIC1/n800">CIC1/n800</A>
FCITOFCO_D  ---     0.162    R24C14C.FCI to    R24C14C.FCO <A href="#@comp:CIC1/SLICE_62">CIC1/SLICE_62</A>
ROUTE         1     0.000<A href="#@net:CIC1/n801:R24C14C.FCO:R24C14D.FCI:0.000">    R24C14C.FCO to R24C14D.FCI   </A> <A href="#@net:CIC1/n801">CIC1/n801</A>
FCITOFCO_D  ---     0.162    R24C14D.FCI to    R24C14D.FCO <A href="#@comp:CIC1/SLICE_61">CIC1/SLICE_61</A>
ROUTE         1     0.000<A href="#@net:CIC1/n802:R24C14D.FCO:R24C15A.FCI:0.000">    R24C14D.FCO to R24C15A.FCI   </A> <A href="#@net:CIC1/n802">CIC1/n802</A>
FCITOFCO_D  ---     0.162    R24C15A.FCI to    R24C15A.FCO <A href="#@comp:CIC1/SLICE_60">CIC1/SLICE_60</A>
ROUTE         1     0.000<A href="#@net:CIC1/n803:R24C15A.FCO:R24C15B.FCI:0.000">    R24C15A.FCO to R24C15B.FCI   </A> <A href="#@net:CIC1/n803">CIC1/n803</A>
FCITOFCO_D  ---     0.162    R24C15B.FCI to    R24C15B.FCO <A href="#@comp:CIC1/SLICE_59">CIC1/SLICE_59</A>
ROUTE         1     0.000<A href="#@net:CIC1/n804:R24C15B.FCO:R24C15C.FCI:0.000">    R24C15B.FCO to R24C15C.FCI   </A> <A href="#@net:CIC1/n804">CIC1/n804</A>
FCITOFCO_D  ---     0.162    R24C15C.FCI to    R24C15C.FCO <A href="#@comp:CIC1/SLICE_58">CIC1/SLICE_58</A>
ROUTE         1     0.000<A href="#@net:CIC1/n805:R24C15C.FCO:R24C15D.FCI:0.000">    R24C15C.FCO to R24C15D.FCI   </A> <A href="#@net:CIC1/n805">CIC1/n805</A>
FCITOFCO_D  ---     0.162    R24C15D.FCI to    R24C15D.FCO <A href="#@comp:CIC1/SLICE_57">CIC1/SLICE_57</A>
ROUTE         1     0.000<A href="#@net:CIC1/n806:R24C15D.FCO:R24C16A.FCI:0.000">    R24C15D.FCO to R24C16A.FCI   </A> <A href="#@net:CIC1/n806">CIC1/n806</A>
FCITOFCO_D  ---     0.162    R24C16A.FCI to    R24C16A.FCO <A href="#@comp:CIC1/SLICE_56">CIC1/SLICE_56</A>
ROUTE         1     0.000<A href="#@net:CIC1/n807:R24C16A.FCO:R24C16B.FCI:0.000">    R24C16A.FCO to R24C16B.FCI   </A> <A href="#@net:CIC1/n807">CIC1/n807</A>
FCITOFCO_D  ---     0.162    R24C16B.FCI to    R24C16B.FCO <A href="#@comp:CIC1/SLICE_55">CIC1/SLICE_55</A>
ROUTE         1     0.000<A href="#@net:CIC1/n808:R24C16B.FCO:R24C16C.FCI:0.000">    R24C16B.FCO to R24C16C.FCI   </A> <A href="#@net:CIC1/n808">CIC1/n808</A>
FCITOFCO_D  ---     0.162    R24C16C.FCI to    R24C16C.FCO <A href="#@comp:CIC1/SLICE_54">CIC1/SLICE_54</A>
ROUTE         1     0.000<A href="#@net:CIC1/n809:R24C16C.FCO:R24C16D.FCI:0.000">    R24C16C.FCO to R24C16D.FCI   </A> <A href="#@net:CIC1/n809">CIC1/n809</A>
FCITOFCO_D  ---     0.162    R24C16D.FCI to    R24C16D.FCO <A href="#@comp:CIC1/SLICE_53">CIC1/SLICE_53</A>
ROUTE         1     0.000<A href="#@net:CIC1/n810:R24C16D.FCO:R24C17A.FCI:0.000">    R24C16D.FCO to R24C17A.FCI   </A> <A href="#@net:CIC1/n810">CIC1/n810</A>
FCITOFCO_D  ---     0.162    R24C17A.FCI to    R24C17A.FCO <A href="#@comp:CIC1/SLICE_52">CIC1/SLICE_52</A>
ROUTE         1     0.000<A href="#@net:CIC1/n811:R24C17A.FCO:R24C17B.FCI:0.000">    R24C17A.FCO to R24C17B.FCI   </A> <A href="#@net:CIC1/n811">CIC1/n811</A>
FCITOFCO_D  ---     0.162    R24C17B.FCI to    R24C17B.FCO <A href="#@comp:CIC1/SLICE_51">CIC1/SLICE_51</A>
ROUTE         1     0.000<A href="#@net:CIC1/n812:R24C17B.FCO:R24C17C.FCI:0.000">    R24C17B.FCO to R24C17C.FCI   </A> <A href="#@net:CIC1/n812">CIC1/n812</A>
FCITOFCO_D  ---     0.162    R24C17C.FCI to    R24C17C.FCO <A href="#@comp:CIC1/SLICE_50">CIC1/SLICE_50</A>
ROUTE         1     0.000<A href="#@net:CIC1/n813:R24C17C.FCO:R24C17D.FCI:0.000">    R24C17C.FCO to R24C17D.FCI   </A> <A href="#@net:CIC1/n813">CIC1/n813</A>
FCITOFCO_D  ---     0.162    R24C17D.FCI to    R24C17D.FCO <A href="#@comp:CIC1/SLICE_49">CIC1/SLICE_49</A>
ROUTE         1     0.000<A href="#@net:CIC1/n814:R24C17D.FCO:R24C18A.FCI:0.000">    R24C17D.FCO to R24C18A.FCI   </A> <A href="#@net:CIC1/n814">CIC1/n814</A>
FCITOF1_DE  ---     0.643    R24C18A.FCI to     R24C18A.F1 <A href="#@comp:CIC1/SLICE_48">CIC1/SLICE_48</A>
ROUTE         1     0.984<A href="#@net:CIC1/n1598:R24C18A.F1:R24C19C.M1:0.984">     R24C18A.F1 to R24C19C.M1    </A> <A href="#@net:CIC1/n1598">CIC1/n1598</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.177   (67.5% logic, 32.5% route), 29 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C25C.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to SLICE_420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C25C.CLK:1.861">     RPLL.CLKOP to R24C25C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.861,RPLL.CLKOP,R24C19C.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R24C19C.CLK:1.861">     RPLL.CLKOP to R24C19C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.127ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_708">Mixer1/MixerOutSin_i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1/SLICE_318">CIC1/d1_i66</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               9.314ns  (76.3% logic, 23.7% route), 35 logic levels.

 Constraint Details:

      9.314ns physical path delay Mixer1/SLICE_708 to CIC1/SLICE_318 exceeds
      7.353ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 7.187ns) by 2.127ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R11C9A.CLK,R11C9A.Q1,Mixer1/SLICE_708:ROUTE, 2.204,R11C9A.Q1,R11C10A.B1,MixerOutSin_c_1:C1TOFCO_DEL, 0.889,R11C10A.B1,R11C10A.FCO,CIC1/SLICE_347:ROUTE, 0.000,R11C10A.FCO,R11C10B.FCI,CIC1/n507:FCITOFCO_DEL, 0.162,R11C10B.FCI,R11C10B.FCO,CIC1/SLICE_344:ROUTE, 0.000,R11C10B.FCO,R11C10C.FCI,CIC1/n508:FCITOFCO_DEL, 0.162,R11C10C.FCI,R11C10C.FCO,CIC1/SLICE_346:ROUTE, 0.000,R11C10C.FCO,R11C10D.FCI,CIC1/n509:FCITOFCO_DEL, 0.162,R11C10D.FCI,R11C10D.FCO,CIC1/SLICE_345:ROUTE, 0.000,R11C10D.FCO,R11C11A.FCI,CIC1/n510:FCITOFCO_DEL, 0.162,R11C11A.FCI,R11C11A.FCO,CIC1/SLICE_351:ROUTE, 0.000,R11C11A.FCO,R11C11B.FCI,CIC1/n511:FCITOFCO_DEL, 0.162,R11C11B.FCI,R11C11B.FCO,CIC1/SLICE_350:ROUTE, 0.000,R11C11B.FCO,R11C11C.FCI,CIC1/n512:FCITOFCO_DEL, 0.162,R11C11C.FCI,R11C11C.FCO,CIC1/SLICE_349:ROUTE, 0.000,R11C11C.FCO,R11C11D.FCI,CIC1/n513:FCITOFCO_DEL, 0.162,R11C11D.FCI,R11C11D.FCO,CIC1/SLICE_348:ROUTE, 0.000,R11C11D.FCO,R11C12A.FCI,CIC1/n514:FCITOFCO_DEL, 0.162,R11C12A.FCI,R11C12A.FCO,CIC1/SLICE_343:ROUTE, 0.000,R11C12A.FCO,R11C12B.FCI,CIC1/n515:FCITOFCO_DEL, 0.162,R11C12B.FCI,R11C12B.FCO,CIC1/SLICE_342:ROUTE, 0.000,R11C12B.FCO,R11C12C.FCI,CIC1/n516:FCITOFCO_DEL, 0.162,R11C12C.FCI,R11C12C.FCO,CIC1/SLICE_341:ROUTE, 0.000,R11C12C.FCO,R11C12D.FCI,CIC1/n517:FCITOFCO_DEL, 0.162,R11C12D.FCI,R11C12D.FCO,CIC1/SLICE_340:ROUTE, 0.000,R11C12D.FCO,R11C13A.FCI,CIC1/n518:FCITOFCO_DEL, 0.162,R11C13A.FCI,R11C13A.FCO,CIC1/SLICE_339:ROUTE, 0.000,R11C13A.FCO,R11C13B.FCI,CIC1/n519:FCITOFCO_DEL, 0.162,R11C13B.FCI,R11C13B.FCO,CIC1/SLICE_338:ROUTE, 0.000,R11C13B.FCO,R11C13C.FCI,CIC1/n520:FCITOFCO_DEL, 0.162,R11C13C.FCI,R11C13C.FCO,CIC1/SLICE_337:ROUTE, 0.000,R11C13C.FCO,R11C13D.FCI,CIC1/n521:FCITOFCO_DEL, 0.162,R11C13D.FCI,R11C13D.FCO,CIC1/SLICE_336:ROUTE, 0.000,R11C13D.FCO,R11C14A.FCI,CIC1/n522:FCITOFCO_DEL, 0.162,R11C14A.FCI,R11C14A.FCO,CIC1/SLICE_335:ROUTE, 0.000,R11C14A.FCO,R11C14B.FCI,CIC1/n523:FCITOFCO_DEL, 0.162,R11C14B.FCI,R11C14B.FCO,CIC1/SLICE_334:ROUTE, 0.000,R11C14B.FCO,R11C14C.FCI,CIC1/n524:FCITOFCO_DEL, 0.162,R11C14C.FCI,R11C14C.FCO,CIC1/SLICE_333:ROUTE, 0.000,R11C14C.FCO,R11C14D.FCI,CIC1/n525:FCITOFCO_DEL, 0.162,R11C14D.FCI,R11C14D.FCO,CIC1/SLICE_332:ROUTE, 0.000,R11C14D.FCO,R11C15A.FCI,CIC1/n526:FCITOFCO_DEL, 0.162,R11C15A.FCI,R11C15A.FCO,CIC1/SLICE_331:ROUTE, 0.000,R11C15A.FCO,R11C15B.FCI,CIC1/n527:FCITOFCO_DEL, 0.162,R11C15B.FCI,R11C15B.FCO,CIC1/SLICE_330:ROUTE, 0.000,R11C15B.FCO,R11C15C.FCI,CIC1/n528:FCITOFCO_DEL, 0.162,R11C15C.FCI,R11C15C.FCO,CIC1/SLICE_329:ROUTE, 0.000,R11C15C.FCO,R11C15D.FCI,CIC1/n529:FCITOFCO_DEL, 0.162,R11C15D.FCI,R11C15D.FCO,CIC1/SLICE_328:ROUTE, 0.000,R11C15D.FCO,R11C16A.FCI,CIC1/n530:FCITOFCO_DEL, 0.162,R11C16A.FCI,R11C16A.FCO,CIC1/SLICE_327:ROUTE, 0.000,R11C16A.FCO,R11C16B.FCI,CIC1/n531:FCITOFCO_DEL, 0.162,R11C16B.FCI,R11C16B.FCO,CIC1/SLICE_326:ROUTE, 0.000,R11C16B.FCO,R11C16C.FCI,CIC1/n532:FCITOFCO_DEL, 0.162,R11C16C.FCI,R11C16C.FCO,CIC1/SLICE_325:ROUTE, 0.000,R11C16C.FCO,R11C16D.FCI,CIC1/n533:FCITOFCO_DEL, 0.162,R11C16D.FCI,R11C16D.FCO,CIC1/SLICE_324:ROUTE, 0.000,R11C16D.FCO,R11C17A.FCI,CIC1/n534:FCITOFCO_DEL, 0.162,R11C17A.FCI,R11C17A.FCO,CIC1/SLICE_323:ROUTE, 0.000,R11C17A.FCO,R11C17B.FCI,CIC1/n535:FCITOFCO_DEL, 0.162,R11C17B.FCI,R11C17B.FCO,CIC1/SLICE_322:ROUTE, 0.000,R11C17B.FCO,R11C17C.FCI,CIC1/n536:FCITOFCO_DEL, 0.162,R11C17C.FCI,R11C17C.FCO,CIC1/SLICE_321:ROUTE, 0.000,R11C17C.FCO,R11C17D.FCI,CIC1/n537:FCITOFCO_DEL, 0.162,R11C17D.FCI,R11C17D.FCO,CIC1/SLICE_320:ROUTE, 0.000,R11C17D.FCO,R11C18A.FCI,CIC1/n538:FCITOFCO_DEL, 0.162,R11C18A.FCI,R11C18A.FCO,CIC1/SLICE_319:ROUTE, 0.000,R11C18A.FCO,R11C18B.FCI,CIC1/n539:FCITOF0_DEL, 0.585,R11C18B.FCI,R11C18B.F0,CIC1/SLICE_318:ROUTE, 0.000,R11C18B.F0,R11C18B.DI0,CIC1/d1_67_N_1213_66">Data path</A> Mixer1/SLICE_708 to CIC1/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C9A.CLK to      R11C9A.Q1 <A href="#@comp:Mixer1/SLICE_708">Mixer1/SLICE_708</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.204<A href="#@net:MixerOutSin_c_1:R11C9A.Q1:R11C10A.B1:2.204">      R11C9A.Q1 to R11C10A.B1    </A> <A href="#@net:MixerOutSin_c_1">MixerOutSin_c_1</A>
C1TOFCO_DE  ---     0.889     R11C10A.B1 to    R11C10A.FCO <A href="#@comp:CIC1/SLICE_347">CIC1/SLICE_347</A>
ROUTE         1     0.000<A href="#@net:CIC1/n507:R11C10A.FCO:R11C10B.FCI:0.000">    R11C10A.FCO to R11C10B.FCI   </A> <A href="#@net:CIC1/n507">CIC1/n507</A>
FCITOFCO_D  ---     0.162    R11C10B.FCI to    R11C10B.FCO <A href="#@comp:CIC1/SLICE_344">CIC1/SLICE_344</A>
ROUTE         1     0.000<A href="#@net:CIC1/n508:R11C10B.FCO:R11C10C.FCI:0.000">    R11C10B.FCO to R11C10C.FCI   </A> <A href="#@net:CIC1/n508">CIC1/n508</A>
FCITOFCO_D  ---     0.162    R11C10C.FCI to    R11C10C.FCO <A href="#@comp:CIC1/SLICE_346">CIC1/SLICE_346</A>
ROUTE         1     0.000<A href="#@net:CIC1/n509:R11C10C.FCO:R11C10D.FCI:0.000">    R11C10C.FCO to R11C10D.FCI   </A> <A href="#@net:CIC1/n509">CIC1/n509</A>
FCITOFCO_D  ---     0.162    R11C10D.FCI to    R11C10D.FCO <A href="#@comp:CIC1/SLICE_345">CIC1/SLICE_345</A>
ROUTE         1     0.000<A href="#@net:CIC1/n510:R11C10D.FCO:R11C11A.FCI:0.000">    R11C10D.FCO to R11C11A.FCI   </A> <A href="#@net:CIC1/n510">CIC1/n510</A>
FCITOFCO_D  ---     0.162    R11C11A.FCI to    R11C11A.FCO <A href="#@comp:CIC1/SLICE_351">CIC1/SLICE_351</A>
ROUTE         1     0.000<A href="#@net:CIC1/n511:R11C11A.FCO:R11C11B.FCI:0.000">    R11C11A.FCO to R11C11B.FCI   </A> <A href="#@net:CIC1/n511">CIC1/n511</A>
FCITOFCO_D  ---     0.162    R11C11B.FCI to    R11C11B.FCO <A href="#@comp:CIC1/SLICE_350">CIC1/SLICE_350</A>
ROUTE         1     0.000<A href="#@net:CIC1/n512:R11C11B.FCO:R11C11C.FCI:0.000">    R11C11B.FCO to R11C11C.FCI   </A> <A href="#@net:CIC1/n512">CIC1/n512</A>
FCITOFCO_D  ---     0.162    R11C11C.FCI to    R11C11C.FCO <A href="#@comp:CIC1/SLICE_349">CIC1/SLICE_349</A>
ROUTE         1     0.000<A href="#@net:CIC1/n513:R11C11C.FCO:R11C11D.FCI:0.000">    R11C11C.FCO to R11C11D.FCI   </A> <A href="#@net:CIC1/n513">CIC1/n513</A>
FCITOFCO_D  ---     0.162    R11C11D.FCI to    R11C11D.FCO <A href="#@comp:CIC1/SLICE_348">CIC1/SLICE_348</A>
ROUTE         1     0.000<A href="#@net:CIC1/n514:R11C11D.FCO:R11C12A.FCI:0.000">    R11C11D.FCO to R11C12A.FCI   </A> <A href="#@net:CIC1/n514">CIC1/n514</A>
FCITOFCO_D  ---     0.162    R11C12A.FCI to    R11C12A.FCO <A href="#@comp:CIC1/SLICE_343">CIC1/SLICE_343</A>
ROUTE         1     0.000<A href="#@net:CIC1/n515:R11C12A.FCO:R11C12B.FCI:0.000">    R11C12A.FCO to R11C12B.FCI   </A> <A href="#@net:CIC1/n515">CIC1/n515</A>
FCITOFCO_D  ---     0.162    R11C12B.FCI to    R11C12B.FCO <A href="#@comp:CIC1/SLICE_342">CIC1/SLICE_342</A>
ROUTE         1     0.000<A href="#@net:CIC1/n516:R11C12B.FCO:R11C12C.FCI:0.000">    R11C12B.FCO to R11C12C.FCI   </A> <A href="#@net:CIC1/n516">CIC1/n516</A>
FCITOFCO_D  ---     0.162    R11C12C.FCI to    R11C12C.FCO <A href="#@comp:CIC1/SLICE_341">CIC1/SLICE_341</A>
ROUTE         1     0.000<A href="#@net:CIC1/n517:R11C12C.FCO:R11C12D.FCI:0.000">    R11C12C.FCO to R11C12D.FCI   </A> <A href="#@net:CIC1/n517">CIC1/n517</A>
FCITOFCO_D  ---     0.162    R11C12D.FCI to    R11C12D.FCO <A href="#@comp:CIC1/SLICE_340">CIC1/SLICE_340</A>
ROUTE         1     0.000<A href="#@net:CIC1/n518:R11C12D.FCO:R11C13A.FCI:0.000">    R11C12D.FCO to R11C13A.FCI   </A> <A href="#@net:CIC1/n518">CIC1/n518</A>
FCITOFCO_D  ---     0.162    R11C13A.FCI to    R11C13A.FCO <A href="#@comp:CIC1/SLICE_339">CIC1/SLICE_339</A>
ROUTE         1     0.000<A href="#@net:CIC1/n519:R11C13A.FCO:R11C13B.FCI:0.000">    R11C13A.FCO to R11C13B.FCI   </A> <A href="#@net:CIC1/n519">CIC1/n519</A>
FCITOFCO_D  ---     0.162    R11C13B.FCI to    R11C13B.FCO <A href="#@comp:CIC1/SLICE_338">CIC1/SLICE_338</A>
ROUTE         1     0.000<A href="#@net:CIC1/n520:R11C13B.FCO:R11C13C.FCI:0.000">    R11C13B.FCO to R11C13C.FCI   </A> <A href="#@net:CIC1/n520">CIC1/n520</A>
FCITOFCO_D  ---     0.162    R11C13C.FCI to    R11C13C.FCO <A href="#@comp:CIC1/SLICE_337">CIC1/SLICE_337</A>
ROUTE         1     0.000<A href="#@net:CIC1/n521:R11C13C.FCO:R11C13D.FCI:0.000">    R11C13C.FCO to R11C13D.FCI   </A> <A href="#@net:CIC1/n521">CIC1/n521</A>
FCITOFCO_D  ---     0.162    R11C13D.FCI to    R11C13D.FCO <A href="#@comp:CIC1/SLICE_336">CIC1/SLICE_336</A>
ROUTE         1     0.000<A href="#@net:CIC1/n522:R11C13D.FCO:R11C14A.FCI:0.000">    R11C13D.FCO to R11C14A.FCI   </A> <A href="#@net:CIC1/n522">CIC1/n522</A>
FCITOFCO_D  ---     0.162    R11C14A.FCI to    R11C14A.FCO <A href="#@comp:CIC1/SLICE_335">CIC1/SLICE_335</A>
ROUTE         1     0.000<A href="#@net:CIC1/n523:R11C14A.FCO:R11C14B.FCI:0.000">    R11C14A.FCO to R11C14B.FCI   </A> <A href="#@net:CIC1/n523">CIC1/n523</A>
FCITOFCO_D  ---     0.162    R11C14B.FCI to    R11C14B.FCO <A href="#@comp:CIC1/SLICE_334">CIC1/SLICE_334</A>
ROUTE         1     0.000<A href="#@net:CIC1/n524:R11C14B.FCO:R11C14C.FCI:0.000">    R11C14B.FCO to R11C14C.FCI   </A> <A href="#@net:CIC1/n524">CIC1/n524</A>
FCITOFCO_D  ---     0.162    R11C14C.FCI to    R11C14C.FCO <A href="#@comp:CIC1/SLICE_333">CIC1/SLICE_333</A>
ROUTE         1     0.000<A href="#@net:CIC1/n525:R11C14C.FCO:R11C14D.FCI:0.000">    R11C14C.FCO to R11C14D.FCI   </A> <A href="#@net:CIC1/n525">CIC1/n525</A>
FCITOFCO_D  ---     0.162    R11C14D.FCI to    R11C14D.FCO <A href="#@comp:CIC1/SLICE_332">CIC1/SLICE_332</A>
ROUTE         1     0.000<A href="#@net:CIC1/n526:R11C14D.FCO:R11C15A.FCI:0.000">    R11C14D.FCO to R11C15A.FCI   </A> <A href="#@net:CIC1/n526">CIC1/n526</A>
FCITOFCO_D  ---     0.162    R11C15A.FCI to    R11C15A.FCO <A href="#@comp:CIC1/SLICE_331">CIC1/SLICE_331</A>
ROUTE         1     0.000<A href="#@net:CIC1/n527:R11C15A.FCO:R11C15B.FCI:0.000">    R11C15A.FCO to R11C15B.FCI   </A> <A href="#@net:CIC1/n527">CIC1/n527</A>
FCITOFCO_D  ---     0.162    R11C15B.FCI to    R11C15B.FCO <A href="#@comp:CIC1/SLICE_330">CIC1/SLICE_330</A>
ROUTE         1     0.000<A href="#@net:CIC1/n528:R11C15B.FCO:R11C15C.FCI:0.000">    R11C15B.FCO to R11C15C.FCI   </A> <A href="#@net:CIC1/n528">CIC1/n528</A>
FCITOFCO_D  ---     0.162    R11C15C.FCI to    R11C15C.FCO <A href="#@comp:CIC1/SLICE_329">CIC1/SLICE_329</A>
ROUTE         1     0.000<A href="#@net:CIC1/n529:R11C15C.FCO:R11C15D.FCI:0.000">    R11C15C.FCO to R11C15D.FCI   </A> <A href="#@net:CIC1/n529">CIC1/n529</A>
FCITOFCO_D  ---     0.162    R11C15D.FCI to    R11C15D.FCO <A href="#@comp:CIC1/SLICE_328">CIC1/SLICE_328</A>
ROUTE         1     0.000<A href="#@net:CIC1/n530:R11C15D.FCO:R11C16A.FCI:0.000">    R11C15D.FCO to R11C16A.FCI   </A> <A href="#@net:CIC1/n530">CIC1/n530</A>
FCITOFCO_D  ---     0.162    R11C16A.FCI to    R11C16A.FCO <A href="#@comp:CIC1/SLICE_327">CIC1/SLICE_327</A>
ROUTE         1     0.000<A href="#@net:CIC1/n531:R11C16A.FCO:R11C16B.FCI:0.000">    R11C16A.FCO to R11C16B.FCI   </A> <A href="#@net:CIC1/n531">CIC1/n531</A>
FCITOFCO_D  ---     0.162    R11C16B.FCI to    R11C16B.FCO <A href="#@comp:CIC1/SLICE_326">CIC1/SLICE_326</A>
ROUTE         1     0.000<A href="#@net:CIC1/n532:R11C16B.FCO:R11C16C.FCI:0.000">    R11C16B.FCO to R11C16C.FCI   </A> <A href="#@net:CIC1/n532">CIC1/n532</A>
FCITOFCO_D  ---     0.162    R11C16C.FCI to    R11C16C.FCO <A href="#@comp:CIC1/SLICE_325">CIC1/SLICE_325</A>
ROUTE         1     0.000<A href="#@net:CIC1/n533:R11C16C.FCO:R11C16D.FCI:0.000">    R11C16C.FCO to R11C16D.FCI   </A> <A href="#@net:CIC1/n533">CIC1/n533</A>
FCITOFCO_D  ---     0.162    R11C16D.FCI to    R11C16D.FCO <A href="#@comp:CIC1/SLICE_324">CIC1/SLICE_324</A>
ROUTE         1     0.000<A href="#@net:CIC1/n534:R11C16D.FCO:R11C17A.FCI:0.000">    R11C16D.FCO to R11C17A.FCI   </A> <A href="#@net:CIC1/n534">CIC1/n534</A>
FCITOFCO_D  ---     0.162    R11C17A.FCI to    R11C17A.FCO <A href="#@comp:CIC1/SLICE_323">CIC1/SLICE_323</A>
ROUTE         1     0.000<A href="#@net:CIC1/n535:R11C17A.FCO:R11C17B.FCI:0.000">    R11C17A.FCO to R11C17B.FCI   </A> <A href="#@net:CIC1/n535">CIC1/n535</A>
FCITOFCO_D  ---     0.162    R11C17B.FCI to    R11C17B.FCO <A href="#@comp:CIC1/SLICE_322">CIC1/SLICE_322</A>
ROUTE         1     0.000<A href="#@net:CIC1/n536:R11C17B.FCO:R11C17C.FCI:0.000">    R11C17B.FCO to R11C17C.FCI   </A> <A href="#@net:CIC1/n536">CIC1/n536</A>
FCITOFCO_D  ---     0.162    R11C17C.FCI to    R11C17C.FCO <A href="#@comp:CIC1/SLICE_321">CIC1/SLICE_321</A>
ROUTE         1     0.000<A href="#@net:CIC1/n537:R11C17C.FCO:R11C17D.FCI:0.000">    R11C17C.FCO to R11C17D.FCI   </A> <A href="#@net:CIC1/n537">CIC1/n537</A>
FCITOFCO_D  ---     0.162    R11C17D.FCI to    R11C17D.FCO <A href="#@comp:CIC1/SLICE_320">CIC1/SLICE_320</A>
ROUTE         1     0.000<A href="#@net:CIC1/n538:R11C17D.FCO:R11C18A.FCI:0.000">    R11C17D.FCO to R11C18A.FCI   </A> <A href="#@net:CIC1/n538">CIC1/n538</A>
FCITOFCO_D  ---     0.162    R11C18A.FCI to    R11C18A.FCO <A href="#@comp:CIC1/SLICE_319">CIC1/SLICE_319</A>
ROUTE         1     0.000<A href="#@net:CIC1/n539:R11C18A.FCO:R11C18B.FCI:0.000">    R11C18A.FCO to R11C18B.FCI   </A> <A href="#@net:CIC1/n539">CIC1/n539</A>
FCITOF0_DE  ---     0.585    R11C18B.FCI to     R11C18B.F0 <A href="#@comp:CIC1/SLICE_318">CIC1/SLICE_318</A>
ROUTE         1     0.000<A href="#@net:CIC1/d1_67_N_1213_66:R11C18B.F0:R11C18B.DI0:0.000">     R11C18B.F0 to R11C18B.DI0   </A> <A href="#@net:CIC1/d1_67_N_1213_66">CIC1/d1_67_N_1213_66</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    9.314   (76.3% logic, 23.7% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R11C9A.CLK,osc_clk">Source Clock Path</A> PLL1/PLLInst_0 to Mixer1/SLICE_708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R11C9A.CLK:1.898">     RPLL.CLKOP to R11C9A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:ROUTE, 1.898,RPLL.CLKOP,R11C18B.CLK,osc_clk">Destination Clock Path</A> PLL1/PLLInst_0 to CIC1/SLICE_318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R11C18B.CLK:1.898">     RPLL.CLKOP to R11C18B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.123ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:HP_IIR1/SLICE_403">HP_IIR1/iir_out_ret0_i1</A>  (from <A href="#@net:CIC_out_clk_c">CIC_out_clk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:PWM1/SLICE_713">PWM1/DataInNoSign_i0_i7</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               5.044ns  (58.2% logic, 41.8% route), 6 logic levels.

 Constraint Details:

      5.044ns physical path delay HP_IIR1/SLICE_403 to PWM1/SLICE_713 exceeds
      7.353ns delay constraint less
      4.266ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 2.921ns) by 2.123ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:REG_DEL, 0.452,R22C24A.CLK,R22C24A.Q1,HP_IIR1/SLICE_403:ROUTE, 1.455,R22C24A.Q1,R21C24A.A0,HP_IIR1/n338:C0TOFCO_DEL, 1.023,R21C24A.A0,R21C24A.FCO,SLICE_398:ROUTE, 0.000,R21C24A.FCO,R21C24B.FCI,HP_IIR1/n856:FCITOFCO_DEL, 0.162,R21C24B.FCI,R21C24B.FCO,SLICE_397:ROUTE, 0.000,R21C24B.FCO,R21C24C.FCI,HP_IIR1/n857:FCITOFCO_DEL, 0.162,R21C24C.FCI,R21C24C.FCO,SLICE_396:ROUTE, 0.000,R21C24C.FCO,R21C24D.FCI,HP_IIR1/n858:FCITOF1_DEL, 0.643,R21C24D.FCI,R21C24D.F1,SLICE_395:ROUTE, 0.652,R21C24D.F1,R21C22D.D0,IIR_out_7:CTOF_DEL, 0.495,R21C22D.D0,R21C22D.F0,PWM1/SLICE_713:ROUTE, 0.000,R21C22D.F0,R21C22D.DI0,PWM1/n193">Data path</A> HP_IIR1/SLICE_403 to PWM1/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C24A.CLK to     R22C24A.Q1 <A href="#@comp:HP_IIR1/SLICE_403">HP_IIR1/SLICE_403</A> (from <A href="#@net:CIC_out_clk_c">CIC_out_clk_c</A>)
ROUTE         2     1.455<A href="#@net:HP_IIR1/n338:R22C24A.Q1:R21C24A.A0:1.455">     R22C24A.Q1 to R21C24A.A0    </A> <A href="#@net:HP_IIR1/n338">HP_IIR1/n338</A>
C0TOFCO_DE  ---     1.023     R21C24A.A0 to    R21C24A.FCO <A href="#@comp:SLICE_398">SLICE_398</A>
ROUTE         1     0.000<A href="#@net:HP_IIR1/n856:R21C24A.FCO:R21C24B.FCI:0.000">    R21C24A.FCO to R21C24B.FCI   </A> <A href="#@net:HP_IIR1/n856">HP_IIR1/n856</A>
FCITOFCO_D  ---     0.162    R21C24B.FCI to    R21C24B.FCO <A href="#@comp:SLICE_397">SLICE_397</A>
ROUTE         1     0.000<A href="#@net:HP_IIR1/n857:R21C24B.FCO:R21C24C.FCI:0.000">    R21C24B.FCO to R21C24C.FCI   </A> <A href="#@net:HP_IIR1/n857">HP_IIR1/n857</A>
FCITOFCO_D  ---     0.162    R21C24C.FCI to    R21C24C.FCO <A href="#@comp:SLICE_396">SLICE_396</A>
ROUTE         1     0.000<A href="#@net:HP_IIR1/n858:R21C24C.FCO:R21C24D.FCI:0.000">    R21C24C.FCO to R21C24D.FCI   </A> <A href="#@net:HP_IIR1/n858">HP_IIR1/n858</A>
FCITOF1_DE  ---     0.643    R21C24D.FCI to     R21C24D.F1 <A href="#@comp:SLICE_395">SLICE_395</A>
ROUTE         2     0.652<A href="#@net:IIR_out_7:R21C24D.F1:R21C22D.D0:0.652">     R21C24D.F1 to R21C22D.D0    </A> <A href="#@net:IIR_out_7">IIR_out_7</A>
CTOF_DEL    ---     0.495     R21C22D.D0 to     R21C22D.F0 <A href="#@comp:PWM1/SLICE_713">PWM1/SLICE_713</A>
ROUTE         1     0.000<A href="#@net:PWM1/n193:R21C22D.F0:R21C22D.DI0:0.000">     R21C22D.F0 to R21C22D.DI0   </A> <A href="#@net:PWM1/n193">PWM1/n193</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    5.044   (58.2% logic, 41.8% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:PADI_DEL, 1.372,57.PAD,57.PADDI,XIn:ROUTE, 4.048,57.PADDI,RPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,RPLL.CLKI,RPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.898,RPLL.CLKOP,R2C19A.CLK,osc_clk:REG_DEL, 0.452,R2C19A.CLK,R2C19A.Q0,SLICE_361:ROUTE, 3.777,R2C19A.Q0,R22C24A.CLK,CIC_out_clk_c">Source Clock Path</A> XIn to HP_IIR1/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         57.PAD to       57.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     4.048<A href="#@net:XIn_c:57.PADDI:RPLL.CLKI:4.048">       57.PADDI to RPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R2C19A.CLK:1.898">     RPLL.CLKOP to R2C19A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R2C19A.CLK to      R2C19A.Q0 <A href="#@comp:SLICE_361">SLICE_361</A>
ROUTE        29     3.777<A href="#@net:CIC_out_clk_c:R2C19A.Q0:R22C24A.CLK:3.777">      R2C19A.Q0 to R22C24A.CLK   </A> <A href="#@net:CIC_out_clk_c">CIC_out_clk_c</A>
                  --------
                   11.547   (15.8% logic, 84.2% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       593     2.071<A href="#@net:osc_clk:RPLL.CLKOP:RPLL.CLKFB:2.071">     RPLL.CLKOP to RPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 136.000000 MHz ;:PADI_DEL, 1.372,57.PAD,57.PADDI,XIn:ROUTE, 4.048,57.PADDI,RPLL.CLKI,XIn_c:CLKI2OP_DEL, 0.000,RPLL.CLKI,RPLL.CLKOP,PLL1/PLLInst_0:ROUTE, 1.861,RPLL.CLKOP,R21C22D.CLK,osc_clk">Destination Clock Path</A> XIn to PWM1/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         57.PAD to       57.PADDI <A href="#@comp:XIn">XIn</A>
ROUTE         1     4.048<A href="#@net:XIn_c:57.PADDI:RPLL.CLKI:4.048">       57.PADDI to RPLL.CLKI     </A> <A href="#@net:XIn_c">XIn_c</A>
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R21C22D.CLK:1.861">     RPLL.CLKOP to R21C22D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    7.281   (18.8% logic, 81.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP <A href="#@comp:PLL1/PLLInst_0">PLL1/PLLInst_0</A>
ROUTE       593     2.071<A href="#@net:osc_clk:RPLL.CLKOP:RPLL.CLKFB:2.071">     RPLL.CLKOP to RPLL.CLKFB    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    2.071   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  96.787MHz is the maximum frequency for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET "osc_clk" ; Setup Analysis.
            10 items scored, 9 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000>

Error:  The following path exceeds requirements by 1.560ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_389">nco/phase_accum_i63</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[7]">MYLED[7]</A>

   Data Path Delay:     9.662ns  (45.5% logic, 54.5% route), 3 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to SLICE_389 and
      9.662ns delay SLICE_389 to MYLED[7] (totaling 11.560ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to MYLED[7] by 1.560ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R14C27A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R14C27A.CLK:1.898">     RPLL.CLKOP to R14C27A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R14C27A.CLK,R14C27A.Q0,SLICE_389:ROUTE, 1.504,R14C27A.Q0,R16C23A.D1,phase_accum_63:CTOF_DEL, 0.495,R16C23A.D1,R16C23A.F1,SLICE_732:ROUTE, 3.763,R16C23A.F1,107.PADDO,sin_out_c:DOPAD_DEL, 3.448,107.PADDO,107.PAD,MYLED[7]">Data path</A> SLICE_389 to MYLED[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q0 <A href="#@comp:SLICE_389">SLICE_389</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        48     1.504<A href="#@net:phase_accum_63:R14C27A.Q0:R16C23A.D1:1.504">     R14C27A.Q0 to R16C23A.D1    </A> <A href="#@net:phase_accum_63">phase_accum_63</A>
CTOF_DEL    ---     0.495     R16C23A.D1 to     R16C23A.F1 <A href="#@comp:SLICE_732">SLICE_732</A>
ROUTE         2     3.763<A href="#@net:sin_out_c:R16C23A.F1:107.PADDO:3.763">     R16C23A.F1 to 107.PADDO     </A> <A href="#@net:sin_out_c">sin_out_c</A>
DOPAD_DEL   ---     3.448      107.PADDO to        107.PAD <A href="#@comp:MYLED[7]">MYLED[7]</A>
                  --------
                    9.662   (45.5% logic, 54.5% route), 3 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 1.106ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_389">nco/phase_accum_i63</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[6]">MYLED[6]</A>

   Data Path Delay:     9.208ns  (47.7% logic, 52.3% route), 3 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to SLICE_389 and
      9.208ns delay SLICE_389 to MYLED[6] (totaling 11.106ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to MYLED[6] by 1.106ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R14C27A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R14C27A.CLK:1.898">     RPLL.CLKOP to R14C27A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R14C27A.CLK,R14C27A.Q0,SLICE_389:ROUTE, 1.367,R14C27A.Q0,R15C26C.A1,phase_accum_63:CTOF_DEL, 0.495,R15C26C.A1,R15C26C.F1,SLICE_737:ROUTE, 3.446,R15C26C.F1,106.PADDO,cos_out_N_66:DOPAD_DEL, 3.448,106.PADDO,106.PAD,MYLED[6]">Data path</A> SLICE_389 to MYLED[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q0 <A href="#@comp:SLICE_389">SLICE_389</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        48     1.367<A href="#@net:phase_accum_63:R14C27A.Q0:R15C26C.A1:1.367">     R14C27A.Q0 to R15C26C.A1    </A> <A href="#@net:phase_accum_63">phase_accum_63</A>
CTOF_DEL    ---     0.495     R15C26C.A1 to     R15C26C.F1 <A href="#@comp:SLICE_737">SLICE_737</A>
ROUTE         1     3.446<A href="#@net:cos_out_N_66:R15C26C.F1:106.PADDO:3.446">     R15C26C.F1 to 106.PADDO     </A> <A href="#@net:cos_out_N_66">cos_out_N_66</A>
DOPAD_DEL   ---     3.448      106.PADDO to        106.PAD <A href="#@comp:MYLED[6]">MYLED[6]</A>
                  --------
                    9.208   (47.7% logic, 52.3% route), 3 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.476ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_389">nco/phase_accum_i63</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:sin_out">sin_out</A>

   Data Path Delay:     8.578ns  (51.2% logic, 48.8% route), 3 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to SLICE_389 and
      8.578ns delay SLICE_389 to sin_out (totaling 10.476ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to sin_out by 0.476ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R14C27A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R14C27A.CLK:1.898">     RPLL.CLKOP to R14C27A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R14C27A.CLK,R14C27A.Q0,SLICE_389:ROUTE, 1.504,R14C27A.Q0,R16C23A.D1,phase_accum_63:CTOF_DEL, 0.495,R16C23A.D1,R16C23A.F1,SLICE_732:ROUTE, 2.679,R16C23A.F1,54.PADDO,sin_out_c:DOPAD_DEL, 3.448,54.PADDO,54.PAD,sin_out">Data path</A> SLICE_389 to sin_out:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C27A.CLK to     R14C27A.Q0 <A href="#@comp:SLICE_389">SLICE_389</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        48     1.504<A href="#@net:phase_accum_63:R14C27A.Q0:R16C23A.D1:1.504">     R14C27A.Q0 to R16C23A.D1    </A> <A href="#@net:phase_accum_63">phase_accum_63</A>
CTOF_DEL    ---     0.495     R16C23A.D1 to     R16C23A.F1 <A href="#@comp:SLICE_732">SLICE_732</A>
ROUTE         2     2.679<A href="#@net:sin_out_c:R16C23A.F1:54.PADDO:2.679">     R16C23A.F1 to 54.PADDO      </A> <A href="#@net:sin_out_c">sin_out_c</A>
DOPAD_DEL   ---     3.448       54.PADDO to         54.PAD <A href="#@comp:sin_out">sin_out</A>
                  --------
                    8.578   (51.2% logic, 48.8% route), 3 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.440ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:nco/SLICE_390">nco/phase_accum_i62</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[6]">MYLED[6]</A>

   Data Path Delay:     8.542ns  (51.5% logic, 48.5% route), 3 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to nco/SLICE_390 and
      8.542ns delay nco/SLICE_390 to MYLED[6] (totaling 10.440ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to MYLED[6] by 0.440ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R14C26D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to nco/SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R14C26D.CLK:1.898">     RPLL.CLKOP to R14C26D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R14C26D.CLK,R14C26D.Q1,nco/SLICE_390:ROUTE, 0.701,R14C26D.Q1,R15C26C.D1,phase_accum_62:CTOF_DEL, 0.495,R15C26C.D1,R15C26C.F1,SLICE_737:ROUTE, 3.446,R15C26C.F1,106.PADDO,cos_out_N_66:DOPAD_DEL, 3.448,106.PADDO,106.PAD,MYLED[6]">Data path</A> nco/SLICE_390 to MYLED[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C26D.CLK to     R14C26D.Q1 <A href="#@comp:nco/SLICE_390">nco/SLICE_390</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        89     0.701<A href="#@net:phase_accum_62:R14C26D.Q1:R15C26C.D1:0.701">     R14C26D.Q1 to R15C26C.D1    </A> <A href="#@net:phase_accum_62">phase_accum_62</A>
CTOF_DEL    ---     0.495     R15C26C.D1 to     R15C26C.F1 <A href="#@comp:SLICE_737">SLICE_737</A>
ROUTE         1     3.446<A href="#@net:cos_out_N_66:R15C26C.F1:106.PADDO:3.446">     R15C26C.F1 to 106.PADDO     </A> <A href="#@net:cos_out_N_66">cos_out_N_66</A>
DOPAD_DEL   ---     3.448      106.PADDO to        106.PAD <A href="#@comp:MYLED[6]">MYLED[6]</A>
                  --------
                    8.542   (51.5% logic, 48.5% route), 3 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.351ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_1007">CIC1/d_out_i0_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[5]">MYLED[5]</A>

   Data Path Delay:     8.490ns  (45.9% logic, 54.1% route), 2 logic levels.

   Clock Path Delay:    1.861ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.861ns delay PLL1/PLLInst_0 to CIC1/SLICE_1007 and
      8.490ns delay CIC1/SLICE_1007 to MYLED[5] (totaling 10.351ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to MYLED[5] by 0.351ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.861,RPLL.CLKOP,R22C25B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_1007:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R22C25B.CLK:1.861">     RPLL.CLKOP to R22C25B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R22C25B.CLK,R22C25B.Q0,CIC1/SLICE_1007:ROUTE, 4.590,R22C25B.Q0,105.PADDO,MYLED_c_5:DOPAD_DEL, 3.448,105.PADDO,105.PAD,MYLED[5]">Data path</A> CIC1/SLICE_1007 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C25B.CLK to     R22C25B.Q0 <A href="#@comp:CIC1/SLICE_1007">CIC1/SLICE_1007</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     4.590<A href="#@net:MYLED_c_5:R22C25B.Q0:105.PADDO:4.590">     R22C25B.Q0 to 105.PADDO     </A> <A href="#@net:MYLED_c_5">MYLED_c_5</A>
DOPAD_DEL   ---     3.448      105.PADDO to        105.PAD <A href="#@comp:MYLED[5]">MYLED[5]</A>
                  --------
                    8.490   (45.9% logic, 54.1% route), 2 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.171ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_1006">CIC1/d_out_i0_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[3]">MYLED[3]</A>

   Data Path Delay:     8.310ns  (46.9% logic, 53.1% route), 2 logic levels.

   Clock Path Delay:    1.861ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.861ns delay PLL1/PLLInst_0 to CIC1/SLICE_1006 and
      8.310ns delay CIC1/SLICE_1006 to MYLED[3] (totaling 10.171ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to MYLED[3] by 0.171ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.861,RPLL.CLKOP,R22C25C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_1006:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R22C25C.CLK:1.861">     RPLL.CLKOP to R22C25C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R22C25C.CLK,R22C25C.Q0,CIC1/SLICE_1006:ROUTE, 4.410,R22C25C.Q0,100.PADDO,MYLED_c_3:DOPAD_DEL, 3.448,100.PADDO,100.PAD,MYLED[3]">Data path</A> CIC1/SLICE_1006 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C25C.CLK to     R22C25C.Q0 <A href="#@comp:CIC1/SLICE_1006">CIC1/SLICE_1006</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     4.410<A href="#@net:MYLED_c_3:R22C25C.Q0:100.PADDO:4.410">     R22C25C.Q0 to 100.PADDO     </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     3.448      100.PADDO to        100.PAD <A href="#@comp:MYLED[3]">MYLED[3]</A>
                  --------
                    8.310   (46.9% logic, 53.1% route), 2 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.094ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_1006">CIC1/d_out_i0_i4</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[2]">MYLED[2]</A>

   Data Path Delay:     8.233ns  (47.4% logic, 52.6% route), 2 logic levels.

   Clock Path Delay:    1.861ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.861ns delay PLL1/PLLInst_0 to CIC1/SLICE_1006 and
      8.233ns delay CIC1/SLICE_1006 to MYLED[2] (totaling 10.094ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to MYLED[2] by 0.094ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.861,RPLL.CLKOP,R22C25C.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_1006:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R22C25C.CLK:1.861">     RPLL.CLKOP to R22C25C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R22C25C.CLK,R22C25C.Q1,CIC1/SLICE_1006:ROUTE, 4.333,R22C25C.Q1,99.PADDO,MYLED_c_2:DOPAD_DEL, 3.448,99.PADDO,99.PAD,MYLED[2]">Data path</A> CIC1/SLICE_1006 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C25C.CLK to     R22C25C.Q1 <A href="#@comp:CIC1/SLICE_1006">CIC1/SLICE_1006</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     4.333<A href="#@net:MYLED_c_2:R22C25C.Q1:99.PADDO:4.333">     R22C25C.Q1 to 99.PADDO      </A> <A href="#@net:MYLED_c_2">MYLED_c_2</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:MYLED[2]">MYLED[2]</A>
                  --------
                    8.233   (47.4% logic, 52.6% route), 2 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.090ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_1007">CIC1/d_out_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     8.229ns  (47.4% logic, 52.6% route), 2 logic levels.

   Clock Path Delay:    1.861ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.861ns delay PLL1/PLLInst_0 to CIC1/SLICE_1007 and
      8.229ns delay CIC1/SLICE_1007 to MYLED[4] (totaling 10.090ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to MYLED[4] by 0.090ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.861,RPLL.CLKOP,R22C25B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_1007:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R22C25B.CLK:1.861">     RPLL.CLKOP to R22C25B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R22C25B.CLK,R22C25B.Q1,CIC1/SLICE_1007:ROUTE, 4.329,R22C25B.Q1,104.PADDO,MYLED_c_4:DOPAD_DEL, 3.448,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1/SLICE_1007 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R22C25B.CLK to     R22C25B.Q1 <A href="#@comp:CIC1/SLICE_1007">CIC1/SLICE_1007</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     4.329<A href="#@net:MYLED_c_4:R22C25B.Q1:104.PADDO:4.329">     R22C25B.Q1 to 104.PADDO     </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     3.448      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    8.229   (47.4% logic, 52.6% route), 2 logic levels.
<font color=#FF0000>

Error:  The following path exceeds requirements by 0.075ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_215">Mixer1/RFInR_14</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     8.177ns  (47.7% logic, 52.3% route), 2 logic levels.

   Clock Path Delay:    1.898ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.898ns delay PLL1/PLLInst_0 to SLICE_215 and
      8.177ns delay SLICE_215 to DiffOut (totaling 10.075ns) exceeds
     10.000ns offset PLL1/PLLInst_0 to DiffOut by 0.075ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.898,RPLL.CLKOP,R17C6A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.898<A href="#@net:osc_clk:RPLL.CLKOP:R17C6A.CLK:1.898">     RPLL.CLKOP to R17C6A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R17C6A.CLK,R17C6A.Q0,SLICE_215:ROUTE, 4.277,R17C6A.Q0,127.PADDO,DiffOut_c:DOPAD_DEL, 3.448,127.PADDO,127.PAD,DiffOut">Data path</A> SLICE_215 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R17C6A.CLK to      R17C6A.Q0 <A href="#@comp:SLICE_215">SLICE_215</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         9     4.277<A href="#@net:DiffOut_c:R17C6A.Q0:127.PADDO:4.277">      R17C6A.Q0 to 127.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     3.448      127.PADDO to        127.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    8.177   (47.7% logic, 52.3% route), 2 logic levels.


Passed:  The following path meets requirements by 0.364ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1/SLICE_1005">CIC1/d_out_i0_i3</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     7.775ns  (50.2% logic, 49.8% route), 2 logic levels.

   Clock Path Delay:    1.861ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.861ns delay PLL1/PLLInst_0 to CIC1/SLICE_1005 and
      7.775ns delay CIC1/SLICE_1005 to MYLED[1] (totaling 9.636ns) meets
     10.000ns offset PLL1/PLLInst_0 to MYLED[1] by 0.364ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.861,RPLL.CLKOP,R21C23B.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to CIC1/SLICE_1005:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.861<A href="#@net:osc_clk:RPLL.CLKOP:R21C23B.CLK:1.861">     RPLL.CLKOP to R21C23B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.861   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R21C23B.CLK,R21C23B.Q0,CIC1/SLICE_1005:ROUTE, 3.875,R21C23B.Q0,98.PADDO,MYLED_c_1:DOPAD_DEL, 3.448,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1/SLICE_1005 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C23B.CLK to     R21C23B.Q0 <A href="#@comp:CIC1/SLICE_1005">CIC1/SLICE_1005</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     3.875<A href="#@net:MYLED_c_1:R21C23B.Q0:98.PADDO:3.875">     R21C23B.Q0 to 98.PADDO      </A> <A href="#@net:MYLED_c_1">MYLED_c_1</A>
DOPAD_DEL   ---     3.448       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    7.775   (50.2% logic, 49.8% route), 2 logic levels.

Warning:  11.560ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET "osc_clk" ; Hold Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.743ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_708">Mixer1/MixerOutSin_i2</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[1]">MixerOutSin[1]</A>

   Data Path Delay:     4.992ns  (72.4% logic, 27.6% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_708 and
      4.992ns delay Mixer1/SLICE_708 to MixerOutSin[1] (totaling 6.743ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[1] by 6.743ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R11C9A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R11C9A.CLK:1.751">     RPLL.CLKOP to R11C9A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R11C9A.CLK,R11C9A.Q1,Mixer1/SLICE_708:ROUTE, 1.380,R11C9A.Q1,13.PADDO,MixerOutSin_c_1:DOPAD_DEL, 3.220,13.PADDO,13.PAD,MixerOutSin[1]">Data path</A> Mixer1/SLICE_708 to MixerOutSin[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R11C9A.CLK to      R11C9A.Q1 <A href="#@comp:Mixer1/SLICE_708">Mixer1/SLICE_708</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.380<A href="#@net:MixerOutSin_c_1:R11C9A.Q1:13.PADDO:1.380">      R11C9A.Q1 to 13.PADDO      </A> <A href="#@net:MixerOutSin_c_1">MixerOutSin_c_1</A>
DOPAD_DEL   ---     3.220       13.PADDO to         13.PAD <A href="#@comp:MixerOutSin[1]">MixerOutSin[1]</A>
                  --------
                    4.992   (72.4% logic, 27.6% route), 2 logic levels.


Passed:  The following path meets requirements by 6.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_711">Mixer1/MixerOutSin_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[7]">MixerOutSin[7]</A>

   Data Path Delay:     4.995ns  (72.3% logic, 27.7% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_711 and
      4.995ns delay Mixer1/SLICE_711 to MixerOutSin[7] (totaling 6.746ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[7] by 6.746ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R11C9D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_711:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R11C9D.CLK:1.751">     RPLL.CLKOP to R11C9D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R11C9D.CLK,R11C9D.Q1,Mixer1/SLICE_711:ROUTE, 1.383,R11C9D.Q1,17.PADDO,MixerOutSin_c_7:DOPAD_DEL, 3.220,17.PADDO,17.PAD,MixerOutSin[7]">Data path</A> Mixer1/SLICE_711 to MixerOutSin[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R11C9D.CLK to      R11C9D.Q1 <A href="#@comp:Mixer1/SLICE_711">Mixer1/SLICE_711</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        62     1.383<A href="#@net:MixerOutSin_c_7:R11C9D.Q1:17.PADDO:1.383">      R11C9D.Q1 to 17.PADDO      </A> <A href="#@net:MixerOutSin_c_7">MixerOutSin_c_7</A>
DOPAD_DEL   ---     3.220       17.PADDO to         17.PAD <A href="#@comp:MixerOutSin[7]">MixerOutSin[7]</A>
                  --------
                    4.995   (72.3% logic, 27.7% route), 2 logic levels.


Passed:  The following path meets requirements by 6.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_711">Mixer1/MixerOutSin_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[6]">MixerOutSin[6]</A>

   Data Path Delay:     5.067ns  (71.3% logic, 28.7% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_711 and
      5.067ns delay Mixer1/SLICE_711 to MixerOutSin[6] (totaling 6.818ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[6] by 6.818ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R11C9D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_711:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R11C9D.CLK:1.751">     RPLL.CLKOP to R11C9D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R11C9D.CLK,R11C9D.Q0,Mixer1/SLICE_711:ROUTE, 1.455,R11C9D.Q0,11.PADDO,MixerOutSin_c_6:DOPAD_DEL, 3.220,11.PADDO,11.PAD,MixerOutSin[6]">Data path</A> Mixer1/SLICE_711 to MixerOutSin[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R11C9D.CLK to      R11C9D.Q0 <A href="#@comp:Mixer1/SLICE_711">Mixer1/SLICE_711</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.455<A href="#@net:MixerOutSin_c_6:R11C9D.Q0:11.PADDO:1.455">      R11C9D.Q0 to 11.PADDO      </A> <A href="#@net:MixerOutSin_c_6">MixerOutSin_c_6</A>
DOPAD_DEL   ---     3.220       11.PADDO to         11.PAD <A href="#@comp:MixerOutSin[6]">MixerOutSin[6]</A>
                  --------
                    5.067   (71.3% logic, 28.7% route), 2 logic levels.


Passed:  The following path meets requirements by 6.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_709">Mixer1/MixerOutSin_i3</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[2]">MixerOutSin[2]</A>

   Data Path Delay:     5.101ns  (70.8% logic, 29.2% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_709 and
      5.101ns delay Mixer1/SLICE_709 to MixerOutSin[2] (totaling 6.852ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[2] by 6.852ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R10C10D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_709:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R10C10D.CLK:1.751">     RPLL.CLKOP to R10C10D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R10C10D.CLK,R10C10D.Q0,Mixer1/SLICE_709:ROUTE, 1.489,R10C10D.Q0,14.PADDO,MixerOutSin_c_2:DOPAD_DEL, 3.220,14.PADDO,14.PAD,MixerOutSin[2]">Data path</A> Mixer1/SLICE_709 to MixerOutSin[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R10C10D.CLK to     R10C10D.Q0 <A href="#@comp:Mixer1/SLICE_709">Mixer1/SLICE_709</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.489<A href="#@net:MixerOutSin_c_2:R10C10D.Q0:14.PADDO:1.489">     R10C10D.Q0 to 14.PADDO      </A> <A href="#@net:MixerOutSin_c_2">MixerOutSin_c_2</A>
DOPAD_DEL   ---     3.220       14.PADDO to         14.PAD <A href="#@comp:MixerOutSin[2]">MixerOutSin[2]</A>
                  --------
                    5.101   (70.8% logic, 29.2% route), 2 logic levels.


Passed:  The following path meets requirements by 6.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_708">Mixer1/MixerOutSin_i1</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[0]">MixerOutSin[0]</A>

   Data Path Delay:     5.106ns  (70.7% logic, 29.3% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_708 and
      5.106ns delay Mixer1/SLICE_708 to MixerOutSin[0] (totaling 6.857ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[0] by 6.857ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R11C9A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R11C9A.CLK:1.751">     RPLL.CLKOP to R11C9A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R11C9A.CLK,R11C9A.Q0,Mixer1/SLICE_708:ROUTE, 1.494,R11C9A.Q0,15.PADDO,MixerOutSin_c_0:DOPAD_DEL, 3.220,15.PADDO,15.PAD,MixerOutSin[0]">Data path</A> Mixer1/SLICE_708 to MixerOutSin[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R11C9A.CLK to      R11C9A.Q0 <A href="#@comp:Mixer1/SLICE_708">Mixer1/SLICE_708</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     1.494<A href="#@net:MixerOutSin_c_0:R11C9A.Q0:15.PADDO:1.494">      R11C9A.Q0 to 15.PADDO      </A> <A href="#@net:MixerOutSin_c_0">MixerOutSin_c_0</A>
DOPAD_DEL   ---     3.220       15.PADDO to         15.PAD <A href="#@comp:MixerOutSin[0]">MixerOutSin[0]</A>
                  --------
                    5.106   (70.7% logic, 29.3% route), 2 logic levels.


Passed:  The following path meets requirements by 6.907ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_361">CIC1/d_clk_88</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:CIC_out_clk">CIC_out_clk</A>

   Data Path Delay:     5.156ns  (70.1% logic, 29.9% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to SLICE_361 and
      5.156ns delay SLICE_361 to CIC_out_clk (totaling 6.907ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to CIC_out_clk by 6.907ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R2C19A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R2C19A.CLK:1.751">     RPLL.CLKOP to R2C19A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R2C19A.CLK,R2C19A.Q0,SLICE_361:ROUTE, 1.544,R2C19A.Q0,125.PADDO,CIC_out_clk_c:DOPAD_DEL, 3.220,125.PADDO,125.PAD,CIC_out_clk">Data path</A> SLICE_361 to CIC_out_clk:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R2C19A.CLK to      R2C19A.Q0 <A href="#@comp:SLICE_361">SLICE_361</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE        29     1.544<A href="#@net:CIC_out_clk_c:R2C19A.Q0:125.PADDO:1.544">      R2C19A.Q0 to 125.PADDO     </A> <A href="#@net:CIC_out_clk_c">CIC_out_clk_c</A>
DOPAD_DEL   ---     3.220      125.PADDO to        125.PAD <A href="#@comp:CIC_out_clk">CIC_out_clk</A>
                  --------
                    5.156   (70.1% logic, 29.9% route), 2 logic levels.


Passed:  The following path meets requirements by 7.097ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_709">Mixer1/MixerOutSin_i4</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[3]">MixerOutSin[3]</A>

   Data Path Delay:     5.346ns  (67.6% logic, 32.4% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_709 and
      5.346ns delay Mixer1/SLICE_709 to MixerOutSin[3] (totaling 7.097ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[3] by 7.097ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R10C10D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_709:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R10C10D.CLK:1.751">     RPLL.CLKOP to R10C10D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R10C10D.CLK,R10C10D.Q1,Mixer1/SLICE_709:ROUTE, 1.734,R10C10D.Q1,139.PADDO,MixerOutSin_c_3:DOPAD_DEL, 3.220,139.PADDO,139.PAD,MixerOutSin[3]">Data path</A> Mixer1/SLICE_709 to MixerOutSin[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R10C10D.CLK to     R10C10D.Q1 <A href="#@comp:Mixer1/SLICE_709">Mixer1/SLICE_709</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.734<A href="#@net:MixerOutSin_c_3:R10C10D.Q1:139.PADDO:1.734">     R10C10D.Q1 to 139.PADDO     </A> <A href="#@net:MixerOutSin_c_3">MixerOutSin_c_3</A>
DOPAD_DEL   ---     3.220      139.PADDO to        139.PAD <A href="#@comp:MixerOutSin[3]">MixerOutSin[3]</A>
                  --------
                    5.346   (67.6% logic, 32.4% route), 2 logic levels.


Passed:  The following path meets requirements by 7.156ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_710">Mixer1/MixerOutSin_i5</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[4]">MixerOutSin[4]</A>

   Data Path Delay:     5.405ns  (66.8% logic, 33.2% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_710 and
      5.405ns delay Mixer1/SLICE_710 to MixerOutSin[4] (totaling 7.156ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[4] by 7.156ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R10C10A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R10C10A.CLK:1.751">     RPLL.CLKOP to R10C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R10C10A.CLK,R10C10A.Q0,Mixer1/SLICE_710:ROUTE, 1.793,R10C10A.Q0,10.PADDO,MixerOutSin_c_4:DOPAD_DEL, 3.220,10.PADDO,10.PAD,MixerOutSin[4]">Data path</A> Mixer1/SLICE_710 to MixerOutSin[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R10C10A.CLK to     R10C10A.Q0 <A href="#@comp:Mixer1/SLICE_710">Mixer1/SLICE_710</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.793<A href="#@net:MixerOutSin_c_4:R10C10A.Q0:10.PADDO:1.793">     R10C10A.Q0 to 10.PADDO      </A> <A href="#@net:MixerOutSin_c_4">MixerOutSin_c_4</A>
DOPAD_DEL   ---     3.220       10.PADDO to         10.PAD <A href="#@comp:MixerOutSin[4]">MixerOutSin[4]</A>
                  --------
                    5.405   (66.8% logic, 33.2% route), 2 logic levels.


Passed:  The following path meets requirements by 7.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_710">Mixer1/MixerOutSin_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MixerOutSin[5]">MixerOutSin[5]</A>

   Data Path Delay:     5.520ns  (65.4% logic, 34.6% route), 2 logic levels.

   Clock Path Delay:    1.751ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.751ns delay PLL1/PLLInst_0 to Mixer1/SLICE_710 and
      5.520ns delay Mixer1/SLICE_710 to MixerOutSin[5] (totaling 7.271ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to MixerOutSin[5] by 7.271ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.751,RPLL.CLKOP,R10C10A.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to Mixer1/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.751<A href="#@net:osc_clk:RPLL.CLKOP:R10C10A.CLK:1.751">     RPLL.CLKOP to R10C10A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.751   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R10C10A.CLK,R10C10A.Q1,Mixer1/SLICE_710:ROUTE, 1.908,R10C10A.Q1,138.PADDO,MixerOutSin_c_5:DOPAD_DEL, 3.220,138.PADDO,138.PAD,MixerOutSin[5]">Data path</A> Mixer1/SLICE_710 to MixerOutSin[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R10C10A.CLK to     R10C10A.Q1 <A href="#@comp:Mixer1/SLICE_710">Mixer1/SLICE_710</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.908<A href="#@net:MixerOutSin_c_5:R10C10A.Q1:138.PADDO:1.908">     R10C10A.Q1 to 138.PADDO     </A> <A href="#@net:MixerOutSin_c_5">MixerOutSin_c_5</A>
DOPAD_DEL   ---     3.220      138.PADDO to        138.PAD <A href="#@comp:MixerOutSin[5]">MixerOutSin[5]</A>
                  --------
                    5.520   (65.4% logic, 34.6% route), 2 logic levels.


Passed:  The following path meets requirements by 7.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_714">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     5.615ns  (64.3% logic, 35.7% route), 2 logic levels.

   Clock Path Delay:    1.712ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.712ns delay PLL1/PLLInst_0 to PWM1/SLICE_714 and
      5.615ns delay PWM1/SLICE_714 to PWMOut (totaling 7.327ns) meets
      0.000ns hold offset PLL1/PLLInst_0 to PWMOut by 7.327ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:ROUTE, 1.712,RPLL.CLKOP,R21C20D.CLK,osc_clk">Clock path</A> PLL1/PLLInst_0 to PWM1/SLICE_714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       593     1.712<A href="#@net:osc_clk:RPLL.CLKOP:R21C20D.CLK:1.712">     RPLL.CLKOP to R21C20D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    1.712   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 10.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R21C20D.CLK,R21C20D.Q0,PWM1/SLICE_714:ROUTE, 2.003,R21C20D.Q0,43.PADDO,PWMOut_c:DOPAD_DEL, 3.220,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_714 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R21C20D.CLK to     R21C20D.Q0 <A href="#@comp:PWM1/SLICE_714">PWM1/SLICE_714</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         1     2.003<A href="#@net:PWMOut_c:R21C20D.Q0:43.PADDO:2.003">     R21C20D.Q0 to 43.PADDO      </A> <A href="#@net:PWMOut_c">PWMOut_c</A>
DOPAD_DEL   ---     3.220       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    5.615   (64.3% logic, 35.7% route), 2 logic levels.

Report:    6.743ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "XIn_c" 8.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "osc_clk" 136.000000 MHz  |             |             |
;                                       |  136.000 MHz|   96.787 MHz|   5 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 10.000000 ns      |             |             |
CLKNET "osc_clk" ; Setup Analysis.      |    10.000 ns|    11.560 ns|   3 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 10.000000 ns      |             |             |
CLKNET "osc_clk" ; Hold Analysis.       |     0.000 ns|     6.743 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
CIC1/n788                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n789                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n790                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n791                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n792                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n793                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n794                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n795                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n796                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n797                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n798                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n799                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n800                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n801                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n802                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n803                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n804                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n805                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n806                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n807                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n808                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n809                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n810                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n811                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n812                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n813                               |       1|       5|     26.32%
                                        |        |        |
CIC1/n814                               |       1|       5|     26.32%
                                        |        |        |
CIC1/d_d8_1                             |       1|       4|     21.05%
                                        |        |        |
phase_accum_63                          |      48|       3|     15.79%
                                        |        |        |
CIC1/n815                               |       1|       3|     15.79%
                                        |        |        |
CIC1/n816                               |       1|       3|     15.79%
                                        |        |        |
CIC1/n817                               |       1|       3|     15.79%
                                        |        |        |
CIC1/n818                               |       1|       3|     15.79%
                                        |        |        |
CIC1/n819                               |       1|       3|     15.79%
                                        |        |        |
cos_out_N_66                            |       1|       2|     10.53%
                                        |        |        |
sin_out_c                               |       2|       2|     10.53%
                                        |        |        |
PWM1/n941                               |       1|       2|     10.53%
                                        |        |        |
PWM1/PWMOut_N_2390                      |       1|       2|     10.53%
                                        |        |        |
PWM1/n958                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n511                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n512                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n513                               |       1|       2|     10.53%
                                        |        |        |
MixerOutSin_c_1                         |       2|       2|     10.53%
                                        |        |        |
CIC1/n510                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n509                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n508                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n507                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n514                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n515                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n516                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n517                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n518                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n519                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n520                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n521                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n522                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n523                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n524                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n525                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n526                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n527                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n528                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n529                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n530                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n531                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n532                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n533                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n534                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n535                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n536                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n537                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n538                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n539                               |       1|       2|     10.53%
                                        |        |        |
CIC1/n1598                              |       1|       2|     10.53%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:XIn_c">XIn_c</A>   Source: XIn.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:CIC_out_clk_c">CIC_out_clk_c</A>   Source: SLICE_361.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: PLL1/PLLInst_0.CLKOP   Loads: 593
   Covered under: FREQUENCY NET "osc_clk" 136.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:CIC_out_clk_c">CIC_out_clk_c</A>   Source: SLICE_361.Q0
      Covered under: FREQUENCY NET "osc_clk" 136.000000 MHz ;   Transfers: 18


Timing summary (Setup):
---------------

Timing errors: 19  Score: 27930
Cumulative negative slack: 27930

Constraints cover 47567 paths, 2 nets, and 4741 connections (94.22% coverage)

