m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/asicfab/a/socet76/socet_uvm/UVM-apb-completer
T_opt
!s110 1681964342
V]lRBJLmSZZ5E`EC_303Kc1
04 12 4 work tb_completer fast 0
=1-70b5e8f06e3f-6440bd36-30112-1a4f
o-quiet -auto_acc_if_foreign -work work -L /package/eda/mg/questa10.6b/questasim/uvm-1.2 +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.6b;65
R0
vapb_completer
Z2 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z3 !s110 1681965242
!i10b 1
!s100 ZmSd>lkSdMCnO47M[m[cn2
I^jOSPdPT`4?DQSYm2EC013
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 !s105 tb_completer_sv_unit
S1
R0
w1681444242
8apb_completer.sv
Z6 Fapb_completer.sv
L0 1
Z7 OL;L;10.6b;65
r1
!s85 0
31
Z8 !s108 1681965242.000000
Z9 !s107 apb_predictor.svh|apb_comparator.svh|apb_monitor.svh|apb_driver.svh|apb_transaction.svh|apb_sequence.svh|apb_agent.svh|apb_environment.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh|/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh|apb_test.svh|bus_protocol_if.sv|apb_if.sv|apb_completer.sv|tb_completer.sv|
Z10 !s90 +incdir+src+src/master+src/register+src/slave|+acc|+cover|-L|/package/eda/mg/questa10.6b/questasim/uvm-1.2|tb_completer.sv|-logfile|tb_compile.log|-printinfilenames=file_search.log|
!i113 0
Z11 !s102 +cover
Z12 o+acc +cover -L /package/eda/mg/questa10.6b/questasim/uvm-1.2 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 !s92 +incdir+src+src/master+src/register+src/slave +acc +cover -L /package/eda/mg/questa10.6b/questasim/uvm-1.2 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Yapb_if
R2
R3
!i10b 1
!s100 ZQg1^ml3iKg^U17eXN;:O1
I0z;zK_@IjmNAHclzQ>6N53
R4
R5
S1
R0
w1681445846
8apb_if.sv
Z14 Fapb_if.sv
L0 1
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
R13
R1
Ybus_protocol_if
R2
R3
!i10b 1
!s100 KfWijaYT_:VYJ6TjBFWGX1
II<bflLl=kiGM689Al:hBg0
R4
R5
S1
R0
w1681444100
8bus_protocol_if.sv
Z15 Fbus_protocol_if.sv
L0 4
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
R13
R1
vtb_completer
R2
Z16 DXx45 /package/eda/mg/questa10.6b/questasim/uvm-1.2 7 uvm_pkg 0 22 <R5I]K9WECE;2=F<>n3Ah1
DXx4 work 20 tb_completer_sv_unit 0 22 d1J4R8hjS]=W<QYkF4o3@1
R4
r1
!s85 0
31
!i10b 1
!s100 @]^c6iB;jk42YK?Lk4jRA1
I:THZ53AdK>g5i^I0^2h;Q0
R5
S1
R0
w1681794429
Z17 8tb_completer.sv
Z18 Ftb_completer.sv
L0 17
R7
R8
R9
R10
!i113 0
R11
R12
R13
R1
Xtb_completer_sv_unit
!s115 bus_protocol_if
!s115 apb_if
!s115 counter_if
R2
R16
Vd1J4R8hjS]=W<QYkF4o3@1
r1
!s85 0
31
!i10b 1
!s100 <nDV:0:0O2aoMX[7BYC2B2
Id1J4R8hjS]=W<QYkF4o3@1
!i103 1
S1
R0
w1681964764
R17
R18
R6
R14
R15
Fapb_test.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/uvm_macros.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_version_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_global_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_message_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_phase_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_object_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_printer_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_tlm_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/tlm1/uvm_tlm_imps.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_sequence_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_callback_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_reg_defines.svh
F/package/eda/mg/questa10.6b/questasim/uvm-1.2/../verilog_src/uvm-1.2/src/macros/uvm_deprecated_defines.svh
Fapb_environment.svh
Fapb_agent.svh
Fapb_sequence.svh
Fapb_transaction.svh
Fapb_driver.svh
Fapb_monitor.svh
Fapb_comparator.svh
Fapb_predictor.svh
L0 1
R7
R8
R9
R10
!i113 0
R11
R12
R13
R1
