#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct  6 15:22:39 2025
# Process ID: 20467
# Current directory: /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado
# Command line: vivado
# Log file: /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/vivado.log
# Journal file: /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
ls
source tc_staged_mac_ip.tcl
update_compile_order -fileset sources_1
file mkdir /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/new
close [ open /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/new/new_staged_mac.sv w ]
add_files /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/new/new_staged_mac.sv
update_compile_order -fileset sources_1
set_property top new_staged_mac [current_fileset]
update_compile_order -fileset sources_1
set_property target_language Verilog [current_project]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
add_files {/home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/hdl/staged_mac.vhd /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/hdl/new_staged_mac.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/new/new_staged_mac.sv] -no_script -reset -force -quiet
remove_files  /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/vivado/tc_staged_mac/tc_staged_mac.srcs/sources_1/new/new_staged_mac.sv
update_compile_order -fileset sources_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/tb/new_staged_mac_tb.sv w ]
add_files -fileset sim_1 /home/zfsalti/487/lab3/CprE-487-Lab-3/staged_mac/tb/new_staged_mac_tb.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top new_staged_mac_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
