// vim:syntax=verilog

//=============================================================
// 0. Library Include
//=============================================================
// -v /project/.../model/../..~lvt_l180.v

//=============================================================
// 1. Define Include
//=============================================================
-F ./01_Define/list_define.f

//=============================================================
// 2. Verification Model Include
//=============================================================
-F ./02_Verification/list_verification.f

//=============================================================
// 3. Interface Include
//=============================================================
-F ./03_Interface/list_interface.f

//=============================================================
// 4. TX Model Include
//=============================================================
-F ./04_TX_Model/list_tx_model.f

//=============================================================
// 5. RX Model Include
//=============================================================
-F ./05_RX_Model/list_rx_model.f

//=============================================================
// 6. RX RTL Include
//=============================================================
-F ./06_RTL_Code/list_rtl.f

//=============================================================
// 7. Testbench Include
//=============================================================
-F ./07_Testbench/list_testbench.f


