RADIX hex
CDEBUG 0
DEBUGVARS {xt INOUT transactor_xt 0 p IN transactor_p 0 g IN transactor_g 0 twiddle IN transactor_twiddle 0 }
WAVELIST {{DUT xt:rsc xt_rsc_q {scverify_top rtl xt_rsc_q} {}} {DUT xt:rsc xt_rsc_radr {scverify_top rtl xt_rsc_radr} {}} {DUT xt:rsc xt_rsc_we {scverify_top rtl xt_rsc_we} {}} {DUT xt:rsc xt_rsc_d {scverify_top rtl xt_rsc_d} {}} {DUT xt:rsc xt_rsc_wadr {scverify_top rtl xt_rsc_wadr} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT g:rsc g_rsc_dat {scverify_top rtl g_rsc_dat} {}} {DUT twiddle:rsc twiddle_rsc_q {scverify_top rtl twiddle_rsc_q} {}} {DUT twiddle:rsc twiddle_rsc_radr {scverify_top rtl twiddle_rsc_radr} {}} {DUT {} xt_rsc_triosy_lz {scverify_top rtl xt_rsc_triosy_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} g_rsc_triosy_lz {scverify_top rtl g_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_lz {scverify_top rtl twiddle_rsc_triosy_lz} {}} {OutputCompare xt xt-TRANS# {scverify_top user_tb xt_comp _compare_cnt_sig} blue} {OutputCompare xt xt-GOLDEN {scverify_top user_tb xt_comp _golden_sig} {}} {OutputCompare xt xt-DUT {scverify_top user_tb xt_comp _dut_sig} {}} {OutputCompare xt xt-ERR# {scverify_top user_tb xt_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
