{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 05:53:03 2013 " "Info: Processing started: Wed Nov 27 05:53:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output register razor_dflipflop:\\G1:14:d31_1\|output 21.33 MHz 46.876 ns Internal " "Info: Clock \"clock\" has Internal fmax of 21.33 MHz between source register \"reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output\" and destination register \"razor_dflipflop:\\G1:14:d31_1\|output\" (period= 46.876 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.182 ns + Longest register register " "Info: + Longest register to register delay is 23.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output 1 REG LCFF_X46_Y17_N29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 8; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.516 ns) 0.907 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|carryout~1 2 COMB LCCOMB_X46_Y17_N8 1 " "Info: 2: + IC(0.391 ns) + CELL(0.516 ns) = 0.907 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.177 ns) 1.973 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|carryout~2 3 COMB LCCOMB_X47_Y19_N18 2 " "Info: 3: + IC(0.889 ns) + CELL(0.177 ns) = 1.973 ns; Loc. = LCCOMB_X47_Y19_N18; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.178 ns) 3.319 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:12:G2:halfadder3\|carryout~1 4 COMB LCCOMB_X46_Y17_N20 3 " "Info: 4: + IC(1.168 ns) + CELL(0.178 ns) = 3.319 ns; Loc. = LCCOMB_X46_Y17_N20; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:12:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.322 ns) 3.958 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:12:G2:halfadder3\|carryout 5 COMB LCCOMB_X46_Y17_N26 1 " "Info: 5: + IC(0.317 ns) + CELL(0.322 ns) = 3.958 ns; Loc. = LCCOMB_X46_Y17_N26; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:12:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.521 ns) 4.792 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:12:G2:halfadder3\|carryout 6 COMB LCCOMB_X46_Y17_N12 5 " "Info: 6: + IC(0.313 ns) + CELL(0.521 ns) = 4.792 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:12:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.178 ns) 5.877 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout~3 7 COMB LCCOMB_X46_Y19_N8 2 " "Info: 7: + IC(0.907 ns) + CELL(0.178 ns) = 5.877 ns; Loc. = LCCOMB_X46_Y19_N8; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 6.500 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~1 8 COMB LCCOMB_X46_Y19_N0 3 " "Info: 8: + IC(0.301 ns) + CELL(0.322 ns) = 6.500 ns; Loc. = LCCOMB_X46_Y19_N0; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 6.979 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~2 9 COMB LCCOMB_X46_Y19_N2 4 " "Info: 9: + IC(0.301 ns) + CELL(0.178 ns) = 6.979 ns; Loc. = LCCOMB_X46_Y19_N2; Fanout = 4; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.513 ns) 8.405 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|carryout~3 10 COMB LCCOMB_X47_Y17_N16 1 " "Info: 10: + IC(0.913 ns) + CELL(0.513 ns) = 8.405 ns; Loc. = LCCOMB_X47_Y17_N16; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 9.029 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|carryout~4 11 COMB LCCOMB_X47_Y17_N26 6 " "Info: 11: + IC(0.302 ns) + CELL(0.322 ns) = 9.029 ns; Loc. = LCCOMB_X47_Y17_N26; Fanout = 6; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.521 ns) 10.126 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|sum~1 12 COMB LCCOMB_X48_Y17_N22 1 " "Info: 12: + IC(0.576 ns) + CELL(0.521 ns) = 10.126 ns; Loc. = LCCOMB_X48_Y17_N22; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.178 ns) 11.477 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|sum~2 13 COMB LCCOMB_X50_Y19_N20 5 " "Info: 13: + IC(1.173 ns) + CELL(0.178 ns) = 11.477 ns; Loc. = LCCOMB_X50_Y19_N20; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.322 ns) 13.615 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|sum~2 14 COMB LCCOMB_X47_Y15_N12 1 " "Info: 14: + IC(1.816 ns) + CELL(0.322 ns) = 13.615 ns; Loc. = LCCOMB_X47_Y15_N12; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 14.092 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|sum~3 15 COMB LCCOMB_X47_Y15_N22 8 " "Info: 15: + IC(0.299 ns) + CELL(0.178 ns) = 14.092 ns; Loc. = LCCOMB_X47_Y15_N22; Fanout = 8; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.485 ns) 14.910 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:3:G2:halfadder3\|carryout~5 16 COMB LCCOMB_X47_Y15_N8 1 " "Info: 16: + IC(0.333 ns) + CELL(0.485 ns) = 14.910 ns; Loc. = LCCOMB_X47_Y15_N8; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:3:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.178 ns) 15.991 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:3:G2:halfadder3\|carryout~6 17 COMB LCCOMB_X48_Y18_N20 4 " "Info: 17: + IC(0.903 ns) + CELL(0.178 ns) = 15.991 ns; Loc. = LCCOMB_X48_Y18_N20; Fanout = 4; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:3:G2:halfadder3\|carryout~6'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~6 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.545 ns) 16.872 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout~3 18 COMB LCCOMB_X48_Y18_N6 1 " "Info: 18: + IC(0.336 ns) + CELL(0.545 ns) = 16.872 ns; Loc. = LCCOMB_X48_Y18_N6; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 17.351 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout~4 19 COMB LCCOMB_X48_Y18_N16 3 " "Info: 19: + IC(0.301 ns) + CELL(0.178 ns) = 17.351 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.542 ns) 18.234 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|carryout~3 20 COMB LCCOMB_X48_Y18_N2 1 " "Info: 20: + IC(0.341 ns) + CELL(0.542 ns) = 18.234 ns; Loc. = LCCOMB_X48_Y18_N2; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 18.711 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|carryout~4 21 COMB LCCOMB_X48_Y18_N12 3 " "Info: 21: + IC(0.299 ns) + CELL(0.178 ns) = 18.711 ns; Loc. = LCCOMB_X48_Y18_N12; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.545 ns) 19.589 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:3:G2:halfadder3\|sum 22 COMB LCCOMB_X48_Y18_N0 2 " "Info: 22: + IC(0.333 ns) + CELL(0.545 ns) = 19.589 ns; Loc. = LCCOMB_X48_Y18_N0; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.455 ns) 20.602 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~1 23 COMB LCCOMB_X48_Y18_N26 1 " "Info: 23: + IC(0.558 ns) + CELL(0.455 ns) = 20.602 ns; Loc. = LCCOMB_X48_Y18_N26; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 21.069 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum 24 COMB LCCOMB_X48_Y18_N28 1 " "Info: 24: + IC(0.289 ns) + CELL(0.178 ns) = 21.069 ns; Loc. = LCCOMB_X48_Y18_N28; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 21.884 ns enable_comb\[0\]~0 25 COMB LCCOMB_X48_Y18_N18 33 " "Info: 25: + IC(0.294 ns) + CELL(0.521 ns) = 21.884 ns; Loc. = LCCOMB_X48_Y18_N18; Fanout = 33; COMB Node = 'enable_comb\[0\]~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum enable_comb[0]~0 } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.322 ns) 23.086 ns razor_dflipflop:\\G1:14:d31_1\|output~2 26 COMB LCCOMB_X48_Y17_N2 1 " "Info: 26: + IC(0.880 ns) + CELL(0.322 ns) = 23.086 ns; Loc. = LCCOMB_X48_Y17_N2; Fanout = 1; COMB Node = 'razor_dflipflop:\\G1:14:d31_1\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { enable_comb[0]~0 razor_dflipflop:\G1:14:d31_1|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 23.182 ns razor_dflipflop:\\G1:14:d31_1\|output 27 REG LCFF_X48_Y17_N3 9 " "Info: 27: + IC(0.000 ns) + CELL(0.096 ns) = 23.182 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 9; REG Node = 'razor_dflipflop:\\G1:14:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_dflipflop:\G1:14:d31_1|output~2 razor_dflipflop:\G1:14:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.649 ns ( 37.31 % ) " "Info: Total cell delay = 8.649 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.533 ns ( 62.69 % ) " "Info: Total interconnect delay = 14.533 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.182 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum enable_comb[0]~0 razor_dflipflop:\G1:14:d31_1|output~2 razor_dflipflop:\G1:14:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.182 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~6 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum {} enable_comb[0]~0 {} razor_dflipflop:\G1:14:d31_1|output~2 {} razor_dflipflop:\G1:14:d31_1|output {} } { 0.000ns 0.391ns 0.889ns 1.168ns 0.317ns 0.313ns 0.907ns 0.301ns 0.301ns 0.913ns 0.302ns 0.576ns 1.173ns 1.816ns 0.299ns 0.333ns 0.903ns 0.336ns 0.301ns 0.341ns 0.299ns 0.333ns 0.558ns 0.289ns 0.294ns 0.880ns 0.000ns } { 0.000ns 0.516ns 0.177ns 0.178ns 0.322ns 0.521ns 0.178ns 0.322ns 0.178ns 0.513ns 0.322ns 0.521ns 0.178ns 0.322ns 0.178ns 0.485ns 0.178ns 0.545ns 0.178ns 0.542ns 0.178ns 0.545ns 0.455ns 0.178ns 0.521ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns - Smallest " "Info: - Smallest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.524 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 65 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.602 ns) 3.524 ns razor_dflipflop:\\G1:14:d31_1\|output 2 REG LCFF_X48_Y17_N3 9 " "Info: 2: + IC(2.038 ns) + CELL(0.602 ns) = 3.524 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 9; REG Node = 'razor_dflipflop:\\G1:14:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clock razor_dflipflop:\G1:14:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 42.17 % ) " "Info: Total cell delay = 1.486 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 57.83 % ) " "Info: Total interconnect delay = 2.038 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { clock razor_dflipflop:\G1:14:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { clock {} clock~combout {} razor_dflipflop:\G1:14:d31_1|output {} } { 0.000ns 0.000ns 2.038ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.541 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 65 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.602 ns) 3.541 ns reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output 2 REG LCFF_X46_Y17_N29 8 " "Info: 2: + IC(2.055 ns) + CELL(0.602 ns) = 3.541 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 8; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:12:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { clock reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 41.97 % ) " "Info: Total cell delay = 1.486 ns ( 41.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.055 ns ( 58.03 % ) " "Info: Total interconnect delay = 2.055 ns ( 58.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { clock reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.541 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 2.055ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { clock razor_dflipflop:\G1:14:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { clock {} clock~combout {} razor_dflipflop:\G1:14:d31_1|output {} } { 0.000ns 0.000ns 2.038ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { clock reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.541 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 2.055ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.182 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~6 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum enable_comb[0]~0 razor_dflipflop:\G1:14:d31_1|output~2 razor_dflipflop:\G1:14:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.182 ns" { reg_32:shadow_latch|dflipflop:\G1:12:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:12:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:12:G2:halfadder3|carryout {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|sum~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:3:G2:halfadder3|carryout~6 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum {} enable_comb[0]~0 {} razor_dflipflop:\G1:14:d31_1|output~2 {} razor_dflipflop:\G1:14:d31_1|output {} } { 0.000ns 0.391ns 0.889ns 1.168ns 0.317ns 0.313ns 0.907ns 0.301ns 0.301ns 0.913ns 0.302ns 0.576ns 1.173ns 1.816ns 0.299ns 0.333ns 0.903ns 0.336ns 0.301ns 0.341ns 0.299ns 0.333ns 0.558ns 0.289ns 0.294ns 0.880ns 0.000ns } { 0.000ns 0.516ns 0.177ns 0.178ns 0.322ns 0.521ns 0.178ns 0.322ns 0.178ns 0.513ns 0.322ns 0.521ns 0.178ns 0.322ns 0.178ns 0.485ns 0.178ns 0.545ns 0.178ns 0.542ns 0.178ns 0.545ns 0.455ns 0.178ns 0.521ns 0.322ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { clock razor_dflipflop:\G1:14:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.524 ns" { clock {} clock~combout {} razor_dflipflop:\G1:14:d31_1|output {} } { 0.000ns 0.000ns 2.038ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.541 ns" { clock reg_32:shadow_latch|dflipflop:\G1:12:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.541 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:12:d|output {} } { 0.000ns 0.000ns 2.055ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "razor_dflipflop:\\G1:31:d31_1\|output input\[31\] clock 4.261 ns register " "Info: tsu for register \"razor_dflipflop:\\G1:31:d31_1\|output\" (data pin = \"input\[31\]\", clock pin = \"clock\") is 4.261 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.129 ns + Longest pin register " "Info: + Longest pin to register delay is 8.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns input\[31\] 1 PIN PIN_C15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_C15; Fanout = 2; PIN Node = 'input\[31\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[31] } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.625 ns) + CELL(0.545 ns) 8.033 ns razor_dflipflop:\\G1:31:d31_1\|output~2 2 COMB LCCOMB_X43_Y17_N26 1 " "Info: 2: + IC(6.625 ns) + CELL(0.545 ns) = 8.033 ns; Loc. = LCCOMB_X43_Y17_N26; Fanout = 1; COMB Node = 'razor_dflipflop:\\G1:31:d31_1\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { input[31] razor_dflipflop:\G1:31:d31_1|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.129 ns razor_dflipflop:\\G1:31:d31_1\|output 3 REG LCFF_X43_Y17_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.129 ns; Loc. = LCFF_X43_Y17_N27; Fanout = 1; REG Node = 'razor_dflipflop:\\G1:31:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_dflipflop:\G1:31:d31_1|output~2 razor_dflipflop:\G1:31:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 18.50 % ) " "Info: Total cell delay = 1.504 ns ( 18.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.625 ns ( 81.50 % ) " "Info: Total interconnect delay = 6.625 ns ( 81.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.129 ns" { input[31] razor_dflipflop:\G1:31:d31_1|output~2 razor_dflipflop:\G1:31:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.129 ns" { input[31] {} input[31]~combout {} razor_dflipflop:\G1:31:d31_1|output~2 {} razor_dflipflop:\G1:31:d31_1|output {} } { 0.000ns 0.000ns 6.625ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.830 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 65 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.344 ns) + CELL(0.602 ns) 3.830 ns razor_dflipflop:\\G1:31:d31_1\|output 2 REG LCFF_X43_Y17_N27 1 " "Info: 2: + IC(2.344 ns) + CELL(0.602 ns) = 3.830 ns; Loc. = LCFF_X43_Y17_N27; Fanout = 1; REG Node = 'razor_dflipflop:\\G1:31:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { clock razor_dflipflop:\G1:31:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 38.80 % ) " "Info: Total cell delay = 1.486 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 61.20 % ) " "Info: Total interconnect delay = 2.344 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.830 ns" { clock razor_dflipflop:\G1:31:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.830 ns" { clock {} clock~combout {} razor_dflipflop:\G1:31:d31_1|output {} } { 0.000ns 0.000ns 2.344ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.129 ns" { input[31] razor_dflipflop:\G1:31:d31_1|output~2 razor_dflipflop:\G1:31:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.129 ns" { input[31] {} input[31]~combout {} razor_dflipflop:\G1:31:d31_1|output~2 {} razor_dflipflop:\G1:31:d31_1|output {} } { 0.000ns 0.000ns 6.625ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.830 ns" { clock razor_dflipflop:\G1:31:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.830 ns" { clock {} clock~combout {} razor_dflipflop:\G1:31:d31_1|output {} } { 0.000ns 0.000ns 2.344ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock shadow_out\[10\] reg_32:shadow_latch\|dflipflop:\\G1:10:d\|output 10.457 ns register " "Info: tco from clock \"clock\" to destination pin \"shadow_out\[10\]\" through register \"reg_32:shadow_latch\|dflipflop:\\G1:10:d\|output\" is 10.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.832 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 65 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(0.602 ns) 3.832 ns reg_32:shadow_latch\|dflipflop:\\G1:10:d\|output 2 REG LCFF_X43_Y17_N15 9 " "Info: 2: + IC(2.346 ns) + CELL(0.602 ns) = 3.832 ns; Loc. = LCFF_X43_Y17_N15; Fanout = 9; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:10:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { clock reg_32:shadow_latch|dflipflop:\G1:10:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 38.78 % ) " "Info: Total cell delay = 1.486 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.346 ns ( 61.22 % ) " "Info: Total interconnect delay = 2.346 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.832 ns" { clock reg_32:shadow_latch|dflipflop:\G1:10:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.832 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:10:d|output {} } { 0.000ns 0.000ns 2.346ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.348 ns + Longest register pin " "Info: + Longest register to pin delay is 6.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:shadow_latch\|dflipflop:\\G1:10:d\|output 1 REG LCFF_X43_Y17_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y17_N15; Fanout = 9; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:10:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:shadow_latch|dflipflop:\G1:10:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(2.840 ns) 6.348 ns shadow_out\[10\] 2 PIN PIN_T24 0 " "Info: 2: + IC(3.508 ns) + CELL(2.840 ns) = 6.348 ns; Loc. = PIN_T24; Fanout = 0; PIN Node = 'shadow_out\[10\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { reg_32:shadow_latch|dflipflop:\G1:10:d|output shadow_out[10] } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 44.74 % ) " "Info: Total cell delay = 2.840 ns ( 44.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.508 ns ( 55.26 % ) " "Info: Total interconnect delay = 3.508 ns ( 55.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { reg_32:shadow_latch|dflipflop:\G1:10:d|output shadow_out[10] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { reg_32:shadow_latch|dflipflop:\G1:10:d|output {} shadow_out[10] {} } { 0.000ns 3.508ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.832 ns" { clock reg_32:shadow_latch|dflipflop:\G1:10:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.832 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:10:d|output {} } { 0.000ns 0.000ns 2.346ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.348 ns" { reg_32:shadow_latch|dflipflop:\G1:10:d|output shadow_out[10] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.348 ns" { reg_32:shadow_latch|dflipflop:\G1:10:d|output {} shadow_out[10] {} } { 0.000ns 3.508ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "razor_dflipflop:\\G1:17:d31_1\|output write_enable clock 0.680 ns register " "Info: th for register \"razor_dflipflop:\\G1:17:d31_1\|output\" (data pin = \"write_enable\", clock pin = \"clock\") is 0.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.944 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 65 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 65; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.458 ns) + CELL(0.602 ns) 3.944 ns razor_dflipflop:\\G1:17:d31_1\|output 2 REG LCFF_X49_Y22_N9 10 " "Info: 2: + IC(2.458 ns) + CELL(0.602 ns) = 3.944 ns; Loc. = LCFF_X49_Y22_N9; Fanout = 10; REG Node = 'razor_dflipflop:\\G1:17:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { clock razor_dflipflop:\G1:17:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 37.68 % ) " "Info: Total cell delay = 1.486 ns ( 37.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.458 ns ( 62.32 % ) " "Info: Total interconnect delay = 2.458 ns ( 62.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.944 ns" { clock razor_dflipflop:\G1:17:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.944 ns" { clock {} clock~combout {} razor_dflipflop:\G1:17:d31_1|output {} } { 0.000ns 0.000ns 2.458ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.550 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns write_enable 1 PIN PIN_D13 97 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_D13; Fanout = 97; PIN Node = 'write_enable'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_enable } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(0.322 ns) 3.454 ns razor_dflipflop:\\G1:17:d31_1\|output~2 2 COMB LCCOMB_X49_Y22_N8 1 " "Info: 2: + IC(2.116 ns) + CELL(0.322 ns) = 3.454 ns; Loc. = LCCOMB_X49_Y22_N8; Fanout = 1; COMB Node = 'razor_dflipflop:\\G1:17:d31_1\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { write_enable razor_dflipflop:\G1:17:d31_1|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.550 ns razor_dflipflop:\\G1:17:d31_1\|output 3 REG LCFF_X49_Y22_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.550 ns; Loc. = LCFF_X49_Y22_N9; Fanout = 10; REG Node = 'razor_dflipflop:\\G1:17:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_dflipflop:\G1:17:d31_1|output~2 razor_dflipflop:\G1:17:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 40.39 % ) " "Info: Total cell delay = 1.434 ns ( 40.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 59.61 % ) " "Info: Total interconnect delay = 2.116 ns ( 59.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.550 ns" { write_enable razor_dflipflop:\G1:17:d31_1|output~2 razor_dflipflop:\G1:17:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.550 ns" { write_enable {} write_enable~combout {} razor_dflipflop:\G1:17:d31_1|output~2 {} razor_dflipflop:\G1:17:d31_1|output {} } { 0.000ns 0.000ns 2.116ns 0.000ns } { 0.000ns 1.016ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.944 ns" { clock razor_dflipflop:\G1:17:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.944 ns" { clock {} clock~combout {} razor_dflipflop:\G1:17:d31_1|output {} } { 0.000ns 0.000ns 2.458ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.550 ns" { write_enable razor_dflipflop:\G1:17:d31_1|output~2 razor_dflipflop:\G1:17:d31_1|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.550 ns" { write_enable {} write_enable~combout {} razor_dflipflop:\G1:17:d31_1|output~2 {} razor_dflipflop:\G1:17:d31_1|output {} } { 0.000ns 0.000ns 2.116ns 0.000ns } { 0.000ns 1.016ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 05:53:04 2013 " "Info: Processing ended: Wed Nov 27 05:53:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
