$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 ' a_i $end
  $var wire  1 ( b_i $end
  $var wire  1 & c_i $end
  $var wire  1 * c_iplus1 $end
  $var wire  1 ) s_i $end
  $scope module add_1bit_structure $end
   $var wire  1 ' a_i $end
   $var wire  1 $ a_iANDb_i_B $end
   $var wire  1 # a_iEXORb_i_A $end
   $var wire  1 ( b_i $end
   $var wire  1 & c_i $end
   $var wire  1 % c_iANDA_D $end
   $var wire  1 * c_iplus1 $end
   $var wire  1 ) s_i $end
   $scope module i1 $end
    $var wire  1 ' a $end
    $var wire  1 ( b $end
    $var wire  1 # y $end
   $upscope $end
   $scope module i2 $end
    $var wire  1 ' a $end
    $var wire  1 ( b $end
    $var wire  1 $ y $end
   $upscope $end
   $scope module i3 $end
    $var wire  1 & a $end
    $var wire  1 # b $end
    $var wire  1 ) y $end
   $upscope $end
   $scope module i4 $end
    $var wire  1 # a $end
    $var wire  1 & b $end
    $var wire  1 % y $end
   $upscope $end
   $scope module i5 $end
    $var wire  1 % a $end
    $var wire  1 $ b $end
    $var wire  1 * y $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
0'
0(
0)
0*
#2
1#
1(
1)
#3
1'
0(
#4
0#
1$
1(
0)
1*
#5
0$
1&
0'
0(
1)
0*
#6
1#
1%
1(
0)
1*
#7
1'
0(
#8
0#
1$
0%
1(
1)
#9
