{
  "coreir.ule": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 5
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 8
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 15
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 0
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 49152
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.sle": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 5
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 128
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 15
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 1
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 32763
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.ult": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 6
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 64
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 15
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 47039
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 16960
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.slt": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 6
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 127
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 10
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 3
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 3
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 40959
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 1
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.ugt": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 6
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 64
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 15
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65529
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 9
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.sgt": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 6
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 252
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 11
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 8192
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.uge": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 6
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 15
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 52993
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.sge": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 4
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 129
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 15
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 63491
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65534
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.or_": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 18
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 3
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.mul": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 11
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 3
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.and_": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 19
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 40064
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 6367
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "commonlib.smax": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 4
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          0
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "commonlib.smin": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 5
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 3
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          0
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "commonlib.umax": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 4
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 16416
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 1
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          0
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "commonlib.umin": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 5
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          0
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.add": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 0
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65534
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 32794
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "corebit.not_": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 0
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 80
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 14
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65524
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 11
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "data0"
        ]
      ],
      [
        "unbound",
        [
          "data1"
        ]
      ],
      [
        [
          "in___"
        ],
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "corebit.mux": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 13
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 202
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 14
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 46604
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 49809
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "data0"
        ]
      ],
      [
        "unbound",
        [
          "data1"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "bit0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "bit1"
        ]
      ],
      [
        [
          "sel"
        ],
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "corebit.or_": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 1
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 184
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 14
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65522
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65521
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "data0"
        ]
      ],
      [
        "unbound",
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "bit1"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "corebit.and_": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 2
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 160
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 14
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 32754
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 14
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "data0"
        ]
      ],
      [
        "unbound",
        [
          "data1"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "corebit.xor": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 2
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 198
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 14
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 3
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 16384
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 49153
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "data0"
        ]
      ],
      [
        "unbound",
        [
          "data1"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "bit0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.sub": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 1
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 3
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65412
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "commonlib.abs": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 3
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 1
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 0
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        "unbound",
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          0
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.eq": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 6
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 129
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 51208
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 32769
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        "unbound",
        [
          "alu_res"
        ]
      ],
      [
        [
          "out"
        ],
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.lshr": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 15
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 61167
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 33284
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.ashr": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 15
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 64904
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.shl": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 31
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 1
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 3
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 65535
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": true
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data1"
        ]
      ],
      [
        "unbound",
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  },
  "coreir.mux": {
    "ibinding": [
      [
        {
          "type": "BitVector",
          "width": 5,
          "value": 8
        },
        [
          "inst",
          "alu"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 1,
          "value": 0
        },
        [
          "inst",
          "signed"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 8,
          "value": 0
        },
        [
          "inst",
          "lut"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 4,
          "value": 0
        },
        [
          "inst",
          "cond"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "rega"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regb"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 2
        },
        [
          "inst",
          "regd"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "rege"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 2,
          "value": 0
        },
        [
          "inst",
          "regf"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 57837
        },
        [
          "inst",
          "data0"
        ]
      ],
      [
        {
          "type": "BitVector",
          "width": 16,
          "value": 8
        },
        [
          "inst",
          "data1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit0"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit1"
        ]
      ],
      [
        {
          "type": "Bit",
          "width": 1,
          "value": false
        },
        [
          "inst",
          "bit2"
        ]
      ],
      [
        [
          "in1"
        ],
        [
          "data0"
        ]
      ],
      [
        [
          "in0"
        ],
        [
          "data1"
        ]
      ],
      [
        [
          "sel"
        ],
        [
          "bit0"
        ]
      ],
      [
        "unbound",
        [
          "bit1"
        ]
      ],
      [
        "unbound",
        [
          "bit2"
        ]
      ],
      [
        "unbound",
        [
          "clk_en"
        ]
      ]
    ],
    "obinding": [
      [
        [
          "out"
        ],
        [
          "alu_res"
        ]
      ],
      [
        "unbound",
        [
          "res_p"
        ]
      ]
    ]
  }
}