[{"DBLP title": "Wire Topology Optimization for Low Power CMOS.", "DBLP authors": ["Paul Zuber", "Othman Bahlous", "Thomas Ilnseher", "Michael Ritter", "Walter Stechele"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001238", "OA papers": [{"PaperId": "https://openalex.org/W2106106074", "PaperTitle": "Wire Topology Optimization for Low Power CMOS", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technol. Aware Design, Interuniversity Microelectron. Center, Lowen": 1.0, "Infineon Technologies (Germany)": 1.0, "University of Kaiserslautern": 1.0, "Technical University of Munich": 2.0}, "Authors": ["Patrick L.F. Zuber", "O. Bahlous", "Thomas Ilnseher", "Martin Ritter", "Walter Stechele"]}]}, {"DBLP title": "Low-Power, High-Speed Transceivers for Network-on-Chip Communication.", "DBLP authors": ["Dani\u00ebl Schinkel", "Eisse Mensink", "Eric A. M. Klumperink", "Ed van Tuijl", "Bram Nauta"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001949", "OA papers": [{"PaperId": "https://openalex.org/W2117618584", "PaperTitle": "Low-Power, High-Speed Transceivers for Network-on-Chip Communication", "Year": 2009, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Axiom-IC B.V., Enschede, Netherlands": 1.0, "Bruco, Borne, The Netherlands#TAB#": 1.0, "University of Twente": 3.0}, "Authors": ["Daniel Schinkel", "E. Mensink", "Eric A.M. Klumperink", "E. van Tuijl", "Bram Nauta"]}]}, {"DBLP title": "Maximizing the Lifetime of Embedded Systems Powered by Fuel Cell-Battery Hybrids.", "DBLP authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang", "Sarma B. K. Vrudhula"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008432", "OA papers": [{"PaperId": "https://openalex.org/W2110048465", "PaperTitle": "Maximizing the Lifetime of Embedded Systems Powered by Fuel Cell-Battery Hybrids", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Synopsys (United States)": 1.0, "Arizona State University": 2.0, "Seoul National University": 2.0}, "Authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang", "Sarma Vrudhula"]}]}, {"DBLP title": "Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating.", "DBLP authors": ["Hamid Mahmoodi", "Vishy Tirumalashetty", "Matthew Cooke", "Kaushik Roy"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008453", "OA papers": [{"PaperId": "https://openalex.org/W2098750459", "PaperTitle": "Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating", "Year": 2009, "CitationCount": 149, "EstimatedCitation": 149, "Affiliations": {"San Francisco State University": 1.0, "Itron (United States)": 1.0, "[AMD, Austin, TX]": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Hamid Mahmoodi", "V. Tirumalashetty", "M. Cooke", "Kaushik Roy"]}]}, {"DBLP title": "Random Test Generation With Input Cube Avoidance.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001943", "OA papers": [{"PaperId": "https://openalex.org/W2125065223", "PaperTitle": "Random Test Generation With Input Cube Avoidance", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Probabilistic Error Modeling for Nano-Domain Logic Circuits.", "DBLP authors": ["Thara Rejimon", "Karthikeyan Lingasubramanian", "Sanjukta Bhanja"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003167", "OA papers": [{"PaperId": "https://openalex.org/W2098952866", "PaperTitle": "Probabilistic Error Modeling for Nano-Domain Logic Circuits", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["T. Rejimon", "Karthikeyan Lingasubramanian", "Subrat K Bhanja"]}]}, {"DBLP title": "High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors.", "DBLP authors": ["Zhiyi Yu", "Bevan M. Baas"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001947", "OA papers": [{"PaperId": "https://openalex.org/W2117746843", "PaperTitle": "High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5, "University of California, Davis": 1.0}, "Authors": ["Zhiyi Yu", "Bevan M. Baas"]}]}, {"DBLP title": "Fast Configurable-Cache Tuning With a Unified Second-Level Cache.", "DBLP authors": ["Ann Gordon-Ross", "Frank Vahid", "Nikil D. Dutt"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002459", "OA papers": [{"PaperId": "https://openalex.org/W2049964141", "PaperTitle": "Fast Configurable-Cache Tuning With a Unified Second-Level Cache", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Florida": 1.0, "University of California, Riverside": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Ann Gordon-Ross", "Frank Vahid", "Nikil Dutt"]}]}, {"DBLP title": "From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding.", "DBLP authors": ["Olivier Muller", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003164", "OA papers": [{"PaperId": "https://openalex.org/W2153506856", "PaperTitle": "From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Electron. Dept., TELECOM Bre- tagne, Brest": 3.0}, "Authors": ["Olivier Muller", "A. Baghdadi", "Michel Jezequel"]}]}, {"DBLP title": "Hierarchical Segmentation for Hardware Function Evaluation.", "DBLP authors": ["Dong-U Lee", "Ray C. C. Cheung", "Wayne Luk", "John D. Villasenor"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003165", "OA papers": [{"PaperId": "https://openalex.org/W2162692637", "PaperTitle": "Hierarchical Segmentation for Hardware Function Evaluation", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Mojix, Inc., Los Angeles, CA": 1.0, "Solomon Systech (China)": 1.0, "Imperial College London": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Dong-U Lee", "Rebecca Cheung", "Wayne Luk", "J.D. Villasenor"]}]}, {"DBLP title": "Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning.", "DBLP authors": ["Hua Wang", "Miguel Miranda", "Wim Dehaene", "Francky Catthoor"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003169", "OA papers": [{"PaperId": "https://openalex.org/W2156269162", "PaperTitle": "Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Imec": 2.0, "KU Leuven": 2.0}, "Authors": ["Hua Wang", "Miguel A. Miranda", "Wim Dehaene", "Francky Catthoor"]}]}, {"DBLP title": "Fuer Chris H. Kim 2 Eintraege in Db, Chris H. Kim und Chris Kim. Identisch. Siehe EE-Links: Univ. of Minnesota. Modeling, Analysis, and Application of Leakage Induced Damping Effect for Power Supply Integrity.", "DBLP authors": ["Jie Gu", "John Keane", "Chris H. Kim"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001300", "OA papers": [{"PaperId": "https://openalex.org/W2154280253", "PaperTitle": "Modeling, Analysis, and Application of Leakage Induced Damping Effect for Power Supply Integrity", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Tokyo": 3.0}, "Authors": ["Jie Gu", "J. Keane", "Changsoo Kim"]}]}, {"DBLP title": "Performance-Oriented Parameter Dimension Reduction of VLSI Circuits.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002489", "OA papers": [{"PaperId": "https://openalex.org/W2123419613", "PaperTitle": "Performance-Oriented Parameter Dimension Reduction of VLSI Circuits", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Zhuo Feng", "Peng Li"]}]}, {"DBLP title": "Interconnect Exploration for Energy Versus Performance Tradeoffs for Coarse Grained Reconfigurable Architectures.", "DBLP authors": ["Andy Lambrechts", "Praveen Raghavan", "Murali Jayapala", "Bingfeng Mei", "Francky Catthoor", "Diederik Verkest"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002993", "OA papers": [{"PaperId": "https://openalex.org/W2133163633", "PaperTitle": "Interconnect Exploration for Energy Versus Performance Tradeoffs for Coarse Grained Reconfigurable Architectures", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Imec": 6.0}, "Authors": ["Lambrechts A", "Praveen Raghavan", "Murali Jayapala", "Bingfeng Mei", "Francky Catthoor", "Diederik Verkest"]}]}, {"DBLP title": "Decoding the Golden Code: A VLSI Design.", "DBLP authors": ["Barbara Cerato", "Guido Masera", "Emanuele Viterbo"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003163", "OA papers": [{"PaperId": "https://openalex.org/W2158276710", "PaperTitle": "Decoding the Golden Code: A VLSI Design", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Calabria": 2.0, "Polytechnic University of Turin": 1.0}, "Authors": ["B. Cerato", "Giuseppe Masera", "Emanuele Viterbo"]}]}, {"DBLP title": "Analysis and Implementation of a Minimum-Supply Body-Biased CMOS Differential Amplifier Cell.", "DBLP authors": ["Alfio Dario Grasso", "Pietro Monsurr\u00f2", "Salvatore Pennisi", "Giuseppe Scotti", "Alessandro Trifiletti"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003482", "OA papers": [{"PaperId": "https://openalex.org/W2131189523", "PaperTitle": "Analysis and Implementation of a Minimum-Supply Body-Biased CMOS Differential Amplifier Cell", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Catania": 2.0, "Sapienza University of Rome": 3.0}, "Authors": ["A. Grasso", "Pietro Monsurro", "Andreas Demosthenous", "Giuseppe Scotti", "Alessandro Trifiletti"]}]}, {"DBLP title": "Quasi-Resonant Interconnects: A Low Power, Low Latency Design Methodology.", "DBLP authors": ["Jonathan Rosenfeld", "Eby G. Friedman"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011197", "OA papers": [{"PaperId": "https://openalex.org/W2160485669", "PaperTitle": "Quasi-Resonant Interconnects: A Low Power, Low Latency Design Methodology", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Joseph B. Rosenfeld", "Eby G. Friedman"]}]}, {"DBLP title": "A Framework for Correction of Multi-Bit Soft Errors in L2 Caches Based on Redundancy.", "DBLP authors": ["Koustav Bhattacharya", "Nagarajan Ranganathan", "Soontae Kim"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003236", "OA papers": [{"PaperId": "https://openalex.org/W2110788150", "PaperTitle": "A Framework for Correction of Multi-Bit Soft Errors in L2 Caches Based on Redundancy", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of South Florida": 2.0, "Sch. of Eng., Inf. and Commun. Univ., Daejeon": 1.0}, "Authors": ["Kankar Bhattacharya", "Nagarajan Ranganathan", "Soontae Kim"]}]}, {"DBLP title": "An ROBDD-Based Combinatorial Method for the Evaluation of Yield of Defect-Tolerant Systems-on-Chip.", "DBLP authors": ["Juan A. Carrasco", "V\u00edctor Su\u00f1\u00e9"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004479", "OA papers": [{"PaperId": "https://openalex.org/W2097446879", "PaperTitle": "An ROBDD-Based Combinatorial Method for the Evaluation of Yield of Defect-Tolerant Systems-on-Chip", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["J. M. Carrasco", "V\u00edctor Su\u00f1\u00e9"]}]}, {"DBLP title": "The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators.", "DBLP authors": ["Nikolaos Vassiliadis", "George Theodoridis", "Spiridon Nikolaidis"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004482", "OA papers": [{"PaperId": "https://openalex.org/W2114650941", "PaperTitle": "The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Aristotle University of Thessaloniki": 3.0}, "Authors": ["Nikolaos Vassiliadis", "Georgios Theodoridis", "Spiridon Nikolaidis"]}]}, {"DBLP title": "Exploiting Application Data-Parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations.", "DBLP authors": ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003490", "OA papers": [{"PaperId": "https://openalex.org/W2097502147", "PaperTitle": "Exploiting Application Data-Parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Liga Syst., Sunnyvale, CA": 1.0, "University of California, Irvine": 2.0}, "Authors": ["S. Banerjee", "Elaheh Bozorgzadeh", "Nikil Dutt"]}]}, {"DBLP title": "Behavioral Synthesis of Asynchronous Circuits Using Syntax Directed Translation as Backend.", "DBLP authors": ["Sune Fallgaard Nielsen", "Jens Spars\u00f8", "Jan Madsen"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005285", "OA papers": [{"PaperId": "https://openalex.org/W2136207759", "PaperTitle": "Behavioral Synthesis of Asynchronous Circuits Using Syntax Directed Translation as Backend", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Dept. of Inf. & Math. Modelling, Tech. Univ. of Denmark, Lyngby": 3.0}, "Authors": ["Stefan Kragh Nielsen", "Jens Spars\u00f8", "James Madsen"]}]}, {"DBLP title": "Multi-Gb/s LDPC Code Design and Implementation.", "DBLP authors": ["Jin Sha", "Zhongfeng Wang", "Minglun Gao", "Li Li"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002487", "OA papers": [{"PaperId": "https://openalex.org/W2163800645", "PaperTitle": "Multi-Gb/s LDPC Code Design and Implementation", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Nanjing University": 3.0, "Oregon State University": 1.0}, "Authors": ["Jin Sha", "Zhongfeng Wang", "Minglun Gao", "Li Li"]}]}, {"DBLP title": "A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations.", "DBLP authors": ["Suganth Paul", "Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003481", "OA papers": [{"PaperId": "https://openalex.org/W2168590567", "PaperTitle": "A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations", "Year": 2009, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Texas A&M University": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Soumen Paul", "N. Jayakumar", "Sunil P. Khatri"]}]}, {"DBLP title": "Design and Implementation of Active Decoupling Capacitor Circuits for Power Supply Regulation in Digital ICs.", "DBLP authors": ["Jie Gu", "Ramesh Harjani", "Chris H. Kim"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004543", "OA papers": [{"PaperId": "https://openalex.org/W2122729350", "PaperTitle": "Design and Implementation of Active Decoupling Capacitor Circuits for Power Supply Regulation in Digital ICs", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Jie Gu", "Ramesh Harjani", "Changsoo Kim"]}]}, {"DBLP title": "BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture.", "DBLP authors": ["M. Mottaghi-Dastjerdi", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004544", "OA papers": [{"PaperId": "https://openalex.org/W2097944423", "PaperTitle": "BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Tehran": 2.0, "University of Southern California": 1.0}, "Authors": ["M. Mottaghi-Dastjerdi", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus.", "DBLP authors": ["Katherine Shu-Min Li", "Chung-Len Lee", "Chauchin Su", "Jwu E. Chen"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004548", "OA papers": [{"PaperId": "https://openalex.org/W2170902928", "PaperTitle": "A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Sun Yat-sen University": 1.0, "National Yang Ming Chiao Tung University": 2.0, "National Central University": 1.0}, "Authors": ["Kang Li", "Chung Lee", "Chauchin Su", "J. C. Chen"]}]}, {"DBLP title": "CMOS Driver-Receiver Pair for Low-Swing Signaling for Low Energy On-Chip Interconnects.", "DBLP authors": ["Jose Carlos Garcia-Montesdeoca", "Juan A. Montiel-Nelson", "Saeid Nooshabadi"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004549", "OA papers": [{"PaperId": "https://openalex.org/W2164480131", "PaperTitle": "CMOS Driver-Receiver Pair for Low-Swing Signaling for Low Energy On-Chip Interconnects", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Canarie": 2.0, "Gwangju Institute of Science and Technology": 1.0}, "Authors": ["J.C.G. Montesdeoca", "Juan A. Montiel-Nelson", "Saeid Nooshabadi"]}]}, {"DBLP title": "An Energy and Performance Exploration of Network-on-Chip Architectures.", "DBLP authors": ["Arnab Banerjee", "Pascal T. Wolkotte", "Robert D. Mullins", "Simon W. Moore", "Gerard J. M. Smit"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011232", "OA papers": [{"PaperId": "https://openalex.org/W2121698447", "PaperTitle": "An Energy and Performance Exploration of Network-on-Chip Architectures", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"University of Cambridge": 3.0, "University of Twente": 2.0}, "Authors": ["A. Banerjee", "P.T. Wolkotte", "R D Mullins", "Stephen S. Moore", "Gerard J.M. Smit"]}]}, {"DBLP title": "Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu", "Diana Marculescu", "Eun-Gu Jung"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011229", "OA papers": [{"PaperId": "https://openalex.org/W2135370784", "PaperTitle": "Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip", "Year": 2009, "CitationCount": 132, "EstimatedCitation": 132, "Affiliations": {"Carnegie Mellon University": 2.5, "Intel (United States)": 0.5, "Electronics and Telecommunications Research Institute": 1.0}, "Authors": ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu", "Eun-Gu Jung"]}]}, {"DBLP title": "Custom Networks-on-Chip Architectures With Multicast Routing.", "DBLP authors": ["Shan Yan", "Bill Lin"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011240", "OA papers": [{"PaperId": "https://openalex.org/W2003166369", "PaperTitle": "Custom Networks-on-Chip Architectures With Multicast Routing", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Shan Yan", "Bill Lin"]}]}, {"DBLP title": "Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs.", "DBLP authors": ["Andres Mejia", "Maurizio Palesi", "Jose Flich", "Shashi Kumar", "Pedro L\u00f3pez", "Rickard Holsmark", "Jos\u00e9 Duato"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2012010", "OA papers": [{"PaperId": "https://openalex.org/W3149127186", "PaperTitle": "Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 4.0, "University of Catania": 1.0, "J\u00f6nk\u00f6ping University": 2.0}, "Authors": ["Mejia", "Palesi", "Flich", "Kumar", "Lopez", "Holsmark", "Duato"]}]}, {"DBLP title": "81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC.", "DBLP authors": ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011226", "OA papers": [{"PaperId": "https://openalex.org/W2131755250", "PaperTitle": "81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Korea Advanced Institute of Science and Technology": 6.0}, "Authors": ["Dong-Hyun Kim", "Kwan-Ho Kim", "Joo Sung Kim", "Seungjin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"]}]}, {"DBLP title": "A Case Study for NoC-Based Homogeneous MPSoC Architectures.", "DBLP authors": ["Sergio Tota", "Mario R. Casu", "Massimo Ruo Roch", "Luca Macchiarulo", "Maurizio Zamboni"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011239", "OA papers": [{"PaperId": "https://openalex.org/W2144578269", "PaperTitle": "A Case Study for NoC-Based Homogeneous MPSoC Architectures", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Hawaii System": 5.0}, "Authors": ["Sergio V. Tota", "Mario R. Casu", "M. Ruo Roch", "Luca Macchiarulo", "Mauro Zamboni"]}]}, {"DBLP title": "Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems With Checkpointing and Replication.", "DBLP authors": ["Paul Pop", "Viacheslav Izosimov", "Petru Eles", "Zebo Peng"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003166", "OA papers": [{"PaperId": "https://openalex.org/W2159394089", "PaperTitle": "Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems With Checkpointing and Replication", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 101, "Affiliations": {"Technical University of Denmark": 1.0, "Link\u00f6ping University": 3.0}, "Authors": ["Paul Pop", "Viacheslav Izosimov", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Optimal Periodic Memory Allocation for Image Processing With Multiple Windows.", "DBLP authors": ["Yasuhiro Kobayashi", "Masanori Hariyama", "Michitaka Kameyama"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004547", "OA papers": [{"PaperId": "https://openalex.org/W2127340008", "PaperTitle": "Optimal Periodic Memory Allocation for Image Processing With Multiple Windows", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Institute of Technology, Oyama College": 1.0, "Tohoku University": 2.0}, "Authors": ["Yoshio Kobayashi", "Masanori Hariyama", "Masakuni Kameyama"]}]}, {"DBLP title": "Variable-Bin-Rate CABAC Engine for H.264/AVC High Definition Real-Time Decoding.", "DBLP authors": ["Peng Zhang", "Don Xie", "Wen Gao"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005286", "OA papers": [{"PaperId": "https://openalex.org/W2126375930", "PaperTitle": "Variable-Bin-Rate CABAC Engine for H.264/AVC High Definition Real-Time Decoding", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Chinese Academy and Sciences, Beijing, China": 0.5, "Institute of Computing Technology": 0.5, "Spreadtrum Commun. Inc., Beijing, China": 1.0, "Peking University": 1.0}, "Authors": ["Peng Zhang", "Don Xie", "Wen Gao"]}]}, {"DBLP title": "Power Management of Voltage/Frequency Island-Based Systems Using Hardware-Based Methods.", "DBLP authors": ["Puru Choudhary", "Diana Marculescu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005309", "OA papers": [{"PaperId": "https://openalex.org/W2161776409", "PaperTitle": "Power Management of Voltage/Frequency Island-Based Systems Using Hardware-Based Methods", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Marvell (United States)": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Pratik Choudhary", "Diana Marculescu"]}]}, {"DBLP title": "Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations.", "DBLP authors": ["Yang Liu", "Tong Zhang", "Jiang Hu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004545", "OA papers": [{"PaperId": "https://openalex.org/W2148610618", "PaperTitle": "Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0, "Texas A&M University": 1.0}, "Authors": ["Yang Liu", "Tong Zhang", "Jiang Hu"]}]}, {"DBLP title": "Fast Scaling in the Residue Number System.", "DBLP authors": ["Yinan Kong", "Braden Phillips"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004550", "OA papers": [{"PaperId": "https://openalex.org/W2166677869", "PaperTitle": "Fast Scaling in the Residue Number System", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Adelaide": 2.0}, "Authors": ["Yinan Kong", "Bryn M. Phillips"]}]}, {"DBLP title": "Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery.", "DBLP authors": ["Jian Sun", "David Giuliano", "Siddharth Devarajan", "Jian-Qiang Lu", "T. Paul Chow", "Ronald J. Gutmann"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005312", "OA papers": [{"PaperId": "https://openalex.org/W2164887058", "PaperTitle": "Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Rensselaer Polytechnic Institute": 5.5, "Massachusetts Institute of Technology": 0.5}, "Authors": ["Jian Sun", "David M. Giuliano", "S. Devarajan", "Jian-Qiang Lu", "T.P. Chow", "Ronald J. Gutmann"]}]}, {"DBLP title": "Fault Secure Encoder and Decoder for NanoMemory Applications.", "DBLP authors": ["Helia Naeimi", "Andr\u00e9 DeHon"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2009217", "OA papers": [{"PaperId": "https://openalex.org/W2003964202", "PaperTitle": "Fault Secure Encoder and Decoder for NanoMemory Applications", "Year": 2009, "CitationCount": 94, "EstimatedCitation": 94, "Affiliations": {"Intel (United States)": 1.0, "University of Pennsylvania": 1.0}, "Authors": ["Hossein Naeimi", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Tunneling-Based Cellular Nonlinear Network Architectures for Image Processing.", "DBLP authors": ["Pinaki Mazumder", "Sing-Rong Li", "Idongesit E. Ebong"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2014771", "OA papers": [{"PaperId": "https://openalex.org/W2137388616", "PaperTitle": "Tunneling-Based Cellular Nonlinear Network Architectures for Image Processing", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Pinaki Mazumder", "S.-R. Li", "Idongesit Ebong"]}]}, {"DBLP title": "Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies.", "DBLP authors": ["William Rhett Davis", "Eun Chu Oh", "Ambarish M. Sule", "Paul D. Franzon"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2009352", "OA papers": [{"PaperId": "https://openalex.org/W2112174197", "PaperTitle": "Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"North Carolina State University": 4.0}, "Authors": ["William J. Davis", "Eunsoon Oh", "A. M. Sule", "Paul D. Franzon"]}]}, {"DBLP title": "Analyzing the Inherent Reliability of Moderately Sized Magnetic and Electrostatic QCA Circuits Via Probabilistic Transfer Matrices.", "DBLP authors": ["Timothy J. Dysart", "Peter M. Kogge"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008092", "OA papers": [{"PaperId": "https://openalex.org/W2103084363", "PaperTitle": "Analyzing the Inherent Reliability of Moderately Sized Magnetic and Electrostatic QCA Circuits Via Probabilistic Transfer Matrices", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Notre Dame": 2.0}, "Authors": ["T.J. Dysart", "Peter M. Kogge"]}]}, {"DBLP title": "A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems.", "DBLP authors": ["Kyung Ki Kim", "Yong-Bin Kim"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2007958", "OA papers": [{"PaperId": "https://openalex.org/W2097321959", "PaperTitle": "A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Oracle (United States)": 1.0, "Northeastern University": 1.0}, "Authors": ["Kyung Hwan Kim", "Yong Jin Kim"]}]}, {"DBLP title": "Analysis of Defect Tolerance in Molecular Crossbar Electronics.", "DBLP authors": ["Jianwei Dai", "Lei Wang", "Faquir C. Jain"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008392", "OA papers": [{"PaperId": "https://openalex.org/W2116241304", "PaperTitle": "Analysis of Defect Tolerance in Molecular Crossbar Electronics", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Jianwei Dai", "Lei Wang", "Faquir C. Jain"]}]}, {"DBLP title": "On Efficient Implementation of Accumulation in Finite Field Over GF(2m) and its Applications.", "DBLP authors": ["Pramod Kumar Meher"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005288", "OA papers": [{"PaperId": "https://openalex.org/W2149910591", "PaperTitle": "On Efficient Implementation of Accumulation in Finite Field Over $GF(2^{m})$ and its Applications", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Pramod Kumar Meher"]}]}, {"DBLP title": "Efficient On-Chip Crosstalk Avoidance CODEC Design.", "DBLP authors": ["Chunjie Duan", "Victor H. Cordero Calle", "Sunil P. Khatri"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005313", "OA papers": [{"PaperId": "https://openalex.org/W2115468262", "PaperTitle": "Efficient On-Chip Crosstalk Avoidance CODEC Design", "Year": 2009, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"Mitsubishi Electric (United States)": 1.0, "Texas A&M University": 2.0}, "Authors": ["Chunjie Duan", "V.H.C. Calle", "Sunil P. Khatri"]}]}, {"DBLP title": "A Highly Parameterized and Efficient FPGA-Based Skeleton for Pairwise Biological Sequence Alignment.", "DBLP authors": ["Khaled Benkrid", "Ying Liu", "Abdsamad Benkrid"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005314", "OA papers": [{"PaperId": "https://openalex.org/W2144316495", "PaperTitle": "A Highly Parameterized and Efficient FPGA-Based Skeleton for Pairwise Biological Sequence Alignment", "Year": 2009, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Khaled Benkrid", "Ying Liu", "A. Benkrid"]}]}, {"DBLP title": "A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning.", "DBLP authors": ["Hai Qi Liu", "Wang Ling Goh", "Liter Siek", "Wei Meng Lim", "Yue Ping Zhang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011206", "OA papers": [{"PaperId": "https://openalex.org/W2113714327", "PaperTitle": "A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning", "Year": 2009, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Nanyang Technological University": 5.0}, "Authors": ["Haiqi Liu", "Wang Ling Goh", "Liter Siek", "Wei Meng Lim", "Yue-ping Zhang"]}]}, {"DBLP title": "Total Power Modeling in FPGAs Under Spatial Correlation.", "DBLP authors": ["Hassan Hassan", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005307", "OA papers": [{"PaperId": "https://openalex.org/W2142533150", "PaperTitle": "Total Power Modeling in FPGAs Under Spatial Correlation", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Waterloo": 3.0}, "Authors": ["Hassan Hassan", "Mohammad Anis", "Mohamed I. Elmasry"]}]}, {"DBLP title": "High-Throughput Layered LDPC Decoding Architecture.", "DBLP authors": ["Zhiqiang Cui", "Zhongfeng Wang", "Youjian Liu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005308", "OA papers": [{"PaperId": "https://openalex.org/W2171555792", "PaperTitle": "High-Throughput Layered LDPC Decoding Architecture", "Year": 2009, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Oregon State University": 2.0, "University of Colorado Boulder": 1.0}, "Authors": ["Zhiqiang Cui", "Zhongfeng Wang", "Youjian Liu"]}]}, {"DBLP title": "Wafer-Level Defect Screening for \"Big-D/Small-A\" Mixed-Signal SoCs.", "DBLP authors": ["Sudarshan Bahukudumbi", "Sule Ozev", "Krishnendu Chakrabarty", "Vikram Iyengar"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006075", "OA papers": [{"PaperId": "https://openalex.org/W2126453507", "PaperTitle": "Wafer-Level Defect Screening for \u201cBig-D/Small-A\u201d Mixed-Signal SoCs", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 2.5, "Arizona State University": 0.5, "IBM (United States)": 1.0}, "Authors": ["S. Bahukudumbi", "Sule Ozev", "Krishnendu Chakrabarty", "Vijay S. Iyengar"]}]}, {"DBLP title": "Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Yoonjin Kim", "Rabi N. Mahapatra", "Ilhyun Park", "Kiyoung Choi"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006039", "OA papers": [{"PaperId": "https://openalex.org/W2104101423", "PaperTitle": "Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Texas A&M University": 2.0, "Samsung (South Korea)": 1.0, "Seoul National University": 1.0}, "Authors": ["Yoonjin Kim", "Rabi N. Mahapatra", "Il-Hyun Park", "Kiyoung Choi"]}]}, {"DBLP title": "Low-Leakage Storage Cells for Ternary Content Addressable Memories.", "DBLP authors": ["Nitin Mohan", "Manoj Sachdev"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006040", "OA papers": [{"PaperId": "https://openalex.org/W2147355868", "PaperTitle": "Low-Leakage Storage Cells for Ternary Content Addressable Memories", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Advanced Micro Devices (United States)": 1.0, "University of Waterloo": 1.0}, "Authors": ["Ned Mohan", "Manoj Sachdev"]}]}, {"DBLP title": "Full-Chip Thermal Analysis for the Early Design Stage via Generalized Integral Transforms.", "DBLP authors": ["Pei-Yu Huang", "Yu-Min Lee"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006043", "OA papers": [{"PaperId": "https://openalex.org/W2113671003", "PaperTitle": "Full-Chip Thermal Analysis for the Early Design Stage via Generalized Integral Transforms", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Peiyu Huang", "Yu-Min Lee"]}]}, {"DBLP title": "Integrated Solar Energy Harvesting and Storage.", "DBLP authors": ["Nathaniel J. Guilar", "Travis Kleeburg", "Albert Chen", "Diego R. Yankelevich", "Rajeevan Amirtharajah"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006792", "OA papers": [{"PaperId": "https://openalex.org/W2126783696", "PaperTitle": "Integrated Solar Energy Harvesting and Storage", "Year": 2009, "CitationCount": 109, "EstimatedCitation": 109, "Affiliations": {"Agilent Technologies (United States)": 1.0, "University of California, Davis": 3.0, "Faraday Technology (United States)": 1.0}, "Authors": ["N.J. Guilar", "Travis Kleeburg", "A. Chen", "Diego R. Yankelevich", "Rajeevan Amirtharajah"]}]}, {"DBLP title": "Low Power and High Speed Multi Threshold Voltage Interface Circuits.", "DBLP authors": ["Sherif A. Tawfik", "Volkan Kursun"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006793", "OA papers": [{"PaperId": "https://openalex.org/W2143289758", "PaperTitle": "Low Power and High Speed Multi Threshold Voltage Interface Circuits", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["S.A. Tawfik", "Volkan Kursun"]}]}, {"DBLP title": "Characterization of Single-Electron Tunneling Transistors for Designing Low-Power Embedded Systems.", "DBLP authors": ["Changyun Zhu", "Zhengyu Gu", "Robert P. Dick", "Li Shang", "Robert G. Knobel"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2009013", "OA papers": [{"PaperId": "https://openalex.org/W2135761863", "PaperTitle": "Characterization of Single-Electron Tunneling Transistors for Designing Low-Power Embedded Systems", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Queen's University": 2.0, "Synopsys (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0, "University of Colorado Boulder": 1.0}, "Authors": ["Changyun Zhu", "Zheng-yu Gu", "Richard P. Dick", "Li Shang", "R. Knobel"]}]}, {"DBLP title": "A Multi-Model Engine for High-Level Power Estimation Accuracy Optimization.", "DBLP authors": ["Felipe Klein", "Roberto Leao", "Guido Araujo", "Luiz C. V. dos Santos", "Rodolfo Azevedo"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2013627", "OA papers": [{"PaperId": "https://openalex.org/W2148995488", "PaperTitle": "A Multi-Model Engine for High-Level Power Estimation Accuracy Optimization", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Universidade Estadual de Campinas": 3.0, "Suntech Intell. Solutions, Florianopolis": 1.0, "Universidade Federal de Santa Catarina": 1.0}, "Authors": ["Felix Klein", "Ricardo Le\u00e3o", "Gonzalo Araujo", "Luis Santos", "Rodolfo Azevedo"]}]}, {"DBLP title": "Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique.", "DBLP authors": ["Glenn Leary", "Krishnan Srinivasan", "Krishna Mehta", "Karam S. Chatha"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011205", "OA papers": [{"PaperId": "https://openalex.org/W2156697456", "PaperTitle": "Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Arizona State University": 3.5, "Sonic Concepts (United States)": 0.5}, "Authors": ["Glenn Leary", "K.N. Srinivasan", "Keyur J. Mehta", "Karam S. Chatha"]}]}, {"DBLP title": "A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-\u00b5m CMOS Technology.", "DBLP authors": ["Min-Sheng Kao", "Jen-Ming Wu", "Chih-Hsing Lin", "Fanta Chen", "Ching-Te Chiu", "Shawn S. H. Hsu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2016726", "OA papers": [{"PaperId": "https://openalex.org/W2132832938", "PaperTitle": "A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18-$\\mu$m CMOS Technology", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Tsing Hua University": 6.0}, "Authors": ["Min-Sheng Kao", "Jen-Ming Wu", "Chih-Hsing Lin", "Fan-Ta Chen", "Ching-Te Chiu", "Shih-Chieh Hsu"]}]}, {"DBLP title": "Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits.", "DBLP authors": ["Loganathan Lingappan", "Vijay Gangaram", "Niraj K. Jha", "Sreejit Chakravarty"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2013981", "OA papers": [{"PaperId": "https://openalex.org/W2111443342", "PaperTitle": "Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 2.0, "Princeton University": 1.0, "LSI Solutions (United States)": 1.0}, "Authors": ["Loganathan Lingappan", "Vijay Gangaram", "Niraj K. Jha", "Soumya D. Chakravarty"]}]}, {"DBLP title": "Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension.", "DBLP authors": ["Abdsamad Benkrid", "Khaled Benkrid"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2016715", "OA papers": [{"PaperId": "https://openalex.org/W2151092303", "PaperTitle": "Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Queen's University Belfast": 1.0, "University of Edinburgh": 1.0}, "Authors": ["Abd.S. Benkrid", "Khaled Benkrid"]}]}, {"DBLP title": "Automatic Verification Stimulus Generation for Interface Protocols Modeled With Non-Deterministic Extended FSM.", "DBLP authors": ["Che-Hua Shih", "Juinn-Dar Huang", "Jing-Yang Jou"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006042", "OA papers": [{"PaperId": "https://openalex.org/W2122815224", "PaperTitle": "Automatic Verification Stimulus Generation for Interface Protocols Modeled With Non-Deterministic Extended FSM", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Che-Hua Shih", "Juinn-Dar Huang", "Jing-Yang Jou"]}]}, {"DBLP title": "Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching.", "DBLP authors": ["Mirko Loghi", "Paolo Azzoni", "Massimo Poncino"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2016720", "OA papers": [{"PaperId": "https://openalex.org/W2141232659", "PaperTitle": "Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 2.0, "ETH Lab. s.r.l, Pergine Valsugana": 1.0}, "Authors": ["Mirko Loghi", "Paolo Azzoni", "Massimo Poncino"]}]}, {"DBLP title": "SEChecker: A Sequential Equivalence Checking Framework Based on Kth Invariants.", "DBLP authors": ["Feng Lu", "Kwang-Ting Cheng"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005311", "OA papers": [{"PaperId": "https://openalex.org/W2156661714", "PaperTitle": "SEChecker: A Sequential Equivalence Checking Framework Based on ${K}$th Invariants", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Cadence Design Systems (United States)": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Feng Lu", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Systolic and Non-Systolic Scalable Modular Designs of Finite Field Multipliers for Reed-Solomon Codec.", "DBLP authors": ["Pramod Kumar Meher"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006080", "OA papers": [{"PaperId": "https://openalex.org/W2161080473", "PaperTitle": "Systolic and Non-Systolic Scalable Modular Designs of Finite Field Multipliers for Reed\u2013Solomon Codec", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Pramod Kumar Meher"]}]}, {"DBLP title": "Analysis and Reduction of Supply Noise Fluctuations Induced by Embedded Via-Programming ROM.", "DBLP authors": ["Meng-Fan Chang", "Shu-Meng Yang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006794", "OA papers": [{"PaperId": "https://openalex.org/W2168293878", "PaperTitle": "Analysis and Reduction of Supply Noise Fluctuations Induced by Embedded Via-Programming ROM", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Meng-Fan Chang", "Shu-Meng Yang"]}]}, {"DBLP title": "Clock Buffer Polarity Assignment for Power Noise Reduction.", "DBLP authors": ["Rupak Samanta", "Ganesh Venkataraman", "Jiang Hu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2009187", "OA papers": [{"PaperId": "https://openalex.org/W2155030922", "PaperTitle": "Clock Buffer Polarity Assignment for Power Noise Reduction", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas A&M University": 2.0, "Magma Design Automation, San Jose, CA#TAB#": 1.0}, "Authors": ["R. Samanta", "Gopalan Venkataraman", "Jiang Hu"]}]}, {"DBLP title": "Circuit-Level Design Approaches for Radiation-Hard Digital Electronics.", "DBLP authors": ["Rajesh Garg", "Nikhil Jayakumar", "Sunil P. Khatri", "Gwan S. Choi"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006795", "OA papers": [{"PaperId": "https://openalex.org/W2101838114", "PaperTitle": "Circuit-Level Design Approaches for Radiation-Hard Digital Electronics", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Texas A&M University": 3.0, "Texas Instruments (United States)": 1.0}, "Authors": ["R. B. Garg", "N. Jayakumar", "Sunil P. Khatri", "Jin-Young Choi"]}]}, {"DBLP title": "Delta-Sigma Modulation for Direct Digital Frequency Synthesis.", "DBLP authors": ["Dayu Yang", "Foster F. Dai", "Weining Ni", "Yin Shi", "Richard C. Jaeger"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008458", "OA papers": [{"PaperId": "https://openalex.org/W2105738083", "PaperTitle": "Delta-Sigma Modulation for Direct Digital Frequency Synthesis", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Auburn University": 3.0, "Inst. of Semicond., Chinese Acad. of Sci., Beijing": 2.0}, "Authors": ["Dayu Yang", "Fei Dai", "Weining Ni", "Shi Yin", "Richard C. Jaeger"]}]}, {"DBLP title": "Efficient EVM Testing of Wireless OFDM Transceivers Using Null Carriers.", "DBLP authors": ["Rajarajan Senguttuvan", "Soumendu Bhattacharya", "Abhijit Chatterjee"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006074", "OA papers": [{"PaperId": "https://openalex.org/W2107724758", "PaperTitle": "Efficient EVM Testing of Wireless OFDM Transceivers Using Null Carriers", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Texas Instruments (United States)": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["R. Senguttuvan", "S. Bhattacharya", "Avishek Chatterjee"]}]}, {"DBLP title": "Scan Chain Hold-Time Violations: Can They be Tolerated?", "DBLP authors": ["Ozgur Sinanoglu", "Philip Schremmer"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2013984", "OA papers": [{"PaperId": "https://openalex.org/W2122129346", "PaperTitle": "Scan Chain Hold-Time Violations: Can They be Tolerated?", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Kuwait University": 1.0, "Qualcomm (United States)": 1.0}, "Authors": ["Ozgur Sinanoglu", "P. Schremmer"]}]}, {"DBLP title": "A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment.", "DBLP authors": ["Mohammad A. Makhzan", "Amin Khajeh", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2016714", "OA papers": [{"PaperId": "https://openalex.org/W2134501752", "PaperTitle": "A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Mohammad Makhzan", "Amin Khajeh", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "A Two-Result-per-Cycle Deblocking Filter Architecture for QFHD H.264/AVC Decoder.", "DBLP authors": ["Yuan-Chun Lin", "Youn-Long Lin"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008456", "OA papers": [{"PaperId": "https://openalex.org/W2122710432", "PaperTitle": "A Two-Result-per-Cycle Deblocking Filter Architecture for QFHD H.264/AVC Decoder", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Yuan-Chun Lin", "Youn-Long Lin"]}]}, {"DBLP title": "A Timing-Dependent Power Estimation Framework Considering Coupling.", "DBLP authors": ["DiaaEldin Khalil", "Debjit Sinha", "Hai Zhou", "Yehea I. Ismail"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008739", "OA papers": [{"PaperId": "https://openalex.org/W2168512189", "PaperTitle": "A Timing-Dependent Power Estimation Framework Considering Coupling", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Intel (United States)": 1.0, "IBM (United States)": 1.0, "Northwestern University": 2.0}, "Authors": ["Diaa.E. Khalil", "Dhirendra N Sinha", "Hai Zhou", "Yehea Ismail"]}]}, {"DBLP title": "Energy-Efficient Dynamic Instruction Scheduling Logic Through Instruction Grouping.", "DBLP authors": ["Hiroshi Sasaki", "Masaaki Kondo", "Hiroshi Nakamura"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2013397", "OA papers": [{"PaperId": "https://openalex.org/W2117853355", "PaperTitle": "Energy-Efficient Dynamic Instruction Scheduling Logic Through Instruction Grouping", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokyo University of Science": 2.0, "University of Electro-Communications": 1.0}, "Authors": ["Hiroshi Sasaki", "Michio Kondo", "Hironobu Nakamura"]}]}, {"DBLP title": "Efficient Automatic Resolution of Encoding Conflicts Using STG Unfoldings.", "DBLP authors": ["Victor Khomenko"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2012156", "OA papers": [{"PaperId": "https://openalex.org/W3148945005", "PaperTitle": "Efficient Automatic Resolution of Encoding Conflicts Using STG Unfoldings", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Newcastle University": 1.0}, "Authors": ["Khomenko"]}]}, {"DBLP title": "Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits.", "DBLP authors": ["Sobeeh Almukhaizim", "Feng Shi", "Eric Love", "Yiorgos Makris"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2014381", "OA papers": [{"PaperId": "https://openalex.org/W2143291726", "PaperTitle": "Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Kuwait University": 1.0, "Marvell (United States)": 0.5, "Analog Devices (United States)": 0.5, "Yale University": 2.0}, "Authors": ["Sobeeh Almukhaizim", "Feng Shi", "Ernie Love", "Yiorgos Makris"]}]}, {"DBLP title": "Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic.", "DBLP authors": ["Tsung-Te Liu", "Louis P. Alarc\u00f3n", "Matthew D. Pierson", "Jan M. Rabaey"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2012054", "OA papers": [{"PaperId": "https://openalex.org/W2155304852", "PaperTitle": "Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Tsung-Te Liu", "Louis P. Alarcon", "Merle D. Pierson", "Jan M. Rabaey"]}]}, {"DBLP title": "Power Reduction of Asynchronous Logic Circuits Using Activity Detection.", "DBLP authors": ["Yvain Thonnart", "Edith Beign\u00e9", "Alexandre Valentian", "Pascal Vivet"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011912", "OA papers": [{"PaperId": "https://openalex.org/W2127797260", "PaperTitle": "Power Reduction of Asynchronous Logic Circuits Using Activity Detection", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"CEA LETI": 4.0}, "Authors": ["Yvain Thonnart", "Edith Beigne", "Alexandre Valentian", "Pascal Vivet"]}]}, {"DBLP title": "Constrained Asynchronous Ring Structures for Robust Digital Oscillators.", "DBLP authors": ["J\u00e9r\u00e9mie Hamon", "Laurent Fesquet", "Benoit Miscopein", "Marc Renaudin"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2011801", "OA papers": [{"PaperId": "https://openalex.org/W2171129170", "PaperTitle": "Constrained Asynchronous Ring Structures for Robust Digital Oscillators", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Grenoble Institute of Technology": 1.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0, "Orange (France)": 1.0, "Tiempo SAS, Montbonnot St Martin, France#TAB#": 1.0}, "Authors": ["Jacques Hamon", "Laurent Fesquet", "Benoit Miscopein", "Marc Renaudin"]}]}, {"DBLP title": "Scalable Multi-Input-Multi-Output Queues With Application to Variation-Tolerant Architectures.", "DBLP authors": ["C. H. van Berkel", "Timo van Roermund"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2012929", "OA papers": [{"PaperId": "https://openalex.org/W2066430039", "PaperTitle": "Scalable Multi-Input\u2013Multi-Output Queues With Application to Variation-Tolerant Architectures", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Eindhoven University of Technology": 1.0, "NXP (Netherlands)": 1.0}, "Authors": ["C.H. van Berkel", "Timo van Roermund"]}]}, {"DBLP title": "Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication.", "DBLP authors": ["William F. McLaughlin", "Amitava Mitra", "Steven M. Nowick"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2017909", "OA papers": [{"PaperId": "https://openalex.org/W2161563931", "PaperTitle": "Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Columbia University": 2.0, "Intel (India)": 1.0}, "Authors": ["W.F. McLaughlin", "A. Mitra", "Steven M. Nowick"]}]}, {"DBLP title": "Uncertainty-Aware Dynamic Power Management in Partially Observable Domains.", "DBLP authors": ["Hwisung Jung", "Massoud Pedram"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2009014", "OA papers": [{"PaperId": "https://openalex.org/W2096488089", "PaperTitle": "Uncertainty-Aware Dynamic Power Management in Partially Observable Domains", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Hwisung Jung", "Massoud Pedram"]}]}, {"DBLP title": "History Index of Correct Computation for Fault-Tolerant Nano-Computing.", "DBLP authors": ["Yocheved Dotan", "Nadav Levison", "Roi Avidan", "David J. Lilja"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2012014", "OA papers": [{"PaperId": "https://openalex.org/W2146837847", "PaperTitle": "History Index of Correct Computation for Fault-Tolerant Nano-Computing", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Ruppin Academic Center": 3.0, "University of Minnesota": 1.0}, "Authors": ["Y. Dotan", "Nadav Levison", "R. Avidan", "David J. Lilja"]}]}, {"DBLP title": "On the Exploitation of Narrow-Width Values for Improving Register File Reliability.", "DBLP authors": ["Jie S. Hu", "Shuai Wang", "Sotirios G. Ziavras"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2017441", "OA papers": [{"PaperId": "https://openalex.org/W2104761433", "PaperTitle": "On the Exploitation of Narrow-Width Values for Improving Register File Reliability", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"New Jersey Institute of Technology": 3.0}, "Authors": ["Jie Hu", "Shuai Wang", "Sotirios G. Ziavras"]}]}, {"DBLP title": "Charge Pump Architectures Based on Dynamic Gate Control of the Pass-Transistors.", "DBLP authors": ["Anna Richelli", "Luigi Colalongo", "Luca Mensi", "Alessio Cacciatori", "Zsolt Mikl\u00f3s Kov\u00e1cs-Vajna"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008832", "OA papers": [{"PaperId": "https://openalex.org/W2135922570", "PaperTitle": "Charge Pump Architectures Based on Dynamic Gate Control of the Pass-Transistors", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Brescia University": 2.5, "University of Brescia": 2.5}, "Authors": ["Anna Richelli", "Luigi Colalongo", "L. Mensi", "A. Cacciatori", "Z.M. Kovacs-Vajna"]}]}, {"DBLP title": "A Fully Pipelined Architecture for the LOCO-I Compression Algorithm.", "DBLP authors": ["Pierantonio Merlino", "Antonio Abramo"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2009188", "OA papers": [{"PaperId": "https://openalex.org/W2134554944", "PaperTitle": "A Fully Pipelined Architecture for the LOCO-I Compression Algorithm", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Udine": 2.0}, "Authors": ["P. Merlino", "Antonio Abramo"]}]}, {"DBLP title": "Exploiting Memory Soft Redundancy for Joint Improvement of Error Tolerance and Access Efficiency.", "DBLP authors": ["Shuo Wang", "Lei Wang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001743", "OA papers": [{"PaperId": "https://openalex.org/W2115650818", "PaperTitle": "Exploiting Memory Soft Redundancy for Joint Improvement of Error Tolerance and Access Efficiency", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Shuo Wang", "Lei Wang"]}]}, {"DBLP title": "Symbolic Polynomial Maximization Over Convex Sets and Its Application to Memory Requirement Estimation.", "DBLP authors": ["Philippe Clauss", "Federico Javier Fern\u00e1ndez", "Diego Garbervetsky", "Sven Verdoolaege"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002049", "OA papers": [{"PaperId": "https://openalex.org/W2148883119", "PaperTitle": "Symbolic Polynomial Maximization Over Convex Sets and Its Application to Memory Requirement Estimation", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Laboratoire des Sciences de l'Ing\u00e9nieur, de l'Informatique et de l'Imagerie": 1.0, "Fundaci\u00f3n Ciencias Exactas y Naturales": 1.0, "University of Buenos Aires": 1.0, "Leiden University": 0.5, "KU Leuven": 0.5}, "Authors": ["Philippe Clauss", "F.J. Fernandez", "Diego Garbervetsky", "Sven Verdoolaege"]}]}, {"DBLP title": "Nanowire Crossbar Logic and Standard Cell-Based Integration.", "DBLP authors": ["Mian Dong", "Lin Zhong"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002303", "OA papers": [{"PaperId": "https://openalex.org/W2123912201", "PaperTitle": "Nanowire Crossbar Logic and Standard Cell-Based Integration", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Rice University": 2.0}, "Authors": ["Mian Dong", "Lin Zhong"]}]}, {"DBLP title": "Realizing a Sub-Linear Time String-Matching Algorithm With a Hardware Accelerator Using Bloom Filters.", "DBLP authors": ["Po-Ching Lin", "Ying-Dar Lin", "Yuan-Cheng Lai", "Yi-Jun Zheng", "Tsern-Huei Lee"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2012011", "OA papers": [{"PaperId": "https://openalex.org/W2160191859", "PaperTitle": "Realizing a Sub-Linear Time String-Matching Algorithm With a Hardware Accelerator Using Bloom Filters", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0, "National Taiwan University of Science and Technology": 1.0}, "Authors": ["Po-Ching Lin", "Yin-Dar Lin", "Yuan-Cheng Lai", "Yijun Zheng", "Tsern-Huei Lee"]}]}, {"DBLP title": "FleXilicon Architecture and Its VLSI Implementation.", "DBLP authors": ["Jong-Suk Lee", "Dong Sam Ha"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2017440", "OA papers": [{"PaperId": "https://openalex.org/W2146363382", "PaperTitle": "FleXilicon Architecture and Its VLSI Implementation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Jong-Ho Lee", "Dong Sam Ha"]}]}, {"DBLP title": "Topology/Floorplan/Pipeline Co-Design of Cascaded Crossbar Bus.", "DBLP authors": ["Jun-hee Yoo", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2017442", "OA papers": [{"PaperId": "https://openalex.org/W2107772170", "PaperTitle": "Topology/Floorplan/Pipeline Co-Design of Cascaded Crossbar Bus", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Junhee Yoo", "Sungjoo Yoo", "Kiyoung Choi"]}]}, {"DBLP title": "Low-Power Programmable FPGA Routing Circuitry.", "DBLP authors": ["Jason Helge Anderson", "Farid N. Najm"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2017443", "OA papers": [{"PaperId": "https://openalex.org/W2137663768", "PaperTitle": "Low-Power Programmable FPGA Routing Circuitry", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["J. Anderson", "Farid N. Najm"]}]}, {"DBLP title": "Passivity Compensation Algorithm for Method-of-Characteristics-Based Multiconductor Transmission Line Interconnect Macromodels.", "DBLP authors": ["Changzhong Chen", "Dharmendra Saraswat", "Ramachandra Achar", "Emad Gad", "Michel S. Nakhla", "Mustapha Ch\u00e9rif-Eddine Yagoub"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2019795", "OA papers": [{"PaperId": "https://openalex.org/W2098671297", "PaperTitle": "Passivity Compensation Algorithm for Method-of-Characteristics-Based Multiconductor Transmission Line Interconnect Macromodels", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Celestica Global Design Services, Ottawa, ON, Canada#TAB#": 1.0, "TE Connectivity (United States)": 1.0, "Carleton University": 2.0, "University of Ottawa": 2.0}, "Authors": ["Changzhong Chen", "Dharmendra Saraswat", "Ramachandra Achar", "Emad Gad", "Michel Nakhla", "Mustapha C. E. Yagoub"]}]}, {"DBLP title": "Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff.", "DBLP authors": ["Renato Fernandes Hentschke", "Jagannathan Narasimhan", "Marcelo O. Johann", "Ricardo Reis"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2019798", "OA papers": [{"PaperId": "https://openalex.org/W2124525851", "PaperTitle": "Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "IBM (United States)": 1.0}, "Authors": ["Reinhard Hentschke", "Jagannathan Narasimhan", "Monika Johann", "Rui L. Reis"]}]}, {"DBLP title": "Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign.", "DBLP authors": ["Ren-Jie Lee", "Hung-Ming Chen"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2017795", "OA papers": [{"PaperId": "https://openalex.org/W2057531672", "PaperTitle": "Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Ren-Jie Lee", "Hung-Ming Chen"]}]}, {"DBLP title": "Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields.", "DBLP authors": ["Kendall Ananyi", "Hamad Alrimeih", "Daler N. Rakhmatov"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2019415", "OA papers": [{"PaperId": "https://openalex.org/W2137153089", "PaperTitle": "Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"FinancialCAD Corp., Surrey, BC, Canada": 1.0, "University of Victoria": 2.0}, "Authors": ["K. Ananyi", "Hamad Alrimeih", "Daler Rakhmatov"]}]}, {"DBLP title": "Predictive-Flow-Queue-Based Energy Optimization for Gigabit Ethernet Controllers.", "DBLP authors": ["Hwisung Jung", "Andy Hwang", "Massoud Pedram"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2019815", "OA papers": [{"PaperId": "https://openalex.org/W2013869530", "PaperTitle": "Predictive-Flow-Queue-Based Energy Optimization for Gigabit Ethernet Controllers", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Southern California": 2.0, "Broadcom (United States)": 1.0}, "Authors": ["Hwisung Jung", "A. Hwang", "Massoud Pedram"]}]}, {"DBLP title": "Energy-Efficient Subthreshold Processor Design.", "DBLP authors": ["Bo Zhai", "Sanjay Pant", "Leyla Nazhandali", "Scott Hanson", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Todd M. Austin", "Dennis Sylvester", "David T. Blaauw"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2007564", "OA papers": [{"PaperId": "https://openalex.org/W2157204696", "PaperTitle": "Energy-Efficient Subthreshold Processor Design", "Year": 2009, "CitationCount": 131, "EstimatedCitation": 131, "Affiliations": {"University of Michigan\u2013Ann Arbor": 11.0}, "Authors": ["Bo Zhai", "Satish C. Pant", "Leyla Nazhandali", "Susan Hanson", "J. M. Olson", "Aaron Reeves", "M. Minuth", "R. Helfand", "Todd Austin", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control.", "DBLP authors": ["Hui Shao", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001083", "OA papers": [{"PaperId": "https://openalex.org/W2155072332", "PaperTitle": "The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control", "Year": 2009, "CitationCount": 113, "EstimatedCitation": 113, "Affiliations": {"Hong Kong University of Science and Technology": 3.0}, "Authors": ["Hui Shao", "Chi-Ying Tsui", "Wing-Hung Ki"]}]}, {"DBLP title": "Design and Implementation of a Field Programmable CRC Circuit Architecture.", "DBLP authors": ["Ciaran Toal", "Kieran McLaughlin", "Sakir Sezer", "Xin Yang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008741", "OA papers": [{"PaperId": "https://openalex.org/W2098096537", "PaperTitle": "Design and Implementation of a Field Programmable CRC Circuit Architecture", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Queen's University Belfast": 4.0}, "Authors": ["Ciaran Toal", "Kenneth D.T-R McLaughlin", "Siren Sezer", "Xin Yang"]}]}, {"DBLP title": "A Parallel Pruned Bit-Reversal Interleaver.", "DBLP authors": ["Mohammad M. Mansour"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2008831", "OA papers": [{"PaperId": "https://openalex.org/W2156465821", "PaperTitle": "A Parallel Pruned Bit-Reversal Interleaver", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Qualcomm (United States)": 0.5, "American University of Beirut": 0.5}, "Authors": ["Mohammad M. Mansour"]}]}, {"DBLP title": "IEEE Standard 1500 Compatible Delay Test Framework.", "DBLP authors": ["Po-Lin Chen", "Jhih-Wei Lin", "Tsin-Yuan Chang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2013983", "OA papers": [{"PaperId": "https://openalex.org/W2110722828", "PaperTitle": "IEEE Standard 1500 Compatible Delay Test Framework", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Po-Lin Chen", "Jun Lin", "Tsin-Yuan Chang"]}]}, {"DBLP title": "Design of the Switching Controller for the High-Capacity Non-Blocking Internet Router.", "DBLP authors": ["Milos Petrovic", "Aleksandra Smiljanic", "Milos Blagojevic"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2019817", "OA papers": [{"PaperId": "https://openalex.org/W2150256095", "PaperTitle": "Design of the Switching Controller for the High-Capacity Non-Blocking Internet Router", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Belgrade": 3.0}, "Authors": ["M Milan Petrovic", "Aleksandra Smiljanic", "Milutin Blagojevic"]}]}, {"DBLP title": "Accurate Linear Model for SET Critical Charge Estimation.", "DBLP authors": ["Daniele Rossi", "Jos\u00e9 Manuel Cazeaux", "Martin Oma\u00f1a", "Cecilia Metra", "Abhijit Chatterjee"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2020391", "OA papers": [{"PaperId": "https://openalex.org/W2108126303", "PaperTitle": "Accurate Linear Model for SET Critical Charge Estimation", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Bologna": 4.0, "Georgia Institute of Technology": 1.0}, "Authors": ["D. M. Rossi", "J.M. Cazeaux", "Martin Omana", "Cecilia Metra", "Avishek Chatterjee"]}]}, {"DBLP title": "Simple and Accurate Models for Capacitance Considering Floating Metal Fill Insertion.", "DBLP authors": ["Youngmin Kim", "Dusan Petranovic", "Dennis Sylvester"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2020392", "OA papers": [{"PaperId": "https://openalex.org/W2116082655", "PaperTitle": "Simple and Accurate Models for Capacitance Considering Floating Metal Fill Insertion", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"QCT Qualcomm, Inc., San Diego, CA, USA": 1.0, "Mentor Technologies": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Young-Min Kim", "D. M. Petranovic", "Dennis Sylvester"]}]}, {"DBLP title": "On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems.", "DBLP authors": ["Lei Zhang", "Yinhe Han", "Qiang Xu", "Xiaowei Li", "Huawei Li"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002108", "OA papers": [{"PaperId": "https://openalex.org/W2137813456", "PaperTitle": "On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems", "Year": 2009, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing, China": 4.0, "Chinese University of Hong Kong, Shenzhen": 1.0}, "Authors": ["Lei Zhang", "Yinhe Han", "Qiang Xu", "Xiaowei Li", "Huawei Li"]}]}, {"DBLP title": "An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs.", "DBLP authors": ["Shah M. Jahinuzzaman", "Mohammad Sharifkhani", "Manoj Sachdev"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003511", "OA papers": [{"PaperId": "https://openalex.org/W2170649610", "PaperTitle": "An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs", "Year": 2009, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"University of Waterloo": 2.5, "Sharif University of Technology": 0.5}, "Authors": ["Shah M. Jahinuzzaman", "Mohammad Sharifkhani", "Manoj Sachdev"]}]}, {"DBLP title": "Low-Power Clocked-Pseudo-NMOS Flip-Flop for Level Conversion in Dual Supply Systems.", "DBLP authors": ["Peiyi Zhao", "Jason McNeely", "Pradeep Kumar Golconda", "Soujanya Venigalla", "Nan Wang", "Magdy A. Bayoumi", "Weidong Kuang", "Luke Downey"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002426", "OA papers": [{"PaperId": "https://openalex.org/W2163198226", "PaperTitle": "Low-Power Clocked-Pseudo-NMOS Flip-Flop for Level Conversion in Dual Supply Systems", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Chapman University": 2.0, "University of Louisiana at Lafayette": 2.0, "Intel (United States)": 2.0, "West Virginia University Institute of Technology": 1.0, "American University": 1.0}, "Authors": ["Peiyi Zhao", "Jason McNeely", "Pradeep Golconda", "Sridhar Venigalla", "Nan Wang", "Magdy Bayoumi", "Weidong Kuang", "Luke A. Downey"]}]}, {"DBLP title": "Sleep Transistor Sizing and Adaptive Control for Supply Noise Minimization Considering Resonance.", "DBLP authors": ["Jie Gu", "Hanyong Eom", "John Keane", "Chris H. Kim"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003516", "OA papers": [{"PaperId": "https://openalex.org/W2109080246", "PaperTitle": "Sleep Transistor Sizing and Adaptive Control for Supply Noise Minimization Considering Resonance", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Jie Gu", "Hanyong Eom", "James T. Keane", "Changsoo Kim"]}]}, {"DBLP title": "A Low-Power Delay Buffer Using Gated Driver Tree.", "DBLP authors": ["Po-Chun Hsieh", "Jing-Siang Jhuang", "Pei-Yun Tsai", "Tzi-Dar Chiueh"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004704", "OA papers": [{"PaperId": "https://openalex.org/W2100269746", "PaperTitle": "A Low-Power Delay Buffer Using Gated Driver Tree", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei, Taiwan": 4.0}, "Authors": ["Po-Chun Hsieh", "Jing-Siang Jhuang", "Pei-Yun Tsai", "Tzi-Dar Chiueh"]}]}, {"DBLP title": "Variation-Tolerant Dynamic Power Management at the System-Level.", "DBLP authors": ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2019803", "OA papers": [{"PaperId": "https://openalex.org/W2142577331", "PaperTitle": "Variation-Tolerant Dynamic Power Management at the System-Level", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, San Diego": 2.0, "NEC Labs America, Princeton NJ": 2.0}, "Authors": ["Sanjeev Chandra", "K. Lahiri", "Anand Raghunathan", "Sourav Dey"]}]}, {"DBLP title": "Multiplication Acceleration Through Twin Precision.", "DBLP authors": ["Magnus Sj\u00e4lander", "Per Larsson-Edefors"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002107", "OA papers": [{"PaperId": "https://openalex.org/W2114025510", "PaperTitle": "Multiplication Acceleration Through Twin Precision", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Chalmers University of Technology": 2.0}, "Authors": ["Magnus Sj\u00e4lander", "Per Larsson-Edefors"]}]}, {"DBLP title": "CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays.", "DBLP authors": ["Julio A. de Oliveira Filho", "Stephan Masekowsky", "Thomas Schweizer", "Wolfgang Rosenstiel"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002429", "OA papers": [{"PaperId": "https://openalex.org/W2156731210", "PaperTitle": "CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of T\u00fcbingen": 4.0}, "Authors": ["J. Oliveira Filho", "S. Masekowsky", "Julian Sitarek", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "A 152-mW Mobile Multimedia SoC With Fully Programmable 3-D Graphics and MPEG4/H.264/JPEG.", "DBLP authors": ["Jeong-Ho Woo", "Ju-Ho Sohn", "Hyejung Kim", "Hoi-Jun Yoo"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002431", "OA papers": [{"PaperId": "https://openalex.org/W2117365326", "PaperTitle": "A 152-mW Mobile Multimedia SoC With Fully Programmable 3-D Graphics and MPEG4/H.264/JPEG", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "LG Corporation (South Korea)": 1.0}, "Authors": ["Jeong-Ho Woo", "Ju-Ho Sohn", "Hye-Jung Kim", "Hoi-Jun Yoo"]}]}, {"DBLP title": "A 32-Gb/s On-Chip Bus With Driver Pre-Emphasis Signaling.", "DBLP authors": ["Liang Zhang", "John M. Wilson", "Rizwan Bashirullah", "Lei Luo", "Jian Xu", "Paul D. Franzon"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002682", "OA papers": [{"PaperId": "https://openalex.org/W2107554324", "PaperTitle": "A 32-Gb/s On-Chip Bus With Driver Pre-Emphasis Signaling", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"North Carolina State University": 5.0, "University of Florida": 1.0}, "Authors": ["Lei Zhang", "James R. Wilson", "Rizwan Bashirullah", "Lei Luo", "Jian Xu", "Paul D. Franzon"]}]}, {"DBLP title": "VLSI Implementation of an Edge-Oriented Image Scaling Processor.", "DBLP authors": ["Pei-Yin Chen", "Chih-Yuan Lien", "Chi-Pin Lu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003003", "OA papers": [{"PaperId": "https://openalex.org/W2172171018", "PaperTitle": "VLSI Implementation of an Edge-Oriented Image Scaling Processor", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Pei-Yin Chen", "Chih-Yuan Lien", "Chi-Pin Lu"]}]}, {"DBLP title": "A VLIW Vector Media Coprocessor With Cascaded SIMD ALUs.", "DBLP authors": ["Takahisa Wada", "Shunichi Ishiwata", "Katsuyuki Kimura", "Keiri Nakanishi", "Masato Sumiyoshi", "Takashi Miyamori", "Masaki Nakagawa"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003006", "OA papers": [{"PaperId": "https://openalex.org/W2130318049", "PaperTitle": "A VLIW Vector Media Coprocessor With Cascaded SIMD ALUs", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Toshiba (Japan)": 7.0}, "Authors": ["Takehiko Wada", "Shin'ichi Ishiwata", "Kaoru Kimura", "Koji Nakanishi", "Masataka Sumiyoshi", "Takashi Miyamori", "Masao Nakagawa"]}]}, {"DBLP title": "A New Architecture of a Two-Stage Lossless Data Compression and Decompression Algorithm.", "DBLP authors": ["Ming-Bo Lin", "Yung-Yi Chang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003512", "OA papers": [{"PaperId": "https://openalex.org/W1964986678", "PaperTitle": "A New Architecture of a Two-Stage Lossless Data Compression and Decompression Algorithm", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Ming-Bo Lin", "Yung Chang"]}]}, {"DBLP title": "Signal Assignment to Hierarchical Memory Organizations for Embedded Multidimensional Signal Processing Systems.", "DBLP authors": ["Florin Balasa", "Hongwei Zhu", "Ilie I. Luican"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003514", "OA papers": [{"PaperId": "https://openalex.org/W2157179237", "PaperTitle": "Signal Assignment to Hierarchical Memory Organizations for Embedded Multidimensional Signal Processing Systems", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Southern Utah University": 1.0, "American Rock Mechanics Association": 1.0, "University of Illinois at Chicago": 1.0}, "Authors": ["Florin Balasa", "Hongwei Zhu", "Ilie I. Luican"]}]}, {"DBLP title": "Synthesis Algorithm for Application-Specific Homogeneous Processor Networks.", "DBLP authors": ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Wei Jiang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004874", "OA papers": [{"PaperId": "https://openalex.org/W2099973165", "PaperTitle": "Synthesis Algorithm for Application-Specific Homogeneous Processor Networks", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Los Alamos National Laboratory": 4.0}, "Authors": ["Jason Cong", "Karthik Gururaj", "Guoling Han", "Wei Jiang"]}]}, {"DBLP title": "Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing.", "DBLP authors": ["De-Shiuan Chiou", "Shih-Hsin Chen", "Shih-Chieh Chang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001247", "OA papers": [{"PaperId": "https://openalex.org/W2124784317", "PaperTitle": "Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["De-Shiuan Chiou", "Shih-Hsin Chen", "Shih-Chieh Chang"]}]}, {"DBLP title": "Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces.", "DBLP authors": ["Bradley R. Quinton", "Steven J. E. Wilton"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001427", "OA papers": [{"PaperId": "https://openalex.org/W2113182920", "PaperTitle": "Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["B.R. Quinton", "Steve D. Wilton"]}]}, {"DBLP title": "Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study.", "DBLP authors": ["Dhruva Ghai", "Saraju P. Mohanty", "Elias Kougianos"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002046", "OA papers": [{"PaperId": "https://openalex.org/W2162372871", "PaperTitle": "Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study", "Year": 2009, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of North Texas": 2.5, "Engineering Systems (United States)": 0.5}, "Authors": ["Dhruva Ghai", "Soumya D. Mohanty", "Elias Kougianos"]}]}, {"DBLP title": "Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications.", "DBLP authors": ["Kyoungwoo Lee", "Aviral Shrivastava", "Ilya Issenin", "Nikil D. Dutt", "Nalini Venkatasubramanian"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002427", "OA papers": [{"PaperId": "https://openalex.org/W2102503603", "PaperTitle": "Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Irvine": 4.0, "Arizona State University": 1.0}, "Authors": ["Kyoungwoo Lee", "A. K. Shrivastava", "Ilya Issenin", "Nikil Dutt", "Nalini Venkatasubramanian"]}]}, {"DBLP title": "Multivoltage Multifrequency Low-Energy Synthesis for Functionally Pipelined Datapath.", "DBLP authors": ["Xianwu Xing", "Ching-Chuen Jong"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2002684", "OA papers": [{"PaperId": "https://openalex.org/W2138694084", "PaperTitle": "Multivoltage Multifrequency Low-Energy Synthesis for Functionally Pipelined Datapath", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Xianwu Xing", "Ching Chuen Jong"]}]}, {"DBLP title": "Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns.", "DBLP authors": ["Jason Thong", "Nicola Nicolici"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003004", "OA papers": [{"PaperId": "https://openalex.org/W2089902593", "PaperTitle": "Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Jason Thong", "Nicola Nicolici"]}]}, {"DBLP title": "Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration.", "DBLP authors": ["Sherief Reda", "Gregory Smith", "Larry Smith"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003513", "OA papers": [{"PaperId": "https://openalex.org/W2146630859", "PaperTitle": "Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration", "Year": 2009, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"Brown University": 0.5, "Providence College": 0.5, "SEMATECH, AUSTIN, TX.": 2.0}, "Authors": ["Sherief Reda", "Geoffrey Smith", "Laurence C. Smith"]}]}, {"DBLP title": "Low-Power Snoop Architecture for Synchronized Producer-Consumer Embedded Multiprocessing.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2019414", "OA papers": [{"PaperId": "https://openalex.org/W2113354516", "PaperTitle": "Low-Power Snoop Architecture for Synchronized Producer-Consumer Embedded Multiprocessing", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Chenjie Yu", "P. Petrov"]}]}, {"DBLP title": "A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches.", "DBLP authors": ["Chang-Hyo Yu", "Kyusik Chung", "Donghyun Kim", "Seok-Hoon Kim", "Lee-Sup Kim"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003515", "OA papers": [{"PaperId": "https://openalex.org/W2032960710", "PaperTitle": "A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Samsung (South Korea)": 1.0, "Korea Advanced Institute of Science and Technology": 3.0, "Qualcomm (United States)": 1.0}, "Authors": ["Chang-Hyo Yu", "Kyusik Chung", "Dong-Hyun Kim", "Seokhoon Kim", "Lee-Sup Kim"]}]}, {"DBLP title": "Analog Automatic Test Pattern Generation for Quasi-Static Structural Test.", "DBLP authors": ["Amir Zjajo", "Jos\u00e9 Pineda de Gyvez"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003517", "OA papers": [{"PaperId": "https://openalex.org/W2096686240", "PaperTitle": "Analog Automatic Test Pattern Generation for Quasi-Static Structural Test", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"NXP (Netherlands)": 1.5, "Eindhoven University of Technology": 0.5}, "Authors": ["Amir Zjajo", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "X-Align: Improving the Scan Cell Observability of Response Compactors.", "DBLP authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004589", "OA papers": [{"PaperId": "https://openalex.org/W2155394810", "PaperTitle": "X-Align: Improving the Scan Cell Observability of Response Compactors", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Kuwait University": 2.0}, "Authors": ["Ozgur Sinanoglu", "Sobeeh Almukhaizim"]}]}, {"DBLP title": "Methodology for Efficient Substrate Noise Analysis in Large-Scale Mixed-Signal Circuits.", "DBLP authors": ["Emre Salman", "Renatas Jakushokas", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003518", "OA papers": [{"PaperId": "https://openalex.org/W2147910024", "PaperTitle": "Methodology for Efficient Substrate Noise Analysis in Large-Scale Mixed-Signal Circuits", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Rochester": 3.0, "Freescale Semiconductor, Microwave and Mixed-Signal Technologies, Tempe, AZ, USA": 2.0}, "Authors": ["Emre Salman", "Renatas Jakushokas", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"]}]}, {"DBLP title": "Mesh-of-Trees and Alternative Interconnection Networks for Single-Chip Parallelism.", "DBLP authors": ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003999", "OA papers": [{"PaperId": "https://openalex.org/W2149264708", "PaperTitle": "Mesh-of-Trees and Alternative Interconnection Networks for Single-Chip Parallelism", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"]}]}, {"DBLP title": "Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs.", "DBLP authors": ["Victor Dumitriu", "Gul N. Khan"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004592", "OA papers": [{"PaperId": "https://openalex.org/W2159795949", "PaperTitle": "Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs", "Year": 2009, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Toronto Metropolitan University": 2.0}, "Authors": ["Victor Dumitriu", "G. N. Khan"]}]}, {"DBLP title": "Checksum-Based Probabilistic Transient-Error Compensation for Linear Digital Systems.", "DBLP authors": ["Maryam Ashouei", "Abhijit Chatterjee"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004587", "OA papers": [{"PaperId": "https://openalex.org/W2098564826", "PaperTitle": "Checksum-Based Probabilistic Transient-Error Compensation for Linear Digital Systems", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["M. Ashouei", "Avishek Chatterjee"]}]}, {"DBLP title": "A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time.", "DBLP authors": ["Moo-young Kim", "Dongsuk Shin", "Hyunsoo Chae", "Chulwoo Kim"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004591", "OA papers": [{"PaperId": "https://openalex.org/W2151516060", "PaperTitle": "A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Korea University": 4.0}, "Authors": ["Moo Hwan Kim", "Dongsuk D. Shin", "Hyun-Soo Chae", "Chulwoo Kim"]}]}, {"DBLP title": "Finite-Point-Based Transistor Model: A New Approach to Fast Circuit Simulation.", "DBLP authors": ["Min Chen", "Wei Zhao", "Frank Liu", "Yu Cao"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005061", "OA papers": [{"PaperId": "https://openalex.org/W2157456213", "PaperTitle": "Finite-Point-Based Transistor Model: A New Approach to Fast Circuit Simulation", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Arizona State University": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Min Chen", "Wei Zhao", "F. Liu", "Yu Cao"]}]}, {"DBLP title": "A Low-Power Field-Programmable Gate Array Routing Fabric.", "DBLP authors": ["Mingjie Lin", "Abbas El Gamal"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005098", "OA papers": [{"PaperId": "https://openalex.org/W2164515409", "PaperTitle": "A Low-Power Field-Programmable Gate Array Routing Fabric", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Mingjie Lin", "A. El Gamal"]}]}, {"DBLP title": "Architecture-Level Thermal Characterization for Multicore Microprocessors.", "DBLP authors": ["Duo Li", "Sheldon X.-D. Tan", "Eduardo H. Pacheco", "Murli Tirumala"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005193", "OA papers": [{"PaperId": "https://openalex.org/W2164681134", "PaperTitle": "Architecture-Level Thermal Characterization for Multicore Microprocessors", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Riverside": 2.0, "Intel (United States)": 2.0}, "Authors": ["Bo Yang", "Shao Min Tan", "Eduardo H. Pacheco", "Murli Tirumala"]}]}, {"DBLP title": "Interests and Limitations of Technology Scaling for Subthreshold Logic.", "DBLP authors": ["David Bol", "Renaud Ambroise", "Denis Flandre", "Jean-Didier Legat"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005413", "OA papers": [{"PaperId": "https://openalex.org/W2095816496", "PaperTitle": "Interests and Limitations of Technology Scaling for Subthreshold Logic", "Year": 2009, "CitationCount": 139, "EstimatedCitation": 139, "Affiliations": {"Universit\u00e9 Catholique de Louvain": 4.0}, "Authors": ["David Bol", "Renaud Ambroise", "Denis Flandre", "Jean-Didier Legat"]}]}, {"DBLP title": "Mitigating the Impact of Variability on Chip-Multiprocessor Power and Performance.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2020394", "OA papers": [{"PaperId": "https://openalex.org/W2111563118", "PaperTitle": "Mitigating the Impact of Variability on Chip-Multiprocessor Power and Performance", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Sandra Herbert", "Diana Marculescu"]}]}, {"DBLP title": "Variable Input Delay CMOS Logic for Low Power Design.", "DBLP authors": ["Tezaswi Raja", "Vishwani D. Agrawal", "Michael L. Bushnell"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2027567", "OA papers": [{"PaperId": "https://openalex.org/W2021452258", "PaperTitle": "Variable Input Delay CMOS Logic for Low Power Design", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Nvidia (United States)": 1.0, "Auburn University": 0.5, "Rutgers, The State University of New Jersey": 1.5}, "Authors": ["T. V. Raja", "Vishwani D. Agrawal", "Michael L. Bushnell"]}]}, {"DBLP title": "A High-Speed Word Level Finite Field Multiplier in BBF2m Using Redundant Representation.", "DBLP authors": ["Ashkan Hosseinzadeh Namin", "Huapeng Wu", "Majid Ahmadi"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2003005", "OA papers": [{"PaperId": "https://openalex.org/W2108669494", "PaperTitle": "A High-Speed Word Level Finite Field Multiplier in ${\\BBF}_{2^m}$ Using Redundant Representation", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Windsor": 3.0}, "Authors": ["Ashkan Hosseinzadeh Namin", "Huapeng Wu", "Majid Ahmadi"]}]}, {"DBLP title": "Design and Analysis of Two Low-Power SRAM Cell Structures.", "DBLP authors": ["G. Razavipour", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2004590", "OA papers": [{"PaperId": "https://openalex.org/W2096029841", "PaperTitle": "Design and Analysis of Two Low-Power SRAM Cell Structures", "Year": 2009, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"University of Tehran": 2.0, "University of Southern California": 1.0}, "Authors": ["G. Razavipour", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Analysis of Resistive-Open Defects in SRAM Sense Amplifiers.", "DBLP authors": ["Alexandre Ney", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005194", "OA papers": [{"PaperId": "https://openalex.org/W2117812595", "PaperTitle": "Analysis of Resistive-Open Defects in SRAM Sense Amplifiers", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0, "Infineon Technol., Sophia-Antipolis, France": 1.0}, "Authors": ["Andreas Ney", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Martin Bastian"]}]}, {"DBLP title": "Identification of Dominant Noise Source and Parameter Sensitivity for Substrate Coupling.", "DBLP authors": ["Emre Salman", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005195", "OA papers": [{"PaperId": "https://openalex.org/W2155590443", "PaperTitle": "Identification of Dominant Noise Source and Parameter Sensitivity for Substrate Coupling", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Rochester": 2.0, "ON Semiconductor (United States)": 2.0}, "Authors": ["Emre Salman", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"]}]}, {"DBLP title": "A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Jonghee W. Yoon", "Aviral Shrivastava", "Sanghyun Park", "Minwook Ahn", "Yunheung Paek"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2001746", "OA papers": [{"PaperId": "https://openalex.org/W2112136590", "PaperTitle": "A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Seoul National University": 4.0, "Arizona State University": 1.0}, "Authors": ["Jin Hee Yoon", "A. K. Shrivastava", "Sanghyun Park", "Minwook Ahn", "Yunheung Paek"]}]}, {"DBLP title": "A DLL Design for Testing I/O Setup and Hold Times.", "DBLP authors": ["Cheng Jia", "Linda Milor"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005522", "OA papers": [{"PaperId": "https://openalex.org/W2129147891", "PaperTitle": "A DLL Design for Testing I/O Setup and Hold Times", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Cheng Jia", "Linda Milor"]}]}, {"DBLP title": "Implementing Multiphase Resonant Clocking on a Finite-Impulse Response Filter.", "DBLP authors": ["Zhengtao Yu", "Xun Liu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006477", "OA papers": [{"PaperId": "https://openalex.org/W2134624431", "PaperTitle": "Implementing Multiphase Resonant Clocking on a Finite-Impulse Response Filter", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Zhengtao Yu", "Xun Liu"]}]}, {"DBLP title": "Backward Interpolation Architecture for Algebraic Soft-Decision Reed-Solomon Decoding.", "DBLP authors": ["Jiangli Zhu", "Xinmiao Zhang", "Zhongfeng Wang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005575", "OA papers": [{"PaperId": "https://openalex.org/W2134791857", "PaperTitle": "Backward Interpolation Architecture for Algebraic Soft-Decision Reed\u2013Solomon Decoding", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Case Western Reserve University": 2.0, "Broadcom (United States)": 1.0}, "Authors": ["Jiangli Zhu", "Xinmiao Zhang", "Zhongfeng Wang"]}]}, {"DBLP title": "Adaptive Frequency-Domain Channel Estimator in 4 , times , 4 MIMO-OFDM Modems.", "DBLP authors": ["Ming-Fu Sun", "Ta-Yang Juan", "Kan-Si Lin", "Terng-Yin Hsu"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005672", "OA papers": [{"PaperId": "https://openalex.org/W2164562266", "PaperTitle": "Adaptive Frequency-Domain Channel Estimator in 4$ \\,\\times \\,$4 MIMO-OFDM Modems", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Ming-Fu Sun", "Ta-Yang Juan", "Kan-Si Lin", "Terng-Yin Hsu"]}]}, {"DBLP title": "Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects.", "DBLP authors": ["Amlan Ganguly", "Partha Pratim Pande", "Benjamin Belzer"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005722", "OA papers": [{"PaperId": "https://openalex.org/W2129233954", "PaperTitle": "Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects", "Year": 2009, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"Washington State University": 3.0}, "Authors": ["A. K. Ganguly", "Partha Pratim Pande", "Benjamin J. Belzer"]}]}, {"DBLP title": "A Framework for Power-Gating Functional Units in Embedded Microprocessors.", "DBLP authors": ["Soumyaroop Roy", "Nagarajan Ranganathan", "Srinivas Katkoori"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005774", "OA papers": [{"PaperId": "https://openalex.org/W2138406631", "PaperTitle": "A Framework for Power-Gating Functional Units in Embedded Microprocessors", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["Scott Roy", "Nagarajan Ranganathan", "Srinivas Katkoori"]}]}, {"DBLP title": "Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration.", "DBLP authors": ["Simone Corbetta", "Massimo Morandi", "Marco Novati", "Marco D. Santambrogio", "Donatella Sciuto", "Paola Spoletini"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005670", "OA papers": [{"PaperId": "https://openalex.org/W2100981069", "PaperTitle": "Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Politecnico di Milano": 6.0}, "Authors": ["Sabrina Corbetta", "M. Morandi", "M. Novati", "Marco D. Santambrogio", "Donatella Sciuto", "Paola Spoletini"]}]}, {"DBLP title": "Effective Diagnostic Pattern Generation Strategy for Transition-Delay Faults in Full-Scan SOCs.", "DBLP authors": ["Davide Appello", "Paolo Bernardi", "Michelangelo Grosso", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006177", "OA papers": [{"PaperId": "https://openalex.org/W2073327942", "PaperTitle": "Effective Diagnostic Pattern Generation Strategy for Transition-Delay Faults in Full-Scan SOCs", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (Italy)": 1.0, "Polytechnic University of Turin": 4.0}, "Authors": ["D. Appello", "Paolo Bernardi", "Michelangelo Grosso", "E. J. Sanchez", "Matteo Sonza Reorda"]}]}, {"DBLP title": "Energy-Efficient Dual-Edge-Triggered Level Converting Flip Flops With Symmetry in Setup Times and Insensitivity to Output Parasitics.", "DBLP authors": ["Lih-Yih Chiou", "Shien-Chun Luo"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2007959", "OA papers": [{"PaperId": "https://openalex.org/W2115328878", "PaperTitle": "Energy-Efficient Dual-Edge-Triggered Level Converting Flip Flops With Symmetry in Setup Times and Insensitivity to Output Parasitics", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Lih-Yih Chiou", "Shien-Chun Luo"]}]}, {"DBLP title": "A Fast Built-in Redundancy Analysis for Memories With Optimal Repair Rate Using a Line-Based Search Tree.", "DBLP authors": ["Woosik Jeong", "Ilkwon Kang", "Kyowon Jin", "Sungho Kang"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2005988", "OA papers": [{"PaperId": "https://openalex.org/W2136323667", "PaperTitle": "A Fast Built-in Redundancy Analysis for Memories With Optimal Repair Rate Using a Line-Based Search Tree", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Yonsei University": 2.0, "Product Development Division, Hynix Semiconductor, Inc., Incheon, South Korea": 2.0}, "Authors": ["Woo-Sik Jeong", "Il-Kwon Kang", "Kyo-Won Jin", "Sungho Kang"]}]}, {"DBLP title": "Impact of Die-to-Die and Within-Die Parameter Variations on the Clock Frequency and Throughput of Multi-Core Processors.", "DBLP authors": ["Keith A. Bowman", "Alaa R. Alameldeen", "Srikanth T. Srinivasan", "Chris Wilkerson"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006057", "OA papers": [{"PaperId": "https://openalex.org/W2125669810", "PaperTitle": "Impact of Die-to-Die and Within-Die Parameter Variations on the Clock Frequency and Throughput of Multi-Core Processors", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Kevin W. Bowman", "Alaa R. Alameldeen", "Sathish Srinivasan", "Christopher B. Wilkerson"]}]}, {"DBLP title": "Hardware Acceleration for Media/Transaction Applications in Network Processors.", "DBLP authors": ["Byeong Kil Lee", "Lizy K. John"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006847", "OA papers": [{"PaperId": "https://openalex.org/W2144662230", "PaperTitle": "Hardware Acceleration for Media/Transaction Applications in Network Processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (United States)": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Byeong Ha Lee", "Lizy K. John"]}]}, {"DBLP title": "A 2.5-GHz Built-in Jitter Measurement System in a Serial-Link Transceiver.", "DBLP authors": ["Shu-Yu Jiang", "Kuo-Hsing Cheng", "Pei-Yi Jian"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006476", "OA papers": [{"PaperId": "https://openalex.org/W2104751464", "PaperTitle": "A 2.5-GHz Built-in Jitter Measurement System in a Serial-Link Transceiver", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Central University": 3.0}, "Authors": ["Shu-Yu Jiang", "Kuo-Hsing Cheng", "Pei-Yi Jian"]}]}, {"DBLP title": "Floating-Point FPGA: Architecture and Modeling.", "DBLP authors": ["Chun Hok Ho", "Chi Wai Yu", "Philip Heng Wai Leong", "Wayne Luk", "Steven J. E. Wilton"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006616", "OA papers": [{"PaperId": "https://openalex.org/W2142676556", "PaperTitle": "Floating-Point FPGA: Architecture and Modeling", "Year": 2009, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Imperial College London": 3.0, "Chinese University of Hong Kong": 1.0, "University of British Columbia": 1.0}, "Authors": ["Chun Hsing Ho", "Wing Chi Yu", "Philip H. W. Leong", "Wayne Luk", "Steve D. Wilton"]}]}, {"DBLP title": "Improved Pervasive Sensing With RFID: An Ultra-Low Power Baseband Processor for UHF Tags.", "DBLP authors": ["Andrea Ricci", "Matteo Grisanti", "Ilaria De Munari", "Paolo Ciampolini"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006617", "OA papers": [{"PaperId": "https://openalex.org/W2109442331", "PaperTitle": "Improved Pervasive Sensing With RFID: An Ultra-Low Power Baseband Processor for UHF Tags", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Parma": 4.0}, "Authors": ["Alfredo Ricci", "M. Grisanti", "Ilaria De Munari", "Paolo Ciampolini"]}]}, {"DBLP title": "Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In.", "DBLP authors": ["Sudarshan Bahukudumbi", "Krishnendu Chakrabarty"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2006679", "OA papers": [{"PaperId": "https://openalex.org/W2146817711", "PaperTitle": "Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Duke University": 2.0}, "Authors": ["S. Bahukudumbi", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application.", "DBLP authors": ["Qingjin Du", "Jingcheng Zhuang", "Tad A. Kwasniewski"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2009.2017794", "OA papers": [{"PaperId": "https://openalex.org/W2125584168", "PaperTitle": "A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Texas Instruments (United States)": 1.0, "[AMD, Fort Collins, CO, USA]": 1.0, "Carleton University": 1.0}, "Authors": ["Qingjin Du", "Jingcheng Zhuang", "Tad Kwasniewski"]}]}, {"DBLP title": "Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies.", "DBLP authors": ["Yiran Chen", "Hai Li", "Kaushik Roy", "Cheng-Kok Koh"], "year": 2009, "doi": "https://doi.org/10.1109/TVLSI.2008.2007843", "OA papers": [{"PaperId": "https://openalex.org/W2105589287", "PaperTitle": "Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Seagate (United States)": 2.0, "Purdue University West Lafayette": 2.0}, "Authors": ["Yi Chen", "Hai Li", "Kaushik Roy", "Cheng-Kok Koh"]}]}]