Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 20 18:08:03 2020
| Host         : DESKTOP-EAA4J5I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.771        0.000                      0                   10        0.380        0.000                      0                   10        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.771        0.000                      0                   10        0.380        0.000                      0                   10        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.517ns (29.768%)  route 3.579ns (70.232%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.889     6.725    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_7/O
                         net (fo=15, routed)          1.189     8.039    LPU_wrapped/RegisterFile/Registers[2].Register_num/A_bus[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15/O
                         net (fo=1, routed)           0.000     8.163    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     8.380 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     8.380    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.094     8.474 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6/O
                         net (fo=1, routed)           0.420     8.894    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.316     9.210 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_3/O
                         net (fo=2, routed)           0.455     9.665    LPU_wrapped/CCR/CCR_register/Rout__36[0]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     9.789 r  LPU_wrapped/CCR/CCR_register/latched_data[2]_i_1/O
                         net (fo=2, routed)           0.626    10.415    LPU_wrapped/CCR/CCR_register/latched_data[2]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.590    15.013    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y76          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)       -0.067    15.185    LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.517ns (31.206%)  route 3.344ns (68.794%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.889     6.725    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_7/O
                         net (fo=15, routed)          1.189     8.039    LPU_wrapped/RegisterFile/Registers[2].Register_num/A_bus[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15/O
                         net (fo=1, routed)           0.000     8.163    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     8.380 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     8.380    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.094     8.474 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6/O
                         net (fo=1, routed)           0.420     8.894    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.316     9.210 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_3/O
                         net (fo=2, routed)           0.455     9.665    LPU_wrapped/CCR/CCR_register/Rout__36[0]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.124     9.789 r  LPU_wrapped/CCR/CCR_register/latched_data[2]_i_1/O
                         net (fo=2, routed)           0.391    10.180    LPU_wrapped/CCR/CCR_register/latched_data[2]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    15.017    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)       -0.067    15.189    LPU_wrapped/CCR/CCR_register/latched_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/MAR/MAR_register/latched_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.401ns (29.587%)  route 3.334ns (70.413%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.889     6.725    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_7/O
                         net (fo=15, routed)          1.204     8.054    LPU_wrapped/RegisterFile/Registers[2].Register_num/A_bus[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.124     8.178 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_6/O
                         net (fo=1, routed)           0.000     8.178    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_6_n_0
    SLICE_X2Y79          MUXF7 (Prop_muxf7_I1_O)      0.214     8.392 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_3/O
                         net (fo=2, routed)           0.602     8.994    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_3_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.297     9.291 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_1/O
                         net (fo=3, routed)           0.639     9.930    LPU_wrapped/PC/ALU_out[0]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.124    10.054 r  LPU_wrapped/PC/latched_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.054    LPU_wrapped/MAR/MAR_register/D_bus[0]
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/MAR/MAR_register/latched_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    15.017    LPU_wrapped/MAR/MAR_register/CLK
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/MAR/MAR_register/latched_data_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.031    15.287    LPU_wrapped/MAR/MAR_register/latched_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.401ns (29.745%)  route 3.309ns (70.255%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.889     6.725    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.849 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_7/O
                         net (fo=15, routed)          1.204     8.054    LPU_wrapped/RegisterFile/Registers[2].Register_num/A_bus[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.124     8.178 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_6/O
                         net (fo=1, routed)           0.000     8.178    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_6_n_0
    SLICE_X2Y79          MUXF7 (Prop_muxf7_I1_O)      0.214     8.392 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_3/O
                         net (fo=2, routed)           0.602     8.994    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_3_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.297     9.291 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_1/O
                         net (fo=3, routed)           0.613     9.905    LPU_wrapped/RegisterFile/Registers[2].Register_num/ALU_out[0]
    SLICE_X0Y79          LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.029    LPU_wrapped/CCR/CCR_register/CCR_in[0]
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    15.017    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.029    15.285    LPU_wrapped/CCR/CCR_register/latched_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.517ns (33.013%)  route 3.078ns (66.987%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.889     6.725    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_7/O
                         net (fo=15, routed)          1.189     8.039    LPU_wrapped/RegisterFile/Registers[2].Register_num/A_bus[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15/O
                         net (fo=1, routed)           0.000     8.163    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.217     8.380 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     8.380    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.094     8.474 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6/O
                         net (fo=1, routed)           0.420     8.894    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.316     9.210 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_3/O
                         net (fo=2, routed)           0.580     9.790    LPU_wrapped/RegisterFile/Registers[2].Register_num/Rout__36[0]
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_2/O
                         net (fo=1, routed)           0.000     9.914    LPU_wrapped/CCR/CCR_register/CCR_in[1]
    SLICE_X1Y78          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.593    15.016    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y78          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.029    15.284    LPU_wrapped/CCR/CCR_register/latched_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.277ns (28.526%)  route 3.200ns (71.474%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.889     6.725    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_7/O
                         net (fo=15, routed)          1.204     8.054    LPU_wrapped/RegisterFile/Registers[2].Register_num/A_bus[1]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.124     8.178 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_6/O
                         net (fo=1, routed)           0.000     8.178    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_6_n_0
    SLICE_X2Y79          MUXF7 (Prop_muxf7_I1_O)      0.214     8.392 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_3/O
                         net (fo=2, routed)           0.602     8.994    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_3_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.297     9.291 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_1/O
                         net (fo=3, routed)           0.504     9.795    LPU_wrapped/CCR/CCR_register/ALU_out[0]
    SLICE_X0Y80          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    15.017    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X0Y80          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.067    15.189    LPU_wrapped/CCR/CCR_register/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.014ns (26.653%)  route 2.791ns (73.347%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.801     6.638    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.762 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_1__1/O
                         net (fo=15, routed)          0.965     7.727    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_0
    SLICE_X1Y79          LUT2 (Prop_lut2_I0_O)        0.124     7.851 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_7/O
                         net (fo=1, routed)           0.665     8.516    LPU_wrapped/RegisterFile/Registers[2].Register_num/B_alu__1[1]
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_3/O
                         net (fo=2, routed)           0.359     8.999    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     9.123 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.123    LPU_wrapped/MAR/MAR_register/latched_data_reg[0]_0
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    15.017    LPU_wrapped/MAR/MAR_register/CLK
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.031    15.287    LPU_wrapped/MAR/MAR_register/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 LPU_wrapped/PC/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/PC/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.608ns (27.172%)  route 1.630ns (72.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.712     5.315    LPU_wrapped/PC/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/PC/current_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  LPU_wrapped/PC/current_count_reg[1]/Q
                         net (fo=2, routed)           1.242     7.013    LPU_wrapped/PC/PC_out[1]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.152     7.165 r  LPU_wrapped/PC/current_count[1]_i_1/O
                         net (fo=1, routed)           0.387     7.552    LPU_wrapped/PC/current_count[1]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/PC/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    15.017    LPU_wrapped/PC/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/PC/current_count_reg[1]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X1Y79          FDRE (Setup_fdre_C_D)       -0.289    14.990    LPU_wrapped/PC/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/MDR/MDR_register/latched_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.642ns (31.883%)  route 1.372ns (68.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.801     6.638    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.762 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_1__1/O
                         net (fo=15, routed)          0.570     7.332    LPU_wrapped/MDR/MDR_register/B_bus[1]
    SLICE_X3Y82          FDRE                                         r  LPU_wrapped/MDR/MDR_register/latched_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    LPU_wrapped/MDR/MDR_register/CLK
    SLICE_X3Y82          FDRE                                         r  LPU_wrapped/MDR/MDR_register/latched_data_reg[1]/C
                         clock pessimism              0.277    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)       -0.081    15.180    LPU_wrapped/MDR/MDR_register/latched_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.642ns (37.369%)  route 1.076ns (62.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.716     5.319    LPU_wrapped/RegisterFile/Registers[0].Register_num/CLK
    SLICE_X2Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[0]/Q
                         net (fo=2, routed)           0.590     6.427    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_1[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.551 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_1__0/O
                         net (fo=15, routed)          0.486     7.037    LPU_wrapped/MDR/MDR_register/B_bus[0]
    SLICE_X3Y82          FDRE                                         r  LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.597    15.020    LPU_wrapped/MDR/MDR_register/CLK
    SLICE_X3Y82          FDRE                                         r  LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/C
                         clock pessimism              0.277    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)       -0.067    15.194    LPU_wrapped/MDR/MDR_register/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  8.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/MDR/MDR_register/latched_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.409%)  route 0.274ns (59.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    LPU_wrapped/RegisterFile/Registers[3].Register_num/CLK
    SLICE_X0Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.062     1.720    LPU_wrapped/RegisterFile/Registers[2].Register_num/Q[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_1__1/O
                         net (fo=15, routed)          0.212     1.978    LPU_wrapped/MDR/MDR_register/B_bus[1]
    SLICE_X3Y82          FDRE                                         r  LPU_wrapped/MDR/MDR_register/latched_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    LPU_wrapped/MDR/MDR_register/CLK
    SLICE_X3Y82          FDRE                                         r  LPU_wrapped/MDR/MDR_register/latched_data_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.066     1.597    LPU_wrapped/MDR/MDR_register/latched_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 LPU_wrapped/RegisterFile/Registers[1].Register_num/latched_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.110%)  route 0.329ns (63.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.597     1.516    LPU_wrapped/RegisterFile/Registers[1].Register_num/CLK
    SLICE_X0Y81          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[1].Register_num/latched_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  LPU_wrapped/RegisterFile/Registers[1].Register_num/latched_data_reg[0]/Q
                         net (fo=2, routed)           0.166     1.823    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_2[0]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_1__0/O
                         net (fo=15, routed)          0.164     2.031    LPU_wrapped/MDR/MDR_register/B_bus[0]
    SLICE_X3Y82          FDRE                                         r  LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.869     2.034    LPU_wrapped/MDR/MDR_register/CLK
    SLICE_X3Y82          FDRE                                         r  LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.070     1.601    LPU_wrapped/MDR/MDR_register/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (42.010%)  route 0.319ns (57.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/Q
                         net (fo=5, routed)           0.146     1.801    LPU_wrapped/RegisterFile/Registers[2].Register_num/Flags_OBUF[0]
    SLICE_X1Y79          LUT5 (Prop_lut5_I3_O)        0.045     1.846 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_2/O
                         net (fo=2, routed)           0.173     2.019    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.045     2.064 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.064    LPU_wrapped/MAR/MAR_register/latched_data_reg[0]_0
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.031    LPU_wrapped/MAR/MAR_register/CLK
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     1.619    LPU_wrapped/MAR/MAR_register/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 LPU_wrapped/PC/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/MAR/MAR_register/latched_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.888%)  route 0.532ns (74.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    LPU_wrapped/PC/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/PC/current_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  LPU_wrapped/PC/current_count_reg[1]/Q
                         net (fo=2, routed)           0.532     2.188    LPU_wrapped/PC/PC_out[1]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.045     2.233 r  LPU_wrapped/PC/latched_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.233    LPU_wrapped/MAR/MAR_register/D_bus[0]
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/MAR/MAR_register/latched_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.031    LPU_wrapped/MAR/MAR_register/CLK
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/MAR/MAR_register/latched_data_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.092     1.619    LPU_wrapped/MAR/MAR_register/latched_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.231ns (29.383%)  route 0.555ns (70.617%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/Q
                         net (fo=5, routed)           0.146     1.801    LPU_wrapped/RegisterFile/Registers[2].Register_num/Flags_OBUF[0]
    SLICE_X1Y79          LUT5 (Prop_lut5_I3_O)        0.045     1.846 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_2/O
                         net (fo=2, routed)           0.409     2.256    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.045     2.301 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.301    LPU_wrapped/CCR/CCR_register/CCR_in[0]
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.031    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X0Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.091     1.618    LPU_wrapped/CCR/CCR_register/latched_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 LPU_wrapped/PC/current_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/PC/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.076%)  route 0.657ns (77.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    LPU_wrapped/PC/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/PC/current_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  LPU_wrapped/PC/current_count_reg[1]/Q
                         net (fo=2, routed)           0.532     2.188    LPU_wrapped/PC/PC_out[1]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.045     2.233 r  LPU_wrapped/PC/current_count[1]_i_1/O
                         net (fo=1, routed)           0.124     2.357    LPU_wrapped/PC/current_count[1]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/PC/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.031    LPU_wrapped/PC/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/PC/current_count_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)        -0.001     1.513    LPU_wrapped/PC/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.382ns (39.119%)  route 0.595ns (60.881%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/Q
                         net (fo=5, routed)           0.247     1.902    LPU_wrapped/RegisterFile/Registers[2].Register_num/Flags_OBUF[0]
    SLICE_X2Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.947 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_12/O
                         net (fo=1, routed)           0.000     1.947    LPU_wrapped/RegisterFile/Registers[2].Register_num/data3[1]
    SLICE_X2Y80          MUXF7 (Prop_muxf7_I1_O)      0.064     2.011 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     2.011    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_8_n_0
    SLICE_X2Y80          MUXF8 (Prop_muxf8_I1_O)      0.019     2.030 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_4/O
                         net (fo=2, routed)           0.169     2.199    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_4_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I3_O)        0.113     2.312 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_1/O
                         net (fo=3, routed)           0.179     2.491    LPU_wrapped/CCR/CCR_register/ALU_out[0]
    SLICE_X0Y80          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.867     2.032    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X0Y80          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.070     1.599    LPU_wrapped/CCR/CCR_register/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.427ns (42.811%)  route 0.570ns (57.189%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.514    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/Q
                         net (fo=5, routed)           0.247     1.902    LPU_wrapped/RegisterFile/Registers[2].Register_num/Flags_OBUF[0]
    SLICE_X2Y80          LUT6 (Prop_lut6_I4_O)        0.045     1.947 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[0]_i_12/O
                         net (fo=1, routed)           0.000     1.947    LPU_wrapped/RegisterFile/Registers[2].Register_num/data3[1]
    SLICE_X2Y80          MUXF7 (Prop_muxf7_I1_O)      0.064     2.011 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     2.011    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_8_n_0
    SLICE_X2Y80          MUXF8 (Prop_muxf8_I1_O)      0.019     2.030 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_4/O
                         net (fo=2, routed)           0.228     2.258    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[0]_i_4_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.113     2.371 f  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_4/O
                         net (fo=1, routed)           0.096     2.467    LPU_wrapped/RegisterFile/Registers[2].Register_num/ALU/overflow__0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.045     2.512 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_2/O
                         net (fo=1, routed)           0.000     2.512    LPU_wrapped/CCR/CCR_register/CCR_in[1]
    SLICE_X1Y78          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     2.030    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y78          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.618    LPU_wrapped/CCR/CCR_register/latched_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.472ns (41.469%)  route 0.666ns (58.531%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    LPU_wrapped/RegisterFile/Registers[3].Register_num/CLK
    SLICE_X0Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.062     1.720    LPU_wrapped/RegisterFile/Registers[2].Register_num/Q[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_1__1/O
                         net (fo=15, routed)          0.164     1.929    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.974 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15/O
                         net (fo=1, routed)           0.000     1.974    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     2.039 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     2.039    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.019     2.058 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6/O
                         net (fo=1, routed)           0.150     2.209    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.112     2.321 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_3/O
                         net (fo=2, routed)           0.162     2.483    LPU_wrapped/CCR/CCR_register/Rout__36[0]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     2.528 r  LPU_wrapped/CCR/CCR_register/latched_data[2]_i_1/O
                         net (fo=2, routed)           0.128     2.656    LPU_wrapped/CCR/CCR_register/latched_data[2]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     2.031    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y79          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.070     1.598    LPU_wrapped/CCR/CCR_register/latched_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.472ns (38.562%)  route 0.752ns (61.438%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    LPU_wrapped/RegisterFile/Registers[3].Register_num/CLK
    SLICE_X0Y82          FDRE                                         r  LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  LPU_wrapped/RegisterFile/Registers[3].Register_num/latched_data_reg[1]/Q
                         net (fo=2, routed)           0.062     1.720    LPU_wrapped/RegisterFile/Registers[2].Register_num/Q[1]
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[1]_i_1__1/O
                         net (fo=15, routed)          0.164     1.929    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[1]_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.974 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15/O
                         net (fo=1, routed)           0.000     1.974    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_15_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     2.039 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     2.039    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.019     2.058 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6/O
                         net (fo=1, routed)           0.150     2.209    LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data_reg[3]_i_6_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.112     2.321 r  LPU_wrapped/RegisterFile/Registers[2].Register_num/latched_data[3]_i_3/O
                         net (fo=2, routed)           0.162     2.483    LPU_wrapped/CCR/CCR_register/Rout__36[0]
    SLICE_X1Y79          LUT6 (Prop_lut6_I0_O)        0.045     2.528 r  LPU_wrapped/CCR/CCR_register/latched_data[2]_i_1/O
                         net (fo=2, routed)           0.214     2.741    LPU_wrapped/CCR/CCR_register/latched_data[2]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.862     2.027    LPU_wrapped/CCR/CCR_register/CLK
    SLICE_X1Y76          FDRE                                         r  LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/C
                         clock pessimism             -0.502     1.524    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.070     1.594    LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  1.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y79     LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     LPU_wrapped/MAR/MAR_register/latched_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     LPU_wrapped/MCR/MCR_register/latched_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     LPU_wrapped/MCR/MCR_register/latched_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     LPU_wrapped/MDR/MDR_register/latched_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     LPU_wrapped/MDR/MDR_register/latched_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     LPU_wrapped/MDR/MDR_register/latched_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y82     LPU_wrapped/RegisterFile/Registers[0].Register_num/latched_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     LPU_wrapped/CCR/CCR_register/latched_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     LPU_wrapped/CCR/CCR_register/latched_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y79     LPU_wrapped/CCR/CCR_register/latched_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     LPU_wrapped/CCR/CCR_register/latched_data_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     LPU_wrapped/CCR/CCR_register/latched_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     LPU_wrapped/MAR/MAR_register/latched_data_reg[0]/C



