Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: ComputerMain.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ComputerMain.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ComputerMain"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : ComputerMain
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/debounce.vhd" in Library work.
Architecture behavioral of Entity switch_debounce is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/col_strobe.vhd" in Library work.
Architecture behavioral of Entity col_strobe is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/key4_dbnc.vhd" in Library work.
Architecture behavioral of Entity key4_dbnc is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/key_detect.vhd" in Library work.
Architecture behavioral of Entity key_detect is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/oneshot.vhd" in Library work.
Architecture behavioral of Entity oneshot is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/decoder16keyEn.vhd" in Library work.
Architecture doric of Entity decoder16keyen is up to date.
Compiling vhdl file "/home/nick/Desktop/Goodies/goodies-20181206/shiftreg_hex2D.vhd" in Library work.
Architecture behavioral of Entity shiftreg_hex2d is up to date.
Compiling vhdl file "/home/nick/Desktop/Goodies/goodies-20181206/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/sRAM32x8_generic.vhd" in Library work.
Architecture behavioral of Entity sram32x8_generic is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/MainMem.vhf" in Library work.
Architecture behavioral of Entity mainmem is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/KeypadInput.vhf" in Library work.
Architecture behavioral of Entity d2_4e_mxilinx_keypadinput is up to date.
Architecture behavioral of Entity ld4_mxilinx_keypadinput is up to date.
Architecture behavioral of Entity keypadinput is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/sseg_mux4D.vhd" in Library work.
Architecture behavioral of Entity sseg_mux4d is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ALU_Module.vhf" in Library work.
Architecture behavioral of Entity adsu8_mxilinx_alu_module is up to date.
Architecture behavioral of Entity alu_module is up to date.
Compiling vhdl file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" in Library work.
Entity <computermain> compiled.
Entity <computermain> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ComputerMain> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MainMem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KeypadInput> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sseg_mux4D> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_Module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <sRAM32x8_generic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <col_strobe> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <key4_dbnc> in library <work> (architecture <behavioral>) with generics.
	lockperiod = 1000

Analyzing hierarchy for entity <key_detect> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <oneshot> in library <work> (architecture <behavioral>) with generics.
	Plock = 6000
	Pstart = 50
	Pwid = 80

Analyzing hierarchy for entity <decoder16keyEn> in library <work> (architecture <doric>).

Analyzing hierarchy for entity <D2_4E_MXILINX_KeypadInput> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shiftreg_hex2D> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LD4_MXILINX_KeypadInput> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADSU8_MXILINX_ALU_Module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <switch_debounce> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ComputerMain> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" line 137: Unconnected output port 'keyValid' of component 'KeypadInput'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" line 181: Unconnected output port 'CO' of component 'ALU_Module'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" line 181: Unconnected output port 'ALU_Out' of component 'ALU_Module'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" line 181: Unconnected output port 'OFL' of component 'ALU_Module'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" line 189: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" line 189: Unconnected output port 'CLK10k' of component 'DCM_50M'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" line 189: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf" line 189: Unconnected output port 'CLK100' of component 'DCM_50M'.
Entity <ComputerMain> analyzed. Unit <ComputerMain> generated.

Analyzing Entity <MainMem> in library <work> (Architecture <behavioral>).
Entity <MainMem> analyzed. Unit <MainMem> generated.

Analyzing Entity <sRAM32x8_generic> in library <work> (Architecture <behavioral>).
Entity <sRAM32x8_generic> analyzed. Unit <sRAM32x8_generic> generated.

Analyzing Entity <KeypadInput> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_108_4" for instance <XLXI_108> in unit <KeypadInput>.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/KeypadInput.vhf" line 373: Unconnected output port 'CLK1' of component 'DCM_50M'.
    Set user-defined property "HU_SET =  XLXI_127_0" for instance <XLXI_127> in unit <KeypadInput>.
    Set user-defined property "HU_SET =  XLXI_128_2" for instance <XLXI_128> in unit <KeypadInput>.
    Set user-defined property "HU_SET =  XLXI_130_1" for instance <XLXI_130> in unit <KeypadInput>.
    Set user-defined property "HU_SET =  XLXI_131_3" for instance <XLXI_131> in unit <KeypadInput>.
Entity <KeypadInput> analyzed. Unit <KeypadInput> generated.

Analyzing Entity <col_strobe> in library <work> (Architecture <behavioral>).
Entity <col_strobe> analyzed. Unit <col_strobe> generated.

Analyzing generic Entity <key4_dbnc> in library <work> (Architecture <behavioral>).
	lockperiod = 1000
Entity <key4_dbnc> analyzed. Unit <key4_dbnc> generated.

Analyzing Entity <switch_debounce> in library <work> (Architecture <behavioral>).
Entity <switch_debounce> analyzed. Unit <switch_debounce> generated.

Analyzing Entity <key_detect> in library <work> (Architecture <behavioral>).
Entity <key_detect> analyzed. Unit <key_detect> generated.

Analyzing generic Entity <oneshot> in library <work> (Architecture <behavioral>).
	Plock = 6000
	Pstart = 50
	Pwid = 80
Entity <oneshot> analyzed. Unit <oneshot> generated.

Analyzing Entity <decoder16keyEn> in library <work> (Architecture <doric>).
Entity <decoder16keyEn> analyzed. Unit <decoder16keyEn> generated.

Analyzing Entity <D2_4E_MXILINX_KeypadInput> in library <work> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_KeypadInput> analyzed. Unit <D2_4E_MXILINX_KeypadInput> generated.

Analyzing Entity <shiftreg_hex2D> in library <work> (Architecture <behavioral>).
Entity <shiftreg_hex2D> analyzed. Unit <shiftreg_hex2D> generated.

Analyzing Entity <LD4_MXILINX_KeypadInput> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <LD4_MXILINX_KeypadInput>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <LD4_MXILINX_KeypadInput>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <LD4_MXILINX_KeypadInput>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <LD4_MXILINX_KeypadInput>.
Entity <LD4_MXILINX_KeypadInput> analyzed. Unit <LD4_MXILINX_KeypadInput> generated.

Analyzing Entity <sseg_mux4D> in library <work> (Architecture <behavioral>).
Entity <sseg_mux4D> analyzed. Unit <sseg_mux4D> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <ALU_Module> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_5" for instance <XLXI_1> in unit <ALU_Module>.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ALU_Module.vhf" line 465: Unconnected output port 'CO' of component 'ADSU8_MXILINX_ALU_Module'.
WARNING:Xst:753 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ALU_Module.vhf" line 465: Unconnected output port 'OFL' of component 'ADSU8_MXILINX_ALU_Module'.
    Set user-defined property "HU_SET =  XLXI_2_6" for instance <XLXI_2> in unit <ALU_Module>.
Entity <ALU_Module> analyzed. Unit <ALU_Module> generated.

Analyzing Entity <ADSU8_MXILINX_ALU_Module> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_16> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_17> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_18> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_19> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_20> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_21> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_22> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_23> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_55> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_58> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_62> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_63> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_64> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_107> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_110> in unit <ADSU8_MXILINX_ALU_Module>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_111> in unit <ADSU8_MXILINX_ALU_Module>.
Entity <ADSU8_MXILINX_ALU_Module> analyzed. Unit <ADSU8_MXILINX_ALU_Module> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sseg_mux4D>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/sseg_mux4D.vhd".
    Found 16x7-bit ROM for signal <hexO$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <sseg_mux4D> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <DCM_50M>.
    Related source file is "/home/nick/Desktop/Goodies/goodies-20181206/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 164.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 116.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greater for signal <cnt1$cmp_gt0000> created at line 165.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 140.
    Found 32-bit comparator greater for signal <cnt100$cmp_gt0000> created at line 141.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 92.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 93.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greater for signal <cnt1k$cmp_gt0000> created at line 117.
    Found 5-bit up counter for signal <cnt1M>.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DCM_50M> synthesized.


Synthesizing Unit <sRAM32x8_generic>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/sRAM32x8_generic.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 256-bit register for signal <mem>.
    Found 8-bit 32-to-1 multiplexer for signal <Q$mux0000> created at line 67.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sRAM32x8_generic> synthesized.


Synthesizing Unit <col_strobe>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/goodies/col_strobe.vhd".
    Found 4-bit register for signal <col>.
    Found 4-bit register for signal <colx>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <col_strobe> synthesized.


Synthesizing Unit <key_detect>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/key_detect.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2110 - Clock of register <lobster> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lobster> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <keyL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <keyL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastcol> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastcol> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastrow> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastrow> seems to be also used in the data or control logic of that element.
    Found 1-bit register for signal <keyL>.
    Found 4-bit register for signal <lastcol>.
    Found 4-bit register for signal <lastrow>.
    Found 1-bit register for signal <lobster>.
    Found 4-bit comparator equal for signal <lobster$cmp_eq0000> created at line 63.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <key_detect> synthesized.


Synthesizing Unit <oneshot>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/oneshot.vhd".
    Found 1-bit register for signal <arm>.
    Found 32-bit comparator greater for signal <arm$cmp_gt0000> created at line 68.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt$addsub0000> created at line 59.
    Found 1-bit register for signal <pls>.
    Found 32-bit comparator greater for signal <pls$cmp_gt0000> created at line 61.
    Found 32-bit comparator less for signal <pls$cmp_lt0000> created at line 61.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <oneshot> synthesized.


Synthesizing Unit <decoder16keyEn>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/decoder16keyEn.vhd".
Unit <decoder16keyEn> synthesized.


Synthesizing Unit <shiftreg_hex2D>.
    Related source file is "/home/nick/Desktop/Goodies/goodies-20181206/shiftreg_hex2D.vhd".
    Found 4-bit register for signal <bOUT1>.
    Found 4-bit register for signal <bOUT2>.
    Found 4-bit register for signal <bSHFT>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <shiftreg_hex2D> synthesized.


Synthesizing Unit <switch_debounce>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/debounce.vhd".
    Found 1-bit register for signal <sw_out>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit comparator greater for signal <cnt$cmp_gt0000> created at line 117.
    Found 1-bit xor2 for signal <cnt$cmp_ne0000> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <cnt$mux0000>.
    Found 32-bit subtractor for signal <cnt$sub0000> created at line 118.
    Found 1-bit register for signal <lockout>.
    Found 32-bit comparator lessequal for signal <lockout$cmp_le0000> created at line 117.
    Found 1-bit register for signal <sw_s>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <switch_debounce> synthesized.


Synthesizing Unit <MainMem>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/MainMem.vhf".
WARNING:Xst:647 - Input <A<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <MainMem> synthesized.


Synthesizing Unit <key4_dbnc>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/Parts/key4_dbnc.vhd".
Unit <key4_dbnc> synthesized.


Synthesizing Unit <D2_4E_MXILINX_KeypadInput>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/KeypadInput.vhf".
Unit <D2_4E_MXILINX_KeypadInput> synthesized.


Synthesizing Unit <LD4_MXILINX_KeypadInput>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/KeypadInput.vhf".
Unit <LD4_MXILINX_KeypadInput> synthesized.


Synthesizing Unit <ADSU8_MXILINX_ALU_Module>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ALU_Module.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU8_MXILINX_ALU_Module> synthesized.


Synthesizing Unit <KeypadInput>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/KeypadInput.vhf".
WARNING:Xst:646 - Signal <CLK1M> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <KeypadInput> synthesized.


Synthesizing Unit <ALU_Module>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ALU_Module.vhf".
WARNING:Xst:653 - Signal <XLXI_2_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_ADD_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ALU_Module> synthesized.


Synthesizing Unit <ComputerMain>.
    Related source file is "/home/nick/git-repos/Physics301-Fall2018-NL-RC/_FinalSubmission_RC_NL/_Computer_RC_NL/ComputerMain.vhf".
WARNING:Xst:647 - Input <WriteTemp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXI_19_RST_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_18_OP_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 000000.
WARNING:Xst:653 - Signal <XLXI_18_Bin_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_18_Ain_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <ComputerMain> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 9
 32-bit subtractor                                     : 4
# Counters                                             : 10
 32-bit up counter                                     : 8
 5-bit up counter                                      : 2
# Registers                                            : 107
 1-bit register                                        : 26
 2-bit register                                        : 2
 32-bit register                                       : 5
 4-bit register                                        : 10
 8-bit register                                        : 64
# Comparators                                          : 20
 32-bit comparator greater                             : 14
 32-bit comparator less                                : 1
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 4
 8-bit 32-to-1 multiplexer                             : 2
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <lobster> in Unit <XLXI_4> is equivalent to the following FF/Latch, which will be removed : <keyL> 

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 9
 32-bit subtractor                                     : 4
# Counters                                             : 10
 32-bit up counter                                     : 8
 5-bit up counter                                      : 2
# Registers                                            : 742
 Flip-Flops                                            : 742
# Comparators                                          : 20
 32-bit comparator greater                             : 14
 32-bit comparator less                                : 1
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
# Multiplexers                                         : 6
 32-bit 4-to-1 multiplexer                             : 4
 8-bit 32-to-1 multiplexer                             : 2
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <lobster> in Unit <key_detect> is equivalent to the following FF/Latch, which will be removed : <keyL> 

Optimizing unit <ComputerMain> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <col_strobe> ...

Optimizing unit <key_detect> ...

Optimizing unit <oneshot> ...

Optimizing unit <shiftreg_hex2D> ...

Optimizing unit <switch_debounce> ...

Optimizing unit <D2_4E_MXILINX_KeypadInput> ...

Optimizing unit <LD4_MXILINX_KeypadInput> ...

Optimizing unit <ADSU8_MXILINX_ALU_Module> ...

Optimizing unit <ALU_Module> ...
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_31> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_30> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_29> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_28> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_27> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_26> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_25> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_24> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_23> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_22> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_21> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_20> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_19> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_18> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_17> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_16> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_15> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_14> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_13> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_12> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_11> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_10> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_9> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_8> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_7> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_6> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_5> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_4> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_3> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_2> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_1> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_31> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_30> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_29> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_28> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_27> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_26> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_25> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_24> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_23> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_22> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_21> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_20> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_19> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_18> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_17> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_16> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_15> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_14> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_13> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_12> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_11> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_10> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_9> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_8> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_7> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_6> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_5> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_4> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_3> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_2> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_1> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1k_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1M_4> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1M_3> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1M_2> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1M_1> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/cnt1M_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/clk_1k_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/clk_1_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_2/XLXI_125/clk_1m> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_31> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_30> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_29> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_28> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_27> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_26> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_25> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_24> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_23> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_22> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_21> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_20> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_19> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_18> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_17> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_16> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_15> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_14> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_13> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_12> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_11> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_10> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_9> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_8> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_7> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_6> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_5> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_4> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_3> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_2> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_1> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_31> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_30> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_29> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_28> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_27> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_26> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_25> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_24> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_23> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_22> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_21> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_20> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_19> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_18> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_17> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_16> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_15> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_14> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_13> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_12> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_11> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_10> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_9> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_8> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_7> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_6> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_5> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_4> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_3> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_2> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_1> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt10k_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1M_4> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1M_3> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1M_2> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1M_1> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt1M_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_31> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_30> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_29> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_28> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_27> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_26> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_25> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_24> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_23> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_22> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_21> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_20> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_19> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_18> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_17> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_16> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_15> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_14> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_13> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_12> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_11> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_10> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_9> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_8> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_7> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_6> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_5> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_4> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_3> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_2> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_1> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/cnt100_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/clk_10k_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/clk_100_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/clk_1_0> of sequential type is unconnected in block <ComputerMain>.
WARNING:Xst:2677 - Node <XLXI_19/clk_1m> of sequential type is unconnected in block <ComputerMain>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ComputerMain, actual ratio is 98.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 830
 Flip-Flops                                            : 830

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ComputerMain.ngr
Top Level Output File Name         : ComputerMain
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 2393
#      AND2                        : 1
#      AND3                        : 1
#      AND3B1                      : 2
#      AND3B2                      : 1
#      BUF                         : 4
#      GND                         : 3
#      INV                         : 42
#      LUT1                        : 132
#      LUT2                        : 111
#      LUT3                        : 444
#      LUT3_D                      : 4
#      LUT4                        : 349
#      LUT4_D                      : 112
#      LUT4_L                      : 12
#      MUXCY                       : 516
#      MUXCY_D                     : 2
#      MUXCY_L                     : 12
#      MUXF5                       : 135
#      MUXF6                       : 64
#      MUXF7                       : 32
#      MUXF8                       : 16
#      OR3                         : 2
#      OR4                         : 1
#      VCC                         : 1
#      XOR2                        : 10
#      XOR3                        : 16
#      XORCY                       : 368
# FlipFlops/Latches                : 846
#      FD                          : 139
#      FDCE                        : 50
#      FDE                         : 635
#      FDR                         : 6
#      LD                          : 16
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 12
#      OBUF                        : 20
#      OBUFT                       : 16
# Others                           : 36
#      FMAP                        : 16
#      PULLDOWN                    : 19
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      962  out of    960   100% (*) 
 Number of Slice Flip Flops:            846  out of   1920    44%  
 Number of 4 input LUTs:               1206  out of   1920    62%  
 Number of IOs:                          53
 Number of bonded IOBs:                  49  out of     83    59%  
 Number of GCLKs:                         3  out of     24    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+---------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)           | Load  |
---------------------------------------------+---------------------------------+-------+
XLXI_19/clk_1k_0                             | NONE(XLXI_9/sel_0)              | 4     |
SYS_CLK                                      | BUFGP                           | 611   |
XLXI_2/XLXI_125/clk_100_0                    | NONE(XLXI_2/XLXI_2/colx_3)      | 8     |
XLXI_2/XLXI_4/rowON(XLXI_2/XLXI_4/rowON1:O)  | NONE(*)(XLXI_2/XLXI_4/lastrow_3)| 9     |
XLXI_2/XLXI_4/lobster                        | NONE(XLXI_2/XLXI_6/arm)         | 1     |
XLXI_2/XLXI_125/clk_10k_01                   | BUFG                            | 173   |
XLXI_2/XLXI_6/pls1                           | BUFG                            | 24    |
XLXI_2/XLXI_108/D2(XLXI_2/XLXI_108/I_36_31:O)| NONE(*)(XLXI_2/XLXI_127/I_Q0)   | 4     |
XLXI_2/XLXI_108/D1(XLXI_2/XLXI_108/I_36_32:O)| NONE(*)(XLXI_2/XLXI_128/I_Q0)   | 4     |
XLXI_2/XLXI_108/D3(XLXI_2/XLXI_108/I_36_30:O)| NONE(*)(XLXI_2/XLXI_130/I_Q0)   | 4     |
XLXI_2/XLXI_108/D0(XLXI_2/XLXI_108/I_36_33:O)| NONE(*)(XLXI_2/XLXI_131/I_Q0)   | 4     |
---------------------------------------------+---------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                                       | Buffer(FF name)              | Load  |
-------------------------------------------------------------------------------------+------------------------------+-------+
XLXI_2/XLXI_6/arm_cmp_gt0000(XLXI_2/XLXI_6/Mcompar_arm_cmp_gt0000_cy<11>_inv_INV_0:O)| NONE(XLXI_2/XLXI_6/arm)      | 33    |
XLXI_2/XLXI_4/lobster_and0000(XLXI_2/XLXI_4/lobster_and000086:O)                     | NONE(XLXI_2/XLXI_4/lastcol_0)| 9     |
-------------------------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.992ns (Maximum Frequency: 83.390MHz)
   Minimum input arrival time before clock: 12.741ns
   Maximum output required time after clock: 11.330ns
   Maximum combinational path delay: 9.007ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/clk_1k_0'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_9/selx_1 (FF)
  Destination:       XLXI_9/sel_0 (FF)
  Source Clock:      XLXI_19/clk_1k_0 rising
  Destination Clock: XLXI_19/clk_1k_0 rising

  Data Path: XLXI_9/selx_1 to XLXI_9/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_9/selx_1 (XLXI_9/selx_1)
     LUT2:I0->O            1   0.704   0.000  XLXI_9/Mrom_sel_mux0001111 (XLXI_9/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_9/sel_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 11.992ns (frequency: 83.390MHz)
  Total number of paths / destination ports: 944067 / 102
-------------------------------------------------------------------------
Delay:               11.992ns (Levels of Logic = 66)
  Source:            XLXI_2/XLXI_125/cnt100_1 (FF)
  Destination:       XLXI_2/XLXI_125/cnt100_31 (FF)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: XLXI_2/XLXI_125/cnt100_1 to XLXI_2/XLXI_125/cnt100_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_2/XLXI_125/cnt100_1 (XLXI_2/XLXI_125/cnt100_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<1>_rt (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<1> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<2> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<3> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<4> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<5> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<6> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<7> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<8> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<9> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<10> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<11> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<12> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<13> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<14> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<15> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<16> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<17> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<18> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<19> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<20> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<21> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<22> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<23> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<24> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<25> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<26> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<27> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<28> (XLXI_2/XLXI_125/Madd_cnt100_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_2/XLXI_125/Madd_cnt100_add0000_xor<29> (XLXI_2/XLXI_125/cnt100_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_2/XLXI_125/Mcompar_cnt100_cmp_gt0000_lut<11> (XLXI_2/XLXI_125/Mcompar_cnt100_cmp_gt0000_lut<11>)
     MUXCY:S->O            1   0.464   0.000  XLXI_2/XLXI_125/Mcompar_cnt100_cmp_gt0000_cy<11> (XLXI_2/XLXI_125/Mcompar_cnt100_cmp_gt0000_cy<11>)
     MUXCY:CI->O          34   0.059   1.342  XLXI_2/XLXI_125/Mcompar_cnt100_cmp_gt0000_cy<12> (XLXI_2/XLXI_125/Mcompar_cnt100_cmp_gt0000_cy<12>)
     LUT2:I1->O            1   0.704   0.000  XLXI_2/XLXI_125/Mcount_cnt100_lut<0> (XLXI_2/XLXI_125/Mcount_cnt100_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<0> (XLXI_2/XLXI_125/Mcount_cnt100_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<1> (XLXI_2/XLXI_125/Mcount_cnt100_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<2> (XLXI_2/XLXI_125/Mcount_cnt100_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<3> (XLXI_2/XLXI_125/Mcount_cnt100_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<4> (XLXI_2/XLXI_125/Mcount_cnt100_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<5> (XLXI_2/XLXI_125/Mcount_cnt100_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<6> (XLXI_2/XLXI_125/Mcount_cnt100_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<7> (XLXI_2/XLXI_125/Mcount_cnt100_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<8> (XLXI_2/XLXI_125/Mcount_cnt100_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<9> (XLXI_2/XLXI_125/Mcount_cnt100_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<10> (XLXI_2/XLXI_125/Mcount_cnt100_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<11> (XLXI_2/XLXI_125/Mcount_cnt100_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<12> (XLXI_2/XLXI_125/Mcount_cnt100_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<13> (XLXI_2/XLXI_125/Mcount_cnt100_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<14> (XLXI_2/XLXI_125/Mcount_cnt100_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<15> (XLXI_2/XLXI_125/Mcount_cnt100_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<16> (XLXI_2/XLXI_125/Mcount_cnt100_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<17> (XLXI_2/XLXI_125/Mcount_cnt100_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<18> (XLXI_2/XLXI_125/Mcount_cnt100_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<19> (XLXI_2/XLXI_125/Mcount_cnt100_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<20> (XLXI_2/XLXI_125/Mcount_cnt100_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<21> (XLXI_2/XLXI_125/Mcount_cnt100_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<22> (XLXI_2/XLXI_125/Mcount_cnt100_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<23> (XLXI_2/XLXI_125/Mcount_cnt100_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<24> (XLXI_2/XLXI_125/Mcount_cnt100_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<25> (XLXI_2/XLXI_125/Mcount_cnt100_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<26> (XLXI_2/XLXI_125/Mcount_cnt100_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<27> (XLXI_2/XLXI_125/Mcount_cnt100_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<28> (XLXI_2/XLXI_125/Mcount_cnt100_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<29> (XLXI_2/XLXI_125/Mcount_cnt100_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_2/XLXI_125/Mcount_cnt100_cy<30> (XLXI_2/XLXI_125/Mcount_cnt100_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_2/XLXI_125/Mcount_cnt100_xor<31> (XLXI_2/XLXI_125/Mcount_cnt10031)
     FDE:D                     0.308          XLXI_2/XLXI_125/cnt100_31
    ----------------------------------------
    Total                     11.992ns (9.433ns logic, 2.559ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_125/clk_100_0'
  Clock period: 2.365ns (frequency: 422.833MHz)
  Total number of paths / destination ports: 20 / 12
-------------------------------------------------------------------------
Delay:               2.365ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_2/colx_1 (FF)
  Destination:       XLXI_2/XLXI_2/col_3 (FF)
  Source Clock:      XLXI_2/XLXI_125/clk_100_0 rising
  Destination Clock: XLXI_2/XLXI_125/clk_100_0 rising

  Data Path: XLXI_2/XLXI_2/colx_1 to XLXI_2/XLXI_2/col_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.762  XLXI_2/XLXI_2/colx_1 (XLXI_2/XLXI_2/colx_1)
     LUT3:I0->O            1   0.704   0.000  XLXI_2/XLXI_2/col_cmp_eq00031 (XLXI_2/XLXI_2/col_mux0001<0>_norst)
     FDR:D                     0.308          XLXI_2/XLXI_2/col_3
    ----------------------------------------
    Total                      2.365ns (1.603ns logic, 0.762ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_4/rowON'
  Clock period: 3.201ns (frequency: 312.402MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               3.201ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_4/lobster (FF)
  Destination:       XLXI_2/XLXI_4/lastrow_3 (FF)
  Source Clock:      XLXI_2/XLXI_4/rowON rising
  Destination Clock: XLXI_2/XLXI_4/rowON rising

  Data Path: XLXI_2/XLXI_4/lobster to XLXI_2/XLXI_4/lastrow_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  XLXI_2/XLXI_4/lobster (XLXI_2/XLXI_4/lobster)
     INV:I->O              9   0.704   0.820  XLXI_2/XLXI_4/lobster_and00021_INV_0 (XLXI_2/XLXI_4/lobster_not0001_inv)
     FDCE:CE                   0.555          XLXI_2/XLXI_4/lastcol_0
    ----------------------------------------
    Total                      3.201ns (1.850ns logic, 1.351ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_4/lobster'
  Clock period: 3.544ns (frequency: 282.175MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.544ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_6/arm (FF)
  Destination:       XLXI_2/XLXI_6/arm (FF)
  Source Clock:      XLXI_2/XLXI_4/lobster rising
  Destination Clock: XLXI_2/XLXI_4/lobster rising

  Data Path: XLXI_2/XLXI_6/arm to XLXI_2/XLXI_6/arm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            69   0.591   1.274  XLXI_2/XLXI_6/arm (XLXI_2/XLXI_6/arm)
     INV:I->O              1   0.704   0.420  XLXI_2/XLXI_6/arm_inv1_INV_0 (XLXI_2/XLXI_6/arm_inv)
     FDCE:CE                   0.555          XLXI_2/XLXI_6/arm
    ----------------------------------------
    Total                      3.544ns (1.850ns logic, 1.694ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_125/clk_10k_01'
  Clock period: 11.973ns (frequency: 83.518MHz)
  Total number of paths / destination ports: 71775 / 177
-------------------------------------------------------------------------
Delay:               11.973ns (Levels of Logic = 22)
  Source:            XLXI_2/XLXI_3/DB4/lockout (FF)
  Destination:       XLXI_2/XLXI_3/DB4/sw_s (FF)
  Source Clock:      XLXI_2/XLXI_125/clk_10k_01 rising
  Destination Clock: XLXI_2/XLXI_125/clk_10k_01 rising

  Data Path: XLXI_2/XLXI_3/DB4/lockout to XLXI_2/XLXI_3/DB4/sw_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             68   0.591   1.309  XLXI_2/XLXI_3/DB4/lockout (XLXI_2/XLXI_3/DB4/lockout)
     LUT4_D:I2->O          1   0.704   0.595  XLXI_2/XLXI_3/DB4/Mmux_cnt_mux0000521 (XLXI_2/XLXI_3/DB4/cnt_mux0000<3>)
     LUT4:I0->O            1   0.704   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_lut<0> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<0> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<1> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<2> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<3> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<4> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<5> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<6> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<7> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<8>)
     LUT3:I2->O            2   0.704   0.622  XLXI_2/XLXI_3/DB4/cnt_mux0001<23>1 (XLXI_2/XLXI_3/DB4/cnt_mux0001<23>)
     LUT4:I0->O            1   0.704   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_lut<0> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<0> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<1> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<2> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<3> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<4> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<5> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<6> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.459   0.451  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<7> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.420  XLXI_2/XLXI_3/DB4/sw_s_and0000_inv1 (XLXI_2/XLXI_3/DB4/sw_s_and0000_inv)
     FDE:CE                    0.555          XLXI_2/XLXI_3/DB4/sw_s
    ----------------------------------------
    Total                     11.973ns (7.279ns logic, 4.694ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_6/pls1'
  Clock period: 1.319ns (frequency: 758.150MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 0)
  Source:            XLXI_2/XLXI_121/bSHFT_3 (FF)
  Destination:       XLXI_2/XLXI_121/bOUT2_3 (FF)
  Source Clock:      XLXI_2/XLXI_6/pls1 rising
  Destination Clock: XLXI_2/XLXI_6/pls1 rising

  Data Path: XLXI_2/XLXI_121/bSHFT_3 to XLXI_2/XLXI_121/bOUT2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  XLXI_2/XLXI_121/bSHFT_3 (XLXI_2/XLXI_121/bSHFT_3)
     FDE:D                     0.308          XLXI_2/XLXI_121/bOUT2_3
    ----------------------------------------
    Total                      1.319ns (0.899ns logic, 0.420ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_CLK'
  Total number of paths / destination ports: 3584 / 512
-------------------------------------------------------------------------
Offset:              6.937ns (Levels of Logic = 4)
  Source:            TempToMM (PAD)
  Destination:       XLXI_1/XLXI_2/mem_2_7 (FF)
  Destination Clock: SYS_CLK rising

  Data Path: TempToMM to XLXI_1/XLXI_2/mem_2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  TempToMM_IBUF (TempToMM_IBUF)
     INV:I->O              4   0.704   0.762  XLXI_12 (XLXN_41)
     LUT4:I0->O            8   0.704   0.836  XLXI_1/XLXI_1/mem_0_not0001_inv61 (XLXI_1/XLXI_1/mem_0_not0001_inv_bdd4)
     LUT4:I1->O           16   0.704   1.034  XLXI_1/XLXI_1/mem_4_and000011 (XLXI_1/XLXI_1/mem_4_and0000)
     FDE:CE                    0.555          XLXI_1/XLXI_1/mem_4_0
    ----------------------------------------
    Total                      6.937ns (3.885ns logic, 3.052ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXI_6/pls1'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.438ns (Levels of Logic = 2)
  Source:            AorD (PAD)
  Destination:       XLXI_2/XLXI_121/bOUT2_3 (FF)
  Destination Clock: XLXI_2/XLXI_6/pls1 rising

  Data Path: AorD to XLXI_2/XLXI_121/bOUT2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.000  AorD_IBUF (AorD_IBUF)
     INV:I->O             12   0.704   0.961  XLXI_2/XLXI_69 (XLXI_2/XLXN_114)
     FDCE:CE                   0.555          XLXI_2/XLXI_121/bSHFT_0
    ----------------------------------------
    Total                      4.438ns (2.477ns logic, 1.961ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_2/XLXI_125/clk_10k_01'
  Total number of paths / destination ports: 23112 / 148
-------------------------------------------------------------------------
Offset:              12.741ns (Levels of Logic = 23)
  Source:            row<0> (PAD)
  Destination:       XLXI_2/XLXI_3/DB4/sw_s (FF)
  Destination Clock: XLXI_2/XLXI_125/clk_10k_01 rising

  Data Path: row<0> to XLXI_2/XLXI_3/DB4/sw_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.218   1.449  row_0_IBUF (row_0_IBUF)
     LUT4_D:I0->O          1   0.704   0.595  XLXI_2/XLXI_3/DB4/Mmux_cnt_mux0000521 (XLXI_2/XLXI_3/DB4/cnt_mux0000<3>)
     LUT4:I0->O            1   0.704   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_lut<0> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<0> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<1> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<2> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<3> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<4> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<5> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<6> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<7> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_2/XLXI_3/DB4/Mcompar_cnt_cmp_gt0000_cy<8>)
     LUT3:I2->O            2   0.704   0.622  XLXI_2/XLXI_3/DB4/cnt_mux0001<23>1 (XLXI_2/XLXI_3/DB4/cnt_mux0001<23>)
     LUT4:I0->O            1   0.704   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_lut<0> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<0> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<1> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<2> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<3> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<4> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<5> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<6> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.459   0.451  XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000_wg_cy<7> (XLXI_2/XLXI_3/DB4/sw_s_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.420  XLXI_2/XLXI_3/DB4/sw_s_and0000_inv1 (XLXI_2/XLXI_3/DB4/sw_s_and0000_inv)
     FDE:CE                    0.555          XLXI_2/XLXI_3/DB4/sw_s
    ----------------------------------------
    Total                     12.741ns (7.906ns logic, 4.835ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_125/clk_100_0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_2/col_3 (FF)
  Destination:       col<3> (PAD)
  Source Clock:      XLXI_2/XLXI_125/clk_100_0 rising

  Data Path: XLXI_2/XLXI_2/col_3 to col<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.587  XLXI_2/XLXI_2/col_3 (XLXI_2/XLXI_2/col_3)
     OBUF:I->O                 3.272          col_3_OBUF (col<3>)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_4/rowON'
  Total number of paths / destination ports: 140 / 4
-------------------------------------------------------------------------
Offset:              11.330ns (Levels of Logic = 7)
  Source:            XLXI_2/XLXI_4/lastcol_1 (FF)
  Destination:       Update<0> (PAD)
  Source Clock:      XLXI_2/XLXI_4/rowON rising

  Data Path: XLXI_2/XLXI_4/lastcol_1 to Update<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.591   0.932  XLXI_2/XLXI_4/lastcol_1 (XLXI_2/XLXI_4/lastcol_1)
     LUT4:I0->O            4   0.704   0.622  XLXI_2/XLXI_11/binO_cmp_eq00061 (XLXI_2/XLXI_11/binO_cmp_eq0006)
     LUT3:I2->O            1   0.704   0.595  XLXI_2/XLXI_11/binO<0>40 (XLXI_2/XLXI_11/binO<0>40)
     LUT4:I0->O            1   0.704   0.424  XLXI_2/XLXI_11/binO<0>48_SW0 (N111)
     LUT4:I3->O            1   0.704   0.000  XLXI_2/XLXI_11/binO<0>591 (XLXI_2/XLXI_11/binO<0>59)
     MUXF5:I0->O           5   0.321   0.633  XLXI_2/XLXI_11/binO<0>59_f5 (XLXI_2/buster<0>)
     BUF:I->O              1   0.704   0.420  XLXI_2/XLXI_144 (Update_0_OBUF)
     OBUF:I->O                 3.272          Update_0_OBUF (Update<0>)
    ----------------------------------------
    Total                     11.330ns (7.704ns logic, 3.626ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_19/clk_1k_0'
  Total number of paths / destination ports: 95 / 12
-------------------------------------------------------------------------
Offset:              8.087ns (Levels of Logic = 4)
  Source:            XLXI_9/sel_0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_19/clk_1k_0 rising

  Data Path: XLXI_9/sel_0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.591   1.192  XLXI_9/sel_0 (XLXI_9/sel_0)
     LUT4:I0->O            1   0.704   0.000  XLXI_3/hexO<3>1 (XLXI_3/hexO<3>1)
     MUXF5:I1->O           7   0.321   0.883  XLXI_3/hexO<3>_f5 (XLXI_3/hexO<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/Mrom_hexO_rom000041 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                      8.087ns (5.592ns logic, 2.495ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_108/D0'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              8.322ns (Levels of Logic = 5)
  Source:            XLXI_2/XLXI_131/I_Q0 (LATCH)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_2/XLXI_108/D0 falling

  Data Path: XLXI_2/XLXI_131/I_Q0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.676   1.342  I_Q0 (Q0)
     end scope: 'XLXI_2/XLXI_131'
     LUT4:I1->O            1   0.704   0.000  XLXI_3/hexO<0>2 (XLXI_3/hexO<0>2)
     MUXF5:I0->O           7   0.321   0.883  XLXI_3/hexO<0>_f5 (XLXI_3/hexO<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/Mrom_hexO_rom000031 (sseg_3_OBUF)
     OBUF:I->O                 3.272          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                      8.322ns (5.677ns logic, 2.645ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_108/D2'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              8.247ns (Levels of Logic = 5)
  Source:            XLXI_2/XLXI_127/I_Q0 (LATCH)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_2/XLXI_108/D2 falling

  Data Path: XLXI_2/XLXI_127/I_Q0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.676   1.267  I_Q0 (Q0)
     end scope: 'XLXI_2/XLXI_127'
     LUT4:I3->O            1   0.704   0.000  XLXI_3/hexO<0>2 (XLXI_3/hexO<0>2)
     MUXF5:I0->O           7   0.321   0.883  XLXI_3/hexO<0>_f5 (XLXI_3/hexO<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/Mrom_hexO_rom000031 (sseg_3_OBUF)
     OBUF:I->O                 3.272          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                      8.247ns (5.677ns logic, 2.570ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_108/D1'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              8.322ns (Levels of Logic = 5)
  Source:            XLXI_2/XLXI_128/I_Q0 (LATCH)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_2/XLXI_108/D1 falling

  Data Path: XLXI_2/XLXI_128/I_Q0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.676   1.342  I_Q0 (Q0)
     end scope: 'XLXI_2/XLXI_128'
     LUT4:I1->O            1   0.704   0.000  XLXI_3/hexO<0>1 (XLXI_3/hexO<0>1)
     MUXF5:I1->O           7   0.321   0.883  XLXI_3/hexO<0>_f5 (XLXI_3/hexO<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/Mrom_hexO_rom000031 (sseg_3_OBUF)
     OBUF:I->O                 3.272          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                      8.322ns (5.677ns logic, 2.645ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_108/D3'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              8.247ns (Levels of Logic = 5)
  Source:            XLXI_2/XLXI_130/I_Q0 (LATCH)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_2/XLXI_108/D3 falling

  Data Path: XLXI_2/XLXI_130/I_Q0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              33   0.676   1.267  I_Q0 (Q0)
     end scope: 'XLXI_2/XLXI_130'
     LUT4:I3->O            1   0.704   0.000  XLXI_3/hexO<0>1 (XLXI_3/hexO<0>1)
     MUXF5:I1->O           7   0.321   0.883  XLXI_3/hexO<0>_f5 (XLXI_3/hexO<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/Mrom_hexO_rom000031 (sseg_3_OBUF)
     OBUF:I->O                 3.272          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                      8.247ns (5.677ns logic, 2.570ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_CLK'
  Total number of paths / destination ports: 512 / 16
-------------------------------------------------------------------------
Offset:              7.370ns (Levels of Logic = 6)
  Source:            XLXI_1/XLXI_1/mem_0_7 (FF)
  Destination:       Inst<7> (PAD)
  Source Clock:      SYS_CLK rising

  Data Path: XLXI_1/XLXI_1/mem_0_7 to Inst<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  XLXI_1/XLXI_1/mem_0_7 (XLXI_1/XLXI_1/mem_0_7)
     LUT3:I1->O            1   0.704   0.000  XLXI_1/XLXI_1/Mmux_Q_mux0000_107 (XLXI_1/XLXI_1/Mmux_Q_mux0000_107)
     MUXF5:I0->O           1   0.321   0.000  XLXI_1/XLXI_1/Mmux_Q_mux0000_8_f5_6 (XLXI_1/XLXI_1/Mmux_Q_mux0000_8_f57)
     MUXF6:I0->O           1   0.521   0.000  XLXI_1/XLXI_1/Mmux_Q_mux0000_6_f6_6 (XLXI_1/XLXI_1/Mmux_Q_mux0000_6_f67)
     MUXF7:I0->O           1   0.521   0.000  XLXI_1/XLXI_1/Mmux_Q_mux0000_4_f7_6 (XLXI_1/XLXI_1/Mmux_Q_mux0000_4_f77)
     MUXF8:I0->O           1   0.521   0.420  XLXI_1/XLXI_1/Mmux_Q_mux0000_2_f8_6 (Inst_7_OBUFT)
     OBUFT:I->O                3.272          Inst_7_OBUFT (Inst<7>)
    ----------------------------------------
    Total                      7.370ns (6.451ns logic, 0.919ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 512 / 16
-------------------------------------------------------------------------
Delay:               9.007ns (Levels of Logic = 7)
  Source:            Address<0> (PAD)
  Destination:       Inst<7> (PAD)

  Data Path: Address<0> to Inst<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           260   1.218   1.509  Address_0_IBUF (Address_0_IBUF)
     LUT3:I0->O            1   0.704   0.000  XLXI_1/XLXI_2/Mmux_Q_mux0000_6 (XLXI_1/XLXI_2/Mmux_Q_mux0000_6)
     MUXF5:I1->O           1   0.321   0.000  XLXI_1/XLXI_2/Mmux_Q_mux0000_5_f5 (XLXI_1/XLXI_2/Mmux_Q_mux0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  XLXI_1/XLXI_2/Mmux_Q_mux0000_4_f6 (XLXI_1/XLXI_2/Mmux_Q_mux0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  XLXI_1/XLXI_2/Mmux_Q_mux0000_3_f7 (XLXI_1/XLXI_2/Mmux_Q_mux0000_3_f7)
     MUXF8:I1->O           1   0.521   0.420  XLXI_1/XLXI_2/Mmux_Q_mux0000_2_f8 (Data_0_OBUFT)
     OBUFT:I->O                3.272          Data_0_OBUFT (Data<0>)
    ----------------------------------------
    Total                      9.007ns (7.078ns logic, 1.929ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.52 secs
 
--> 


Total memory usage is 564068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  208 (   0 filtered)
Number of infos    :    5 (   0 filtered)

