#ifndef CIN_REG_MAP_H
#define CIN_REG_MAP_H 1

typedef struct {
  char *name;
  uint16_t reg;
} cin_map_t;

cin_map_t cin_reg_map[] = {
	{  "REG_COMMAND"                            , 0x0001 },
	{  "REG_READ_ADDRESS"                       , 0x0002 },
	{  "REG_STREAM_TYPE"                        , 0x0003 },
	{  "REG_IF_MAC0"                            , 0x0010 },
	{  "REG_IF_MAC1"                            , 0x0011 },
	{  "REG_IF_MAC2"                            , 0x0012 },
	{  "REG_IF_IP0"                             , 0x0013 },
	{  "REG_IF_IP1"                             , 0x0014 },
	{  "REG_IF_CMD_PORT_NUM"                    , 0x001A },
	{  "REG_IF_STREAM_IN_PORT_NUM"              , 0x001C },
	{  "REG_IF_STREAM_OUT_PORT_NUM"             , 0x001D },
	{  "REG_ETH_RESET"                          , 0x0020 },
	{  "REG_ETH_ENABLE"                         , 0x0021 },
	{  "REG_PHY1_MDIO_CMD"                      , 0x0022 },
	{  "REG_PHY1_MDIO_CMD_DATA"                 , 0x0023 },
	{  "REG_PHY1_MDIO_STATUS"                   , 0x0024 },
	{  "REG_PHY1_MDIO_RD_ADDR"                  , 0x0025 },
	{  "REG_PHY1_MDIO_RD_DATA"                  , 0x0026 },
	{  "REG_MAC_CFG_VECTOR1"                    , 0x0027 },
	{  "REG_PHY2_MDIO_CMD"                      , 0x0028 },
	{  "REG_PHY2_MDIO_CMD_DATA"                 , 0x0029 },
	{  "REG_PHY2_MDIO_STATUS"                   , 0x002A },
	{  "REG_PHY2_MDIO_RD_ADDR"                  , 0x002B },
	{  "REG_PHY2_MDIO_RD_DATA"                  , 0x002C },
	{  "REG_MAC_CFG_VECTOR2"                    , 0x002D },
	{  "REG_PS_ENABLE"                          , 0x0030 },
	{  "REG_PS_SYNC_DIV0"                       , 0x0031 },
	{  "REG_PS_SYNC_DIV1"                       , 0x0032 },
	{  "REG_PS_SYNC_DIV2"                       , 0x0033 },
	{  "REG_PS_SYNC_DIV3"                       , 0x0034 },
	{  "REG_PS_SYNC_DIV4"                       , 0x0035 },
	{  "REG_FRM_RESET"                          , 0x0036 },
	{  "REG_FRM_10GbE_SEL"                      , 0x0037 },
	{  "REG_CLOCK_EN_REG"                       , 0x0038 },
	{  "REG_SI570_REG0"                         , 0x0039 },
	{  "REG_SI570_REG1"                         , 0x003A },
	{  "REG_SI570_REG2"                         , 0x003B },
	{  "REG_SI570_REG3"                         , 0x003C },
	{  "REG_VMON_ADC1_CH1"                      , 0x0040 },
	{  "REG_IMON_ADC1_CH0"                      , 0x0041 },
	{  "REG_VMON_ADC0_CH5"                      , 0x0042 },
	{  "REG_IMON_ADC0_CH5"                      , 0x0043 },
	{  "REG_VMON_ADC0_CH4"                      , 0x0044 },
	{  "REG_IMON_ADC0_CH4"                      , 0x0045 },
	{  "REG_VMON_ADC0_CH7"                      , 0x0046 },
	{  "REG_IMON_ADC0_CH7"                      , 0x0047 },
	{  "REG_VMON_ADC0_CH6"                      , 0x0048 },
	{  "REG_IMON_ADC0_CH6"                      , 0x0049 },
	{  "REG_VMON_ADC0_CH2"                      , 0x004A },
	{  "REG_IMON_ADC0_CH2"                      , 0x004B },
	{  "REG_VMON_ADC0_CH3"                      , 0x004C },
	{  "REG_IMON_ADC0_CH3"                      , 0x004D },
	{  "REG_VMON_ADC0_CH8"                      , 0x004E },
	{  "REG_IMON_ADC0_CH8"                      , 0x004F },
	{  "REG_VMON_ADC0_CH9"                      , 0x0050 },
	{  "REG_IMON_ADC0_CH9"                      , 0x0051 },
	{  "REG_VMON_ADC0_CHE"                      , 0x0052 },
	{  "REG_IMON_ADC0_CHE"                      , 0x0053 },
	{  "REG_VMON_ADC0_CHD"                      , 0x0054 },
	{  "REG_IMON_ADC0_CHD"                      , 0x0055 },
	{  "REG_VMON_ADC0_CHB"                      , 0x0056 },
	{  "REG_IMON_ADC0_CHB"                      , 0x0057 },
	{  "REG_VMON_ADC0_CHC"                      , 0x0058 },
	{  "REG_IMON_ADC0_CHC"                      , 0x0059 },
	{  "REG_VMON_ADC0_CHF"                      , 0x005A },
	{  "REG_IMON_ADC0_CHF"                      , 0x005B },
	{  "REG_DCM_STATUS"                         , 0x0080 },
	{  "REG_FPGA_STATUS"                        , 0x0081 },
	{  "REG_BOARD_ID"                           , 0x008D },
	{  "REG_HW_SERIAL_NUM"                      , 0x008E },
	{  "REG_FPGA_VERSION"                       , 0x008F },
	{  "REG_SANDBOX_REG00"                      , 0x00F0 },
	{  "REG_SANDBOX_REG01"                      , 0x00F1 },
	{  "REG_SANDBOX_REG02"                      , 0x00F2 },
	{  "REG_SANDBOX_REG03"                      , 0x00F3 },
	{  "REG_SANDBOX_REG04"                      , 0x00F4 },
	{  "REG_SANDBOX_REG05"                      , 0x00F5 },
	{  "REG_SANDBOX_REG06"                      , 0x00F6 },
	{  "REG_SANDBOX_REG07"                      , 0x00F7 },
	{  "REG_SANDBOX_REG08"                      , 0x00F8 },
	{  "REG_SANDBOX_REG09"                      , 0x00F9 },
	{  "REG_SANDBOX_REG0A"                      , 0x00FA },
	{  "REG_SANDBOX_REG0B"                      , 0x00FB },
	{  "REG_SANDBOX_REG0C"                      , 0x00FC },
	{  "REG_SANDBOX_REG0D"                      , 0x00FD },
	{  "REG_SANDBOX_REG0E"                      , 0x00FE },
	{  "REG_SANDBOX_REG0F"                      , 0x00FF },
	{  "REG_FRM_COMMAND"                        , 0x8001 },
	{  "REG_FRM_READ_ADDRESS"                   , 0x8002 },
	{  "REG_FRM_STREAM_TYPE"                    , 0x8003 },
	{  "REG_IF_MAC_FAB1B0"                      , 0x8010 },
	{  "REG_IF_MAC_FAB1B1"                      , 0x8011 },
	{  "REG_IF_MAC_FAB1B2"                      , 0x8012 },
	{  "REG_IF_IP_FAB1B0"                       , 0x8013 },
	{  "REG_IF_IP_FAB1B1"                       , 0x8014 },
	{  "REG_IF_CMD_PORT_NUM_FAB1B"              , 0x8015 },
	{  "REG_IF_STREAM_IN_PORT_NUM_FAB1B"        , 0x8016 },
	{  "REG_IF_STREAM_OUT_PORT_NUM_FAB1B"       , 0x8017 },
	{  "REG_XAUI_FAB1B"                         , 0x8018 },
	{  "REG_MAC_CONFIG_VEC_FAB1B0"              , 0x8019 },
	{  "REG_MAC_CONFIG_VEC_FAB1B1"              , 0x801A },
	{  "REG_MAC_STATS1_FAB1B0"                  , 0x801B },
	{  "REG_MAC_STATS1_FAB1B1"                  , 0x801C },
	{  "REG_MAC_STATS2_FAB1B0"                  , 0x801D },
	{  "REG_MAC_STATS2_FAB1B1"                  , 0x801E },
	{  "REG_IF_MAC_FAB2B0"                      , 0x8020 },
	{  "REG_IF_MAC_FAB2B1"                      , 0x8021 },
	{  "REG_IF_MAC_FAB2B2"                      , 0x8022 },
	{  "REG_IF_IP_FAB2B0"                       , 0x8023 },
	{  "REG_IF_IP_FAB2B1"                       , 0x8024 },
	{  "REG_IF_CMD_PORT_NUM_FAB2B"              , 0x8025 },
	{  "REG_IF_STREAM_IN_PORT_NUM_FAB2B"        , 0x8026 },
	{  "REG_IF_STREAM_OUT_PORT_NUM_FAB2B"       , 0x8027 },
	{  "REG_XAUI_FAB2B"                         , 0x8028 },
	{  "REG_MAC_CONFIG_VEC_FAB2B0"              , 0x8029 },
	{  "REG_MAC_CONFIG_VEC_FAB2B1"              , 0x802A },
	{  "REG_MAC_STATS1_FAB2B0"                  , 0x802B },
	{  "REG_MAC_STATS1_FAB2B1"                  , 0x802C },
	{  "REG_MAC_STATS2_FAB2B0"                  , 0x802D },
	{  "REG_MAC_STATS2_FAB2B1"                  , 0x802E },
	{  "REG_SRAM_COMMAND"                       , 0x8030 },
	{  "REG_SRAM_START_ADDR1"                   , 0x8031 },
	{  "REG_SRAM_START_ADDR0"                   , 0x8032 },
	{  "REG_SRAM_STOP_ADDR1"                    , 0x8033 },
	{  "REG_SRAM_STOP_ADDR0"                    , 0x8034 },
	{  "REG_SRAM_FRAME_DATA_OUT1"               , 0x8035 },
	{  "REG_SRAM_FRAME_DATA_OUT0"               , 0x8036 },
	{  "REG_SRAM_FRAME_DATA_IN1"                , 0x8037 },
	{  "REG_SRAM_FRAME_DATA_IN0"                , 0x8038 },
	{  "REG_SRAM_FRAME_DV"                      , 0x8039 },
	{  "REG_SRAM_STATUS1"                       , 0x803A },
	{  "REG_SRAM_STATUS0"                       , 0x803B },
	{  "REG_FCLK_I2C_ADDRESS"                   , 0x8040 },
	{  "REG_FCLK_I2C_DATA_WR"                   , 0x8041 },
	{  "REG_FCLK_I2C_DATA_RD"                   , 0x8042 },
	{  "REG_TRIGGERSELECT_REG"                  , 0x8050 },
	{  "REG_TRIGGERMASK_REG"                    , 0x8051 },
	{  "REG_CCDFCLKSELECT_REG"                  , 0x8052 },
	{  "REG_CDICLKDISABLE_REG"                  , 0x8053 },
	{  "REG_FRM_DCM_STATUS"                     , 0x8080 },
	{  "REG_FRM_FPGA_STATUS"                    , 0x8081 },
	{  "REG_FRM_BOARD_ID"                       , 0x808D },
	{  "REG_FRM_HW_SERIAL_NUM"                  , 0x808E },
	{  "REG_FRM_FPGA_VERSION"                   , 0x808F },
	{  "REG_FRM_SANDBOX_REG00"                  , 0x80F0 },
	{  "REG_FRM_SANDBOX_REG01"                  , 0x80F1 },
	{  "REG_FRM_SANDBOX_REG02"                  , 0x80F2 },
	{  "REG_FRM_SANDBOX_REG03"                  , 0x80F3 },
	{  "REG_FRM_SANDBOX_REG04"                  , 0x80F4 },
	{  "REG_FRM_SANDBOX_REG05"                  , 0x80F5 },
	{  "REG_FRM_SANDBOX_REG06"                  , 0x80F6 },
	{  "REG_FRM_SANDBOX_REG07"                  , 0x80F7 },
	{  "REG_FRM_SANDBOX_REG08"                  , 0x80F8 },
	{  "REG_FRM_SANDBOX_REG09"                  , 0x80F9 },
	{  "REG_FRM_SANDBOX_REG0A"                  , 0x80FA },
	{  "REG_FRM_SANDBOX_REG0B"                  , 0x80FB },
	{  "REG_FRM_SANDBOX_REG0C"                  , 0x80FC },
	{  "REG_FRM_SANDBOX_REG0D"                  , 0x80FD },
	{  "REG_FRM_SANDBOX_REG0E"                  , 0x80FE },
	{  "REG_FRM_SANDBOX_REG0F"                  , 0x80FF },
	{  "REG_DETECTOR_REVISION_REG"              , 0x8100 },
	{  "REG_DETECTOR_CONFIG_REG1"               , 0x8101 },
	{  "REG_DETECTOR_CONFIG_REG2"               , 0x8102 },
	{  "REG_DETECTOR_CONFIG_REG3"               , 0x8103 },
	{  "REG_DETECTOR_CONFIG_REG4"               , 0x8104 },
	{  "REG_DETECTOR_CONFIG_REG5"               , 0x8105 },
	{  "REG_DETECTOR_CONFIG_REG6"               , 0x8106 },
	{  "REG_DETECTOR_CONFIG_REG7"               , 0x8107 },
	{  "REG_DETECTOR_CONFIG_REG8"               , 0x8108 },
	{  "REG_IMG_PROC_REVISION_REG"              , 0x8120 },
	{  "REG_IMG_PROC_CONFIG_REG1"               , 0x8121 },
	{  "REG_IMG_PROC_CONFIG_REG2"               , 0x8122 },
	{  "REG_IMG_PROC_CONFIG_REG3"               , 0x8123 },
	{  "REG_IMG_PROC_CONFIG_REG4"               , 0x8124 },
	{  "REG_IMG_PROC_CONFIG_REG5"               , 0x8125 },
	{  "REG_IMG_PROC_CONFIG_REG6"               , 0x8126 },
	{  "REG_IMG_PROC_CONFIG_REG7"               , 0x8127 },
	{  "REG_IMG_PROC_CONFIG_REG8"               , 0x8128 },
	{  "REG_BIASANDCLOCKREGISTERADDRESS_REG"    , 0x8200 },
	{  "REG_BIASANDCLOCKREGISTERDATA_REG"       , 0x8201 },
	{  "REG_CLOCKREGISTERDATAOUT_REG"           , 0x8202 },
	{  "REG_BIASREGISTERDATAOUT_REG"            , 0x8203 },
	{  "REG_BIASCONFIGREGISTER0_REG"            , 0x8204 },
	{  "REG_CLOCKCONFIGREGISTER0_REG"           , 0x8205 },
	{  "REG_EXPOSURETIMEMSB_REG"                , 0x8206 },
	{  "REG_EXPOSURETIMELSB_REG"                , 0x8207 },
	{  "REG_ALTEXPOSURETIMEMSB_REG"             , 0x8306 },
	{  "REG_ALTEXPOSURETIMELSB_REG"             , 0x8307 },
	{  "REG_TRIGGERREPETITIONTIMEMSB_REG"       , 0x8208 },
	{  "REG_TRIGGERREPETITIONTIMELSB_REG"       , 0x8209 },
	{  "REG_DELAYTOEXPOSUREMSB_REG"             , 0x820A },
	{  "REG_DELAYTOEXPOSURELSB_REG"             , 0x820B },
	{  "REG_NUMBEROFEXPOSURE_REG"               , 0x820C },
	{  "REG_SHUTTERTIMEMSB_REG"                 , 0x820D },
	{  "REG_SHUTTERTIMELSB_REG"                 , 0x820E },
	{  "REG_DELAYTOSHUTTERMSB_REG"              , 0x820F },
	{  "REG_DELAYTOSHUTTERLSB_REG"              , 0x8210 },
	{  "REG_FCRIC_MASK_REG1"                    , 0x8211 },
	{  "REG_FCRIC_MASK_REG2"                    , 0x8212 },
	{  "REG_FCRIC_MASK_REG3"                    , 0x8213 },
	{  "REG_LVDS_OVERFLOW_ERROR_REG1"           , 0x8214 },
	{  "REG_LVDS_OVERFLOW_ERROR_REG2"           , 0x8215 },
	{  "REG_LVDS_OVERFLOW_ERROR_REG3"           , 0x8216 },
	{  "REG_LVDS_PARITY_ERROR_REG1"             , 0x8217 },
	{  "REG_LVDS_PARITY_ERROR_REG2"             , 0x8218 },
	{  "REG_LVDS_PARITY_ERROR_REG3"             , 0x8219 },
	{  "REG_LVDS_STOP_BIT_ERROR_REG1"           , 0x821A },
	{  "REG_LVDS_STOP_BIT_ERROR_REG2"           , 0x821B },
	{  "REG_LVDS_STOP_BIT_ERROR_REG3"           , 0x821C },
	{  "REG_FCRIC_WRITE0_REG"                   , 0x821D },
	{  "REG_FCRIC_WRITE1_REG"                   , 0x821E },
	{  "REG_FCRIC_WRITE2_REG"                   , 0x821F },
	{  "REG_FCRIC_READ0_REG"                    , 0x8220 },
	{  "REG_FCRIC_READ1_REG"                    , 0x8221 },
	{  "REG_FCRIC_READ2_REG"                    , 0x8222 },
	{  "REG_DEBUGVIDEO0_REG"                    , 0x8223 },
	{  "REG_DEBUGVIDEO1_REG"                    , 0x8224 },
	{  "REG_DEBUGVIDEO2_REG"                    , 0x8225 },
	{  "REG_DEBUGVIDEO3_REG"                    , 0x8226 },
	{  "REG_DEBUGVIDEO4_REG"                    , 0x8227 },
	{  "REG_DEBUGVIDEO5_REG"                    , 0x8228 },
	{  "REG_DEBUGVIDEO6_REG"                    , 0x8229 },
	{  "REG_DEBUGVIDEO7_REG"                    , 0x822A },
	{  "REG_DEBUGVIDEO8_REG"                    , 0x822B },
	{  "REG_DEBUGVIDEO9_REG"                    , 0x822C },
	{  "REG_DEBUGVIDEO10_REG"                   , 0x822D },
	{  "REG_DEBUGVIDEO11_REG"                   , 0x822E },
	{  "REG_DEBUGCOUNTER00_REG"                 , 0x822F },
	{  "REG_DEBUGCOUNTER01_REG"                 , 0x8230 },
	{  "REG_DEBUGCOUNTER02_REG"                 , 0x8231 },
	{  "REG_DEBUGCOUNTER03_REG"                 , 0x8232 },
	{  "REG_DEBUGCOUNTER04_REG"                 , 0x8233 },
  {  NULL                                     , 0      }
};

#endif
