# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MyCPU.srcs/sources_1/new/ALU.v" \
"../../../../MyCPU.srcs/sources_1/new/CPU.v" \
"../../../../MyCPU.srcs/sources_1/new/CPU_Complex.v" \
"../../../../MyCPU.srcs/sources_1/new/CU.v" \
"../../../../MyCPU.srcs/sources_1/new/RegFiles.v" \
"../../../../MyCPU.srcs/sim_1/new/RegFiles_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
