// Seed: 1307017467
module module_0;
  assign id_1 = -1;
  assign module_2.type_9 = 0;
  always
    if (id_1) begin : LABEL_0
      id_2 <= id_1;
    end
  assign module_1.id_4 = 0;
  uwire id_3 = -1;
  wire id_4, id_5, id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1 !=? id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_24 = 32'd22
) (
    input wor id_0,
    input tri id_1,
    output wire id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    input wire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    input logic id_12,
    input supply1 id_13,
    input wire id_14,
    output logic id_15,
    input wor id_16
);
  assign id_15 = -1'b0;
  assign id_5  = id_8;
  assign id_2  = (id_13);
  assign id_15 = -1;
  assign id_2  = 1;
  id_18(
      -1, -1, id_2
  );
  module_0 modCall_1 ();
  wire id_19, id_20;
  generate
    wire id_21;
  endgenerate
  wire id_22;
  wire id_23;
  always begin : LABEL_0
    id_15 <= (id_12);
  end
  defparam id_24 = -1 == -1;
  initial $display;
endmodule
