

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4'
================================================================
* Date:           Sat Dec 10 20:38:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  3.921 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max  |   Type  |
    +---------+---------+-----------+-----------+-----+-------+---------+
    |        3|    12291|  19.989 ns|  81.895 us|    3|  12291|       no|
    +---------+---------+-----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_966_4  |        1|    12289|         7|          6|          6|  0 ~ 2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 10 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pix_val_V = alloca i32 1"   --->   Operation 11 'alloca' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pix_val_V_1 = alloca i32 1"   --->   Operation 12 'alloca' 'pix_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_val_V_2 = alloca i32 1"   --->   Operation 13 'alloca' 'pix_val_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pix_val_V_3 = alloca i32 1"   --->   Operation 14 'alloca' 'pix_val_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp169_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169"   --->   Operation 15 'read' 'cmp169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub166_cast73_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub166_cast73"   --->   Operation 16 'read' 'sub166_cast73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp169_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_1"   --->   Operation 17 'read' 'cmp169_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp169_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_2"   --->   Operation 18 'read' 'cmp169_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp169_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_3"   --->   Operation 19 'read' 'cmp169_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp169_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_4"   --->   Operation 20 'read' 'cmp169_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmp169_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_5"   --->   Operation 21 'read' 'cmp169_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln1"   --->   Operation 22 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pix_val_V_4_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_4"   --->   Operation 23 'read' 'pix_val_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pix_val_V_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_5"   --->   Operation 24 'read' 'pix_val_V_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pix_val_V_6_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_6"   --->   Operation 25 'read' 'pix_val_V_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pix_val_V_7_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_val_V_7"   --->   Operation 26 'read' 'pix_val_V_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sub166_cast73_cast = sext i11 %sub166_cast73_read"   --->   Operation 27 'sext' 'sub166_cast73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %pix_val_V_7_read, i10 %pix_val_V_3"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %pix_val_V_6_read, i10 %pix_val_V_2"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %pix_val_V_5_read, i10 %pix_val_V_1"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %pix_val_V_4_read, i10 %pix_val_V"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body165"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_1 = load i11 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 37 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.94ns)   --->   "%icmp_ln966 = icmp_eq  i11 %x_1, i11 %trunc_ln1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 38 'icmp' 'icmp_ln966' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%x_2 = add i11 %x_1, i11 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 39 'add' 'x_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln966 = br i1 %icmp_ln966, void %for.body165.split, void %for.inc221.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 40 'br' 'br_ln966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln966 = zext i11 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 41 'zext' 'zext_ln966' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.94ns)   --->   "%cmp167 = icmp_slt  i12 %zext_ln966, i12 %sub166_cast73_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 42 'icmp' 'cmp167' <Predicate = (!icmp_ln966)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.28ns)   --->   "%or_ln971 = or i1 %cmp167, i1 %cmp169_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 43 'or' 'or_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln966 = store i11 %x_2, i11 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 44 'store' 'store_ln966' <Predicate = (!icmp_ln966)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%pix_val_V_8 = load i10 %pix_val_V"   --->   Operation 45 'load' 'pix_val_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%pix_val_V_9 = load i10 %pix_val_V_1"   --->   Operation 46 'load' 'pix_val_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%pix_val_V_10 = load i10 %pix_val_V_2"   --->   Operation 47 'load' 'pix_val_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%pix_val_V_11 = load i10 %pix_val_V_3"   --->   Operation 48 'load' 'pix_val_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 0"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln967 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_14" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:967]   --->   Operation 50 'specpipeline' 'specpipeline_ln967' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:273]   --->   Operation 51 'specloopname' 'specloopname_ln273' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971, void %for.inc189, void %if.then170" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 52 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (1.83ns)   --->   "%img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'img_read' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pix_val_V_14 = trunc i120 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'trunc' 'pix_val_V_14' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%pix_val_V_15 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'pix_val_V_15' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%pix_val_V_12 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'pix_val_V_12' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%pix_val_V_13 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'pix_val_V_13' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 58 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.28ns)   --->   "%or_ln971_1 = or i1 %cmp167, i1 %cmp169_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 59 'or' 'or_ln971_1' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_val_V_11, i10 %pix_val_V_15_out"   --->   Operation 151 'store' 'store_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_val_V_10, i10 %pix_val_V_14_out"   --->   Operation 152 'store' 'store_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_val_V_9, i10 %pix_val_V_13_out"   --->   Operation 153 'store' 'store_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_val_V_8, i10 %pix_val_V_12_out"   --->   Operation 154 'store' 'store_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 155 'ret' 'ret_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%pix_val_V_73 = phi i10 %pix_val_V_12, void %if.then170, i10 %pix_val_V_11, void %for.body165.split"   --->   Operation 60 'phi' 'pix_val_V_73' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%pix_val_V_72 = phi i10 %pix_val_V_15, void %if.then170, i10 %pix_val_V_10, void %for.body165.split"   --->   Operation 61 'phi' 'pix_val_V_72' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%pix_val_V_71 = phi i10 %pix_val_V_13, void %if.then170, i10 %pix_val_V_9, void %for.body165.split"   --->   Operation 62 'phi' 'pix_val_V_71' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%pix_val_V_70 = phi i10 %pix_val_V_14, void %if.then170, i10 %pix_val_V_8, void %for.body165.split"   --->   Operation 63 'phi' 'pix_val_V_70' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_1, void %for.inc189.1, void %if.then170.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 64 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_3 : Operation 65 [1/1] (1.83ns)   --->   "%img_read_1 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'read' 'img_read_1' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%pix_val_V_20 = trunc i120 %img_read_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'trunc' 'pix_val_V_20' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%pix_val_V_21 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_1, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'partselect' 'pix_val_V_21' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%pix_val_V_16 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_1, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'partselect' 'pix_val_V_16' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%pix_val_V_17 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_1, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'partselect' 'pix_val_V_17' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 70 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (0.28ns)   --->   "%or_ln971_2 = or i1 %cmp167, i1 %cmp169_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 71 'or' 'or_ln971_2' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.28ns)   --->   "%or_ln971_3 = or i1 %cmp167, i1 %cmp169_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 72 'or' 'or_ln971_3' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.28ns)   --->   "%or_ln971_4 = or i1 %cmp167, i1 %cmp169_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 73 'or' 'or_ln971_4' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.28ns)   --->   "%or_ln971_5 = or i1 %cmp167, i1 %cmp169_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 74 'or' 'or_ln971_5' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%pix_val_V_69 = phi i10 %pix_val_V_16, void %if.then170.1, i10 %pix_val_V_73, void %for.inc189"   --->   Operation 75 'phi' 'pix_val_V_69' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%pix_val_V_68 = phi i10 %pix_val_V_21, void %if.then170.1, i10 %pix_val_V_72, void %for.inc189"   --->   Operation 76 'phi' 'pix_val_V_68' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%pix_val_V_67 = phi i10 %pix_val_V_17, void %if.then170.1, i10 %pix_val_V_71, void %for.inc189"   --->   Operation 77 'phi' 'pix_val_V_67' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%pix_val_V_66 = phi i10 %pix_val_V_20, void %if.then170.1, i10 %pix_val_V_70, void %for.inc189"   --->   Operation 78 'phi' 'pix_val_V_66' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_2, void %for.inc189.2, void %if.then170.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 79 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_4 : Operation 80 [1/1] (1.83ns)   --->   "%img_read_2 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'read' 'img_read_2' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%pix_val_V_26 = trunc i120 %img_read_2" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'trunc' 'pix_val_V_26' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%pix_val_V_27 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_2, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'partselect' 'pix_val_V_27' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%pix_val_V_18 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_2, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'partselect' 'pix_val_V_18' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%pix_val_V_19 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_2, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'partselect' 'pix_val_V_19' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 85 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%pix_val_V_65 = phi i10 %pix_val_V_18, void %if.then170.2, i10 %pix_val_V_69, void %for.inc189.1"   --->   Operation 86 'phi' 'pix_val_V_65' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%pix_val_V_64 = phi i10 %pix_val_V_27, void %if.then170.2, i10 %pix_val_V_68, void %for.inc189.1"   --->   Operation 87 'phi' 'pix_val_V_64' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%pix_val_V_63 = phi i10 %pix_val_V_19, void %if.then170.2, i10 %pix_val_V_67, void %for.inc189.1"   --->   Operation 88 'phi' 'pix_val_V_63' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%pix_val_V_62 = phi i10 %pix_val_V_26, void %if.then170.2, i10 %pix_val_V_66, void %for.inc189.1"   --->   Operation 89 'phi' 'pix_val_V_62' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_3, void %for.inc189.3, void %if.then170.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 90 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_5 : Operation 91 [1/1] (1.83ns)   --->   "%img_read_3 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'img_read_3' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%pix_val_V_32 = trunc i120 %img_read_3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'trunc' 'pix_val_V_32' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%pix_val_V_33 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_3, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'partselect' 'pix_val_V_33' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%pix_val_V_22 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_3, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'partselect' 'pix_val_V_22' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%pix_val_V_23 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_3, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'partselect' 'pix_val_V_23' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 96 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%pix_val_V_61 = phi i10 %pix_val_V_22, void %if.then170.3, i10 %pix_val_V_65, void %for.inc189.2"   --->   Operation 97 'phi' 'pix_val_V_61' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%pix_val_V_60 = phi i10 %pix_val_V_33, void %if.then170.3, i10 %pix_val_V_64, void %for.inc189.2"   --->   Operation 98 'phi' 'pix_val_V_60' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%pix_val_V_59 = phi i10 %pix_val_V_23, void %if.then170.3, i10 %pix_val_V_63, void %for.inc189.2"   --->   Operation 99 'phi' 'pix_val_V_59' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%pix_val_V_58 = phi i10 %pix_val_V_32, void %if.then170.3, i10 %pix_val_V_62, void %for.inc189.2"   --->   Operation 100 'phi' 'pix_val_V_58' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_4, void %for.inc189.4, void %if.then170.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 101 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_6 : Operation 102 [1/1] (1.83ns)   --->   "%img_read_4 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'img_read_4' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%pix_val_V_38 = trunc i120 %img_read_4" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'trunc' 'pix_val_V_38' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%pix_val_V_39 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_4, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'partselect' 'pix_val_V_39' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%pix_val_V_24 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_4, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'partselect' 'pix_val_V_24' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%pix_val_V_25 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_4, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'partselect' 'pix_val_V_25' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 107 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.92>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%pix_val_V_57 = phi i10 %pix_val_V_24, void %if.then170.4, i10 %pix_val_V_61, void %for.inc189.3"   --->   Operation 108 'phi' 'pix_val_V_57' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%pix_val_V_56 = phi i10 %pix_val_V_39, void %if.then170.4, i10 %pix_val_V_60, void %for.inc189.3"   --->   Operation 109 'phi' 'pix_val_V_56' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%pix_val_V_55 = phi i10 %pix_val_V_25, void %if.then170.4, i10 %pix_val_V_59, void %for.inc189.3"   --->   Operation 110 'phi' 'pix_val_V_55' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%pix_val_V_54 = phi i10 %pix_val_V_38, void %if.then170.4, i10 %pix_val_V_58, void %for.inc189.3"   --->   Operation 111 'phi' 'pix_val_V_54' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_5, void %for.inc214, void %if.then170.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 112 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_7 : Operation 113 [1/1] (1.83ns)   --->   "%img_read_5 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'img_read_5' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%pix_val_V_44 = trunc i120 %img_read_5" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'trunc' 'pix_val_V_44' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%pix_val_V_45 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_5, i32 60, i32 69" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'partselect' 'pix_val_V_45' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%pix_val_V_28 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_5, i32 90, i32 99" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'partselect' 'pix_val_V_28' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%pix_val_V_29 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_5, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'partselect' 'pix_val_V_29' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc214" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 118 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.42>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%pix_val_V_53 = phi i10 %pix_val_V_28, void %if.then170.5, i10 %pix_val_V_57, void %for.inc189.4"   --->   Operation 119 'phi' 'pix_val_V_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%pix_val_V_52 = phi i10 %pix_val_V_45, void %if.then170.5, i10 %pix_val_V_56, void %for.inc189.4"   --->   Operation 120 'phi' 'pix_val_V_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%pix_val_V_51 = phi i10 %pix_val_V_29, void %if.then170.5, i10 %pix_val_V_55, void %for.inc189.4"   --->   Operation 121 'phi' 'pix_val_V_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%pix_val_V_50 = phi i10 %pix_val_V_44, void %if.then170.5, i10 %pix_val_V_54, void %for.inc189.4"   --->   Operation 122 'phi' 'pix_val_V_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%raw_pix_V_5_out_load = load i256 %raw_pix_V_5_out"   --->   Operation 123 'load' 'raw_pix_V_5_out_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%out_pix_V_11_out_load = load i256 %out_pix_V_11_out"   --->   Operation 124 'load' 'out_pix_V_11_out_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i240 @_ssdm_op_BitConcatenate.i240.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %pix_val_V_53, i10 %pix_val_V_52, i10 %pix_val_V_51, i10 %pix_val_V_50, i10 %pix_val_V_57, i10 %pix_val_V_56, i10 %pix_val_V_55, i10 %pix_val_V_54, i10 %pix_val_V_61, i10 %pix_val_V_60, i10 %pix_val_V_59, i10 %pix_val_V_58, i10 %pix_val_V_65, i10 %pix_val_V_64, i10 %pix_val_V_63, i10 %pix_val_V_62, i10 %pix_val_V_69, i10 %pix_val_V_68, i10 %pix_val_V_67, i10 %pix_val_V_66, i10 %pix_val_V_73, i10 %pix_val_V_72, i10 %pix_val_V_71, i10 %pix_val_V_70"   --->   Operation 125 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_s = partset i256 @_ssdm_op_PartSet.i256.i256.i240.i32.i32, i256 %raw_pix_V_5_out_load, i240 %tmp, i32 0, i32 239"   --->   Operation 126 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_72, i10 %pix_val_V_71, i10 %pix_val_V_70"   --->   Operation 127 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_V_11_out_load, i30 %tmp_s, i32 0, i32 29"   --->   Operation 128 'partset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_67, i10 %pix_val_V_66, i10 %pix_val_V_73"   --->   Operation 129 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_2 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_1, i30 %tmp_2, i32 32, i32 61"   --->   Operation 130 'partset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_62, i10 %pix_val_V_69, i10 %pix_val_V_68"   --->   Operation 131 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_2, i30 %tmp_3, i32 64, i32 93"   --->   Operation 132 'partset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_65, i10 %pix_val_V_64, i10 %pix_val_V_63"   --->   Operation 133 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_4 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_3, i30 %tmp_4, i32 96, i32 125"   --->   Operation 134 'partset' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_60, i10 %pix_val_V_59, i10 %pix_val_V_58"   --->   Operation 135 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_4, i30 %tmp_5, i32 128, i32 157"   --->   Operation 136 'partset' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_55, i10 %pix_val_V_54, i10 %pix_val_V_61"   --->   Operation 137 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_6 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_5, i30 %tmp_6, i32 160, i32 189"   --->   Operation 138 'partset' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_50, i10 %pix_val_V_57, i10 %pix_val_V_56"   --->   Operation 139 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_6, i30 %tmp_7, i32 192, i32 221"   --->   Operation 140 'partset' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_val_V_53, i10 %pix_val_V_52, i10 %pix_val_V_51"   --->   Operation 141 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %p_Result_7, i30 %tmp_8, i32 224, i32 253"   --->   Operation 142 'partset' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.65ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bytePlanes1, i256 %p_Result_8" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = true> <Delay = 1.65> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 264> <FIFO>
ST_7 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln966 = store i10 %pix_val_V_53, i10 %pix_val_V_3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 144 'store' 'store_ln966' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln966 = store i10 %pix_val_V_52, i10 %pix_val_V_2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 145 'store' 'store_ln966' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln966 = store i10 %pix_val_V_51, i10 %pix_val_V_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 146 'store' 'store_ln966' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln966 = store i10 %pix_val_V_50, i10 %pix_val_V" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 147 'store' 'store_ln966' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln966 = store i256 %p_Result_8, i256 %out_pix_V_11_out" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 148 'store' 'store_ln966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln966 = store i256 %p_Result_s, i256 %raw_pix_V_5_out" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 149 'store' 'store_ln966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln966 = br void %for.body165" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 150 'br' 'br_ln966' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('x') [21]  (0 ns)
	'load' operation ('x', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966) on local variable 'x' [49]  (0 ns)
	'icmp' operation ('cmp167', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966) [62]  (0.944 ns)
	'or' operation ('or_ln971', D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971) [63]  (0.287 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [66]  (1.84 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_1', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [80]  (1.84 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_2', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [94]  (1.84 ns)

 <State 5>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_3', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [108]  (1.84 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	fifo read operation ('img_read_4', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [122]  (1.84 ns)

 <State 7>: 3.92ns
The critical path consists of the following:
	fifo read operation ('img_read_5', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [136]  (1.84 ns)
	multiplexor before 'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [145]  (0.427 ns)
	'phi' operation ('pix.val.V') with incoming values : ('pix.val.V') ('pix.val.V', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [145]  (0 ns)
	fifo write operation ('write_ln174', D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'bytePlanes1' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [167]  (1.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
