{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640770489322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640770489322 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semafor EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"semafor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640770489347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640770489431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640770489432 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640770490043 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640770490058 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640770490426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640770490426 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640770490445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640770490445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640770490445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640770490445 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640770490445 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640770490445 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640770490453 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1640770490460 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "108 108 " "No exact pin location assignment(s) for 108 pins of 108 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1640770490835 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafor.sdc " "Synopsys Design Constraints File file not found: 'semafor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640770491097 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640770491098 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1640770491101 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1640770491102 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640770491103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640770491126 ""}  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640770491126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clrn~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clrn~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640770491126 ""}  } { { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640770491126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640770491520 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640770491521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640770491521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640770491523 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640770491524 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640770491524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640770491524 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640770491525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640770491536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1640770491537 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640770491537 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "106 unused 2.5V 71 35 0 " "Number of I/O pins in group: 106 (unused VREF, 2.5V VCCIO, 71 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1640770491541 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1640770491541 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1640770491541 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491542 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491542 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1640770491542 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1640770491542 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491544 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640770491544 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1640770491544 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1640770491544 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "106 2.5 V 85 " "Can't place 106 pins with 2.5 V I/O standard because Fitter has only 85 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1640770491544 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1640770491544 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640770491545 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1640770491736 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "32 " "Following 32 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[0\] VCC " "Pin ctl_rddata\[0\] has VCC driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[0] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[1\] GND " "Pin ctl_rddata\[1\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[1] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[2\] GND " "Pin ctl_rddata\[2\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[2] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[3\] GND " "Pin ctl_rddata\[3\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[3] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[4\] GND " "Pin ctl_rddata\[4\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[4] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[5\] GND " "Pin ctl_rddata\[5\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[5] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[6\] GND " "Pin ctl_rddata\[6\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[6] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[7\] GND " "Pin ctl_rddata\[7\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[7] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[8\] GND " "Pin ctl_rddata\[8\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[8] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[9\] GND " "Pin ctl_rddata\[9\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[9] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[10\] GND " "Pin ctl_rddata\[10\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[10] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[11\] GND " "Pin ctl_rddata\[11\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[11] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[12\] GND " "Pin ctl_rddata\[12\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[12] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[13\] GND " "Pin ctl_rddata\[13\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[13] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[14\] GND " "Pin ctl_rddata\[14\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[14] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[15\] GND " "Pin ctl_rddata\[15\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[15] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[16\] GND " "Pin ctl_rddata\[16\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[16] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[17\] GND " "Pin ctl_rddata\[17\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[17] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[18\] GND " "Pin ctl_rddata\[18\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[18] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[19\] GND " "Pin ctl_rddata\[19\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[19] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[20\] GND " "Pin ctl_rddata\[20\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[20] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[21\] GND " "Pin ctl_rddata\[21\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[21] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[22\] GND " "Pin ctl_rddata\[22\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[22] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[23\] GND " "Pin ctl_rddata\[23\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[23] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[24\] GND " "Pin ctl_rddata\[24\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[24] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[25\] GND " "Pin ctl_rddata\[25\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[25] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[26\] GND " "Pin ctl_rddata\[26\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[26] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[27\] GND " "Pin ctl_rddata\[27\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[27] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[28\] GND " "Pin ctl_rddata\[28\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[28] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[29\] GND " "Pin ctl_rddata\[29\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[29] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[30\] GND " "Pin ctl_rddata\[30\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[30] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ctl_rddata\[31\] GND " "Pin ctl_rddata\[31\] has GND driving its datain port" {  } { { "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ctl_rddata[31] } } } { "../../HDL/dec.sv" "" { Text "C:/Users/123/Downloads/Lab2/Lab2/HDL/dec.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1640770491738 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1640770491738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/output_files/semafor.fit.smsg " "Generated suppressed messages file C:/Users/123/Downloads/Lab2/Lab2/TestBench/dec/output_files/semafor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640770491895 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5144 " "Peak virtual memory: 5144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640770491940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 29 17:34:51 2021 " "Processing ended: Wed Dec 29 17:34:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640770491940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640770491940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640770491940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640770491940 ""}
