// Seed: 1547870227
module module_0 ();
  logic id_1;
  logic id_2;
  ;
  assign id_2[-1] = -1;
  wire id_3;
  assign id_3 = -1;
  wire id_4;
  parameter id_5 = 1;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
  assign id_1 = id_3 | id_5[-1'b0] - id_4;
  logic id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd94
) (
    input wire _id_0,
    input tri  id_1,
    input tri0 id_2
);
  wire [-1 : id_0] id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
