{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:30:09 2019 " "Info: Processing started: Fri May 17 18:30:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxlocontrol.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxlocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLOControl " "Info: Found entity 1: MuxLOControl" {  } { { "MuxLOControl.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxLOControl.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmem.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMem " "Info: Found entity 1: MuxMem" {  } { { "MuxMem.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMem.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxshiftamt.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxshiftamt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftAmt " "Info: Found entity 1: MuxShiftAmt" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxshiftsrc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxshiftsrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftSrc " "Info: Found entity 1: MuxShiftSrc" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDST " "Info: Found entity 1: MuxDST" {  } { { "MuxDST.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 CPU.sv(237) " "Warning (10229): Verilog HDL Expression warning at CPU.sv(237): truncated literal to match 1 bits" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrca.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcA " "Info: Found entity 1: MuxALUSrcA" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrcb.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxalusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcB " "Info: Found entity 1: MuxALUSrcB" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcsource.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpcsource.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.sv(93) " "Warning (10268): Verilog HDL information at ControlUnit.sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset ControlUnit.sv(3) " "Info (10281): Verilog HDL Declaration information at ControlUnit.sv(3): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxiord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxiord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxIord " "Info: Found entity 1: MuxIord" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmemtoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Info: Found entity 1: MuxMemToReg" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Info: Found entity 1: MuxRegDst" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadbox.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoadBox " "Info: Found entity 1: LoadBox" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Multi.sv(14) " "Warning (10268): Verilog HDL information at Multi.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multi " "Info: Found entity 1: Multi" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MultA CPU.sv(15) " "Warning (10034): Output port \"MultA\" at CPU.sv(15) has no driver" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MultB CPU.sv(17) " "Warning (10034): Output port \"MultB\" at CPU.sv(17) has no driver" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "CPU.sv" "PC" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit\"" {  } { { "CPU.sv" "ControlUnit" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(120) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(120): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(143) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(143): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(166) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(166): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(189) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(189): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(212) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(212): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(231) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(231): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(268) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(268): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(292) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(292): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(316) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(316): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(340) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(340): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(364) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(364): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(388) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(388): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(412) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(412): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(436) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(436): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(460) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(460): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(484) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(484): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(508) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(508): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(532) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(532): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(556) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(556): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(580) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(580): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(604) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(604): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(628) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(628): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(652) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(652): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(676) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(676): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(700) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(700): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(724) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(724): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(748) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(748): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(772) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(772): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(797) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(797): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(824) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(824): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(849) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(849): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(872) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(872): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(901) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(901): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(924) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(924): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(953) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(953): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(976) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(976): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1005) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1005): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1028) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1028): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1058) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1058): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1082) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1082): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(1085) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.sv(1085): incomplete case statement has no default case item" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1085 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1110) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1110): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1134) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1134): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1158) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1158): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1182) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1182): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1206) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1206): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1231) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1231): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ControlUnit.sv(1235) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1235): truncated value with size 32 to match size of target (6)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1261) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1261): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1285) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1285): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1309) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1309): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1333) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1333): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ControlUnit.sv(1357) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.sv(1357): truncated value with size 2 to match size of target (1)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate ControlUnit.sv(100) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(100): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MultControl ControlUnit.sv(100) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(100): inferring latch(es) for variable \"MultControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "contador ControlUnit.sv(100) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.sv(100): inferring latch(es) for variable \"contador\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[0\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[0\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[1\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[1\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[2\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[2\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[3\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[3\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[4\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[4\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[5\] ControlUnit.sv(100) " "Info (10041): Inferred latch for \"contador\[5\]\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MultControl ControlUnit.sv(100) " "Info (10041): Inferred latch for \"MultControl\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Mult ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Mult\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lui2 ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Lui2\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lui ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Lui\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSaveb ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.LSaveb\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSaveh ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.LSaveh\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LSave ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.LSave\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LGet ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.LGet\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Lw ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Lw\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BleCompare ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.BleCompare\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Ble ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Ble\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BgtCompare ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.BgtCompare\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Bgt ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Bgt\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BneCompare ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.BneCompare\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Bne ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Bne\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.BeqCompare ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.BeqCompare\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Beq ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Beq\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Addiu ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Addiu\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.OverflowExc ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.OverflowExc\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Slt ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Slt\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SrlWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SrlWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SrlOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SrlOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Srl ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Srl\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SravWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SravWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SravOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SravOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Srav ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Srav\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SllOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllvOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SllvOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SraWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SraWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SraOp ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SraOp\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sra ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Sra\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllvWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SllvWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sllv ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Sllv\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SllWriteReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.SllWriteReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sll ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Sll\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Jr ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Jr\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Rte ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Rte\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInPC ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WriteInPC\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Break ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Break\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Sub ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Sub\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.And ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.And\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WaitMemRead2 ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WaitMemRead2\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInRegAddi ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WriteInRegAddi\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Addi ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Addi\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Wait ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Wait\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WriteInReg ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WriteInReg\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Add ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Add\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Decode ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Decode\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.WaitMemRead ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.WaitMemRead\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Start ControlUnit.sv(100) " "Info (10041): Inferred latch for \"nextstate.Start\" at ControlUnit.sv(100)" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcA MuxALUSrcA:MuxALUSrcA " "Info: Elaborating entity \"MuxALUSrcA\" for hierarchy \"MuxALUSrcA:MuxALUSrcA\"" {  } { { "CPU.sv" "MuxALUSrcA" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSrcA.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSrcA.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxALUSrcA.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxALUSrcA.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcA.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcA.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcB MuxALUSrcB:MuxALUSrcB " "Info: Elaborating entity \"MuxALUSrcB\" for hierarchy \"MuxALUSrcB:MuxALUSrcB\"" {  } { { "CPU.sv" "MuxALUSrcB" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxALUSrcB.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(12): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxALUSrcB.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(13): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxALUSrcB.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(14): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxALUSrcB.sv(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(15): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxALUSrcB.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(16): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxALUSrcB.sv(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxALUSrcB.sv(17): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxALUSrcB.sv(11) " "Warning (10270): Verilog HDL Case Statement warning at MuxALUSrcB.sv(11): incomplete case statement has no default case item" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxALUSrcB.sv(10) " "Warning (10240): Verilog HDL Always Construct warning at MuxALUSrcB.sv(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxALUSrcB.sv(10) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxALUSrcB.sv(10)" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:MuxPCSource " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:MuxPCSource\"" {  } { { "CPU.sv" "MuxPCSource" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxPCSource.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxPCSource.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxPCSource.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxPCSource.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxPCSource.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxPCSource.sv(15) " "Warning (10235): Verilog HDL Always Construct warning at MuxPCSource.sv(15): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxPCSource.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxPCSource.sv(9): incomplete case statement has no default case item" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxPCSource.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxPCSource.sv(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxPCSource.sv(8) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxPCSource.sv(8)" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ULA " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:ULA\"" {  } { { "CPU.sv" "ULA" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:Memoria\"" {  } { { "CPU.sv" "Memoria" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:Memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 172 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:Memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:Memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:Memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programfiles/altera/quartus9/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:InstructionRegister " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:InstructionRegister\"" {  } { { "CPU.sv" "InstructionRegister" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIord MuxIord:MuxIord " "Info: Elaborating entity \"MuxIord\" for hierarchy \"MuxIord:MuxIord\"" {  } { { "CPU.sv" "MuxIord" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxIord.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxIord.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxIord.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(11): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxIord.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(12): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxIord.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(13): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxIord.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxIord.sv(14): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxIord.sv(8) " "Warning (10270): Verilog HDL Case Statement warning at MuxIord.sv(8): incomplete case statement has no default case item" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxIord.sv(7) " "Warning (10240): Verilog HDL Always Construct warning at MuxIord.sv(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxIord.sv(7) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxIord.sv(7)" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:MuxMemToReg " "Info: Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:MuxMemToReg\"" {  } { { "CPU.sv" "MuxMemToReg" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxMemToReg.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxMemToReg.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxMemToReg.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxMemToReg.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E MuxMemToReg.sv(14) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(14): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F MuxMemToReg.sv(16) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(16): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G MuxMemToReg.sv(17) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(17): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H MuxMemToReg.sv(18) " "Warning (10235): Verilog HDL Always Construct warning at MuxMemToReg.sv(18): variable \"H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMemToReg.sv(9) " "Warning (10270): Verilog HDL Case Statement warning at MuxMemToReg.sv(9): incomplete case statement has no default case item" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out MuxMemToReg.sv(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxMemToReg.sv(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[0\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[1\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[2\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[3\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[4\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[5\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[6\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[7\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[8\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[9\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[10\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[11\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[12\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[13\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[14\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[15\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[16\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[17\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[18\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[19\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[20\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[21\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[22\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[23\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[24\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[25\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[26\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[27\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[28\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[29\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[30\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] MuxMemToReg.sv(8) " "Info (10041): Inferred latch for \"out\[31\]\" at MuxMemToReg.sv(8)" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:MuxRegDst " "Info: Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:MuxRegDst\"" {  } { { "CPU.sv" "MuxRegDst" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxRegDst.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxRegDst.sv(11) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C MuxRegDst.sv(12) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D MuxRegDst.sv(13) " "Warning (10235): Verilog HDL Always Construct warning at MuxRegDst.sv(13): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxRegDst.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxRegDst.sv" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BancoRegistradores " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BancoRegistradores\"" {  } { { "CPU.sv" "BancoRegistradores" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:RegDesloc " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:RegDesloc\"" {  } { { "CPU.sv" "RegDesloc" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftSrc MuxShiftSrc:MuxShiftSrc " "Info: Elaborating entity \"MuxShiftSrc\" for hierarchy \"MuxShiftSrc:MuxShiftSrc\"" {  } { { "CPU.sv" "MuxShiftSrc" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxShiftSrc.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftSrc.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxShiftSrc.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftSrc.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftSrc.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftSrc.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftAmt MuxShiftAmt:MuxShiftAmt " "Info: Elaborating entity \"MuxShiftAmt\" for hierarchy \"MuxShiftAmt:MuxShiftAmt\"" {  } { { "CPU.sv" "MuxShiftAmt" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 277 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MuxShiftAmt.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftAmt.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MuxShiftAmt.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at MuxShiftAmt.sv(10): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MuxShiftAmt.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxShiftAmt.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadBox LoadBox:LoadBox " "Info: Elaborating entity \"LoadBox\" for hierarchy \"LoadBox:LoadBox\"" {  } { { "CPU.sv" "LoadBox" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(8) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(8): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(9) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A LoadBox.sv(10) " "Warning (10235): Verilog HDL Always Construct warning at LoadBox.sv(10): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LoadBox.sv(7) " "Warning (10270): Verilog HDL Case Statement warning at LoadBox.sv(7): incomplete case statement has no default case item" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out LoadBox.sv(6) " "Warning (10240): Verilog HDL Always Construct warning at LoadBox.sv(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[0\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[1\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[2\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[3\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[4\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[5\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[6\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[7\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[8\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[9\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[10\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[11\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[12\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[13\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[14\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[15\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[16\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[17\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[18\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[19\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[20\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[21\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[22\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[23\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[24\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[25\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[26\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[27\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[28\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[29\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[30\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] LoadBox.sv(6) " "Info (10041): Inferred latch for \"out\[31\]\" at LoadBox.sv(6)" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multi Multi:Multi " "Info: Elaborating entity \"Multi\" for hierarchy \"Multi:Multi\"" {  } { { "CPU.sv" "Multi" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 301 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 32 Multi.sv(29) " "Warning (10230): Verilog HDL assignment warning at Multi.sv(29): truncated value with size 65 to match size of target (32)" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Multi.sv(42) " "Warning (10230): Verilog HDL assignment warning at Multi.sv(42): truncated value with size 32 to match size of target (6)" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "IsControl\[1\] " "Warning (12110): Net \"IsControl\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "IsControl\[1\]" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[2\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[2\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[3\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[3\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[4\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[4\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[5\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[5\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[6\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[6\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[7\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[7\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadBox:LoadBox\|out\[1\] " "Warning: LATCH primitive \"LoadBox:LoadBox\|out\[1\]\" is permanently enabled" {  } { { "LoadBox.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/LoadBox.sv" 6 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[0\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[0\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[1\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[1\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[2\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[2\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[3\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[3\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[4\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[4\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[5\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[5\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[6\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[6\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[7\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[7\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[0\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[0\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[1\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[1\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[2\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[2\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[3\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[3\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[4\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[4\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[5\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[5\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[6\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[6\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[7\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[7\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[8\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[8\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[9\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[9\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[10\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[10\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[11\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[11\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[12\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[12\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[13\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[13\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[14\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[14\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[15\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[15\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[16\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[16\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[17\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[17\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[18\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[18\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[19\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[19\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[20\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[20\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[21\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[21\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[22\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[22\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[23\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[23\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[24\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[24\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[25\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[25\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[26\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[26\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[27\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[27\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[28\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[28\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[29\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[29\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[30\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[30\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[31\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[31\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[0\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[0\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[1\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[1\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[2\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[2\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[3\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[3\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[4\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[4\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[5\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[5\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[6\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[6\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxIord:MuxIord\|out\[7\] " "Warning: LATCH primitive \"MuxIord:MuxIord\|out\[7\]\" is permanently enabled" {  } { { "MuxIord.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxIord.sv" 7 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[31\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[31\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[0\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[0\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[1\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[1\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[2\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[2\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[3\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[3\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[4\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[4\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[5\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[5\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[6\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[6\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[7\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[7\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[8\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[8\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[9\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[9\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[10\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[10\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[11\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[11\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[12\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[12\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[13\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[13\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[14\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[14\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[15\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[15\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[16\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[16\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[17\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[17\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[18\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[18\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[19\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[19\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[20\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[20\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[21\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[21\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[22\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[22\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[23\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[23\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[24\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[24\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[25\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[25\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[26\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[26\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[27\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[27\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[28\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[28\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[29\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[29\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxALUSrcB:MuxALUSrcB\|out\[30\] " "Warning: LATCH primitive \"MuxALUSrcB:MuxALUSrcB\|out\[30\]\" is permanently enabled" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[0\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[0\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[1\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[1\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[2\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[2\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[3\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[3\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[4\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[4\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[5\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[5\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[6\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[6\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[7\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[7\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[8\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[8\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[9\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[9\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[10\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[10\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[11\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[11\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[12\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[12\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[13\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[13\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[14\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[14\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[15\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[15\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[16\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[16\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[17\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[17\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[18\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[18\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[19\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[19\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[20\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[20\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[21\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[21\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[22\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[22\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[23\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[23\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[24\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[24\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[25\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[25\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[26\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[26\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[27\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[27\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[28\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[28\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[29\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[29\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[30\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[30\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxPCSource:MuxPCSource\|out\[31\] " "Warning: LATCH primitive \"MuxPCSource:MuxPCSource\|out\[31\]\" is permanently enabled" {  } { { "MuxPCSource.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxPCSource.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[0\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[0\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[1\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[1\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[2\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[2\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[3\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[3\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[4\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[4\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[5\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[5\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[6\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[6\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[7\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[7\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[8\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[8\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[9\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[9\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[10\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[10\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[11\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[11\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[12\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[12\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[13\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[13\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[14\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[14\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[15\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[15\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[16\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[16\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[17\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[17\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[18\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[18\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[19\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[19\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[20\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[20\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[21\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[21\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[22\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[22\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[23\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[23\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[24\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[24\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[25\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[25\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[26\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[26\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[27\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[27\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[28\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[28\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[29\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[29\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[30\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[30\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MuxMemToReg:MuxMemToReg\|out\[31\] " "Warning: LATCH primitive \"MuxMemToReg:MuxMemToReg\|out\[31\]\" is permanently enabled" {  } { { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 8 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Add_3148 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Add_3148 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.And_2978 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.And_2978 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Break_2918 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Break_2918 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Rte_2860 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Rte_2860 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sll_2800 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sll_2800 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sllv_2742 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sllv_2742 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sra_2684 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sra_2684 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Srl_2456 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Srl_2456 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Beq_2284 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Beq_2284 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Bne_2228 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Bne_2228 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Bgt_2172 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Bgt_2172 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Ble_2116 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Ble_2116 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Lw_2060 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Lw_2060 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSave_2004 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSave_2004 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSaveb_1944 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSaveb_1944 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Srav_2542 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Srav_2542 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Addiu_2312 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Addiu_2312 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.LSaveh_1974 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.LSaveh_1974 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.LGet " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.LGet" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Addi_3062 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Addi_3062 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Jr_2830 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Jr_2830 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Slt_2370 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Slt_2370 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:ControlUnit\|state.Decode " "Warning: Ports D and ENA on the latch are fed by the same signal ControlUnit:ControlUnit\|state.Decode" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Lui_1914 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Lui_1914 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Mult_1858 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Mult_1858 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ControlUnit\|nextstate.Sub_2948 " "Warning: Latch ControlUnit:ControlUnit\|nextstate.Sub_2948 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "stateout\[6\] GND " "Warning (13410): Pin \"stateout\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultHi\[31\] GND " "Warning (13410): Pin \"MultHi\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[0\] GND " "Warning (13410): Pin \"MultA\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[1\] GND " "Warning (13410): Pin \"MultA\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[2\] GND " "Warning (13410): Pin \"MultA\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[3\] GND " "Warning (13410): Pin \"MultA\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[4\] GND " "Warning (13410): Pin \"MultA\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[5\] GND " "Warning (13410): Pin \"MultA\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[6\] GND " "Warning (13410): Pin \"MultA\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[7\] GND " "Warning (13410): Pin \"MultA\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[8\] GND " "Warning (13410): Pin \"MultA\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[9\] GND " "Warning (13410): Pin \"MultA\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[10\] GND " "Warning (13410): Pin \"MultA\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[11\] GND " "Warning (13410): Pin \"MultA\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[12\] GND " "Warning (13410): Pin \"MultA\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[13\] GND " "Warning (13410): Pin \"MultA\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[14\] GND " "Warning (13410): Pin \"MultA\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[15\] GND " "Warning (13410): Pin \"MultA\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[16\] GND " "Warning (13410): Pin \"MultA\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[17\] GND " "Warning (13410): Pin \"MultA\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[18\] GND " "Warning (13410): Pin \"MultA\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[19\] GND " "Warning (13410): Pin \"MultA\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[20\] GND " "Warning (13410): Pin \"MultA\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[21\] GND " "Warning (13410): Pin \"MultA\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[22\] GND " "Warning (13410): Pin \"MultA\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[23\] GND " "Warning (13410): Pin \"MultA\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[24\] GND " "Warning (13410): Pin \"MultA\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[25\] GND " "Warning (13410): Pin \"MultA\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[26\] GND " "Warning (13410): Pin \"MultA\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[27\] GND " "Warning (13410): Pin \"MultA\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[28\] GND " "Warning (13410): Pin \"MultA\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[29\] GND " "Warning (13410): Pin \"MultA\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[30\] GND " "Warning (13410): Pin \"MultA\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultA\[31\] GND " "Warning (13410): Pin \"MultA\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[0\] GND " "Warning (13410): Pin \"MultB\[0\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[1\] GND " "Warning (13410): Pin \"MultB\[1\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[2\] GND " "Warning (13410): Pin \"MultB\[2\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[3\] GND " "Warning (13410): Pin \"MultB\[3\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[4\] GND " "Warning (13410): Pin \"MultB\[4\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[5\] GND " "Warning (13410): Pin \"MultB\[5\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[6\] GND " "Warning (13410): Pin \"MultB\[6\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[7\] GND " "Warning (13410): Pin \"MultB\[7\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[8\] GND " "Warning (13410): Pin \"MultB\[8\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[9\] GND " "Warning (13410): Pin \"MultB\[9\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[10\] GND " "Warning (13410): Pin \"MultB\[10\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[11\] GND " "Warning (13410): Pin \"MultB\[11\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[12\] GND " "Warning (13410): Pin \"MultB\[12\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[13\] GND " "Warning (13410): Pin \"MultB\[13\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[14\] GND " "Warning (13410): Pin \"MultB\[14\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[15\] GND " "Warning (13410): Pin \"MultB\[15\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[16\] GND " "Warning (13410): Pin \"MultB\[16\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[17\] GND " "Warning (13410): Pin \"MultB\[17\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[18\] GND " "Warning (13410): Pin \"MultB\[18\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[19\] GND " "Warning (13410): Pin \"MultB\[19\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[20\] GND " "Warning (13410): Pin \"MultB\[20\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[21\] GND " "Warning (13410): Pin \"MultB\[21\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[22\] GND " "Warning (13410): Pin \"MultB\[22\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[23\] GND " "Warning (13410): Pin \"MultB\[23\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[24\] GND " "Warning (13410): Pin \"MultB\[24\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[25\] GND " "Warning (13410): Pin \"MultB\[25\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[26\] GND " "Warning (13410): Pin \"MultB\[26\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[27\] GND " "Warning (13410): Pin \"MultB\[27\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[28\] GND " "Warning (13410): Pin \"MultB\[28\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[29\] GND " "Warning (13410): Pin \"MultB\[29\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[30\] GND " "Warning (13410): Pin \"MultB\[30\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MultB\[31\] GND " "Warning (13410): Pin \"MultB\[31\]\" is stuck at GND" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~4 " "Info: Register \"ControlUnit:ControlUnit\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~5 " "Info: Register \"ControlUnit:ControlUnit\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~6 " "Info: Register \"ControlUnit:ControlUnit\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~7 " "Info: Register \"ControlUnit:ControlUnit\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~8 " "Info: Register \"ControlUnit:ControlUnit\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~9 " "Info: Register \"ControlUnit:ControlUnit\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlUnit:ControlUnit\|state~10 " "Info: Register \"ControlUnit:ControlUnit\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmc5/Desktop/IHW/Teste/PQP.map.smsg " "Info: Generated suppressed messages file C:/Users/dmc5/Desktop/IHW/Teste/PQP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3400 " "Info: Implemented 3400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "285 " "Info: Implemented 285 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3081 " "Info: Implemented 3081 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 387 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 387 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:30:38 2019 " "Info: Processing ended: Fri May 17 18:30:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:30:39 2019 " "Info: Processing started: Fri May 17 18:30:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PQP -c PQP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "PQP EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design PQP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 5071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "287 287 " "Critical Warning: No exact pin location assignment(s) for 287 pins of 287 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[0\] " "Info: Pin stateout\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2027 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[1\] " "Info: Pin stateout\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2028 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[2\] " "Info: Pin stateout\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2029 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[3\] " "Info: Pin stateout\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2030 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[4\] " "Info: Pin stateout\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2031 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[5\] " "Info: Pin stateout\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[6\] " "Info: Pin stateout\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[0\] " "Info: Pin MuxMemToRegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[1\] " "Info: Pin MuxMemToRegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[2\] " "Info: Pin MuxMemToRegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[3\] " "Info: Pin MuxMemToRegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[4\] " "Info: Pin MuxMemToRegOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[5\] " "Info: Pin MuxMemToRegOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[6\] " "Info: Pin MuxMemToRegOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[7\] " "Info: Pin MuxMemToRegOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[8\] " "Info: Pin MuxMemToRegOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[9\] " "Info: Pin MuxMemToRegOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[10\] " "Info: Pin MuxMemToRegOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[11\] " "Info: Pin MuxMemToRegOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[12\] " "Info: Pin MuxMemToRegOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2046 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[13\] " "Info: Pin MuxMemToRegOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2047 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[14\] " "Info: Pin MuxMemToRegOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2048 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[15\] " "Info: Pin MuxMemToRegOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2049 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[16\] " "Info: Pin MuxMemToRegOut\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2050 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[17\] " "Info: Pin MuxMemToRegOut\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2051 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[18\] " "Info: Pin MuxMemToRegOut\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2052 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[19\] " "Info: Pin MuxMemToRegOut\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2053 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[20\] " "Info: Pin MuxMemToRegOut\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2054 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[21\] " "Info: Pin MuxMemToRegOut\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2055 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[22\] " "Info: Pin MuxMemToRegOut\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2056 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[23\] " "Info: Pin MuxMemToRegOut\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2057 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[24\] " "Info: Pin MuxMemToRegOut\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2058 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[25\] " "Info: Pin MuxMemToRegOut\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2059 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[26\] " "Info: Pin MuxMemToRegOut\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2060 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[27\] " "Info: Pin MuxMemToRegOut\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2061 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[28\] " "Info: Pin MuxMemToRegOut\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2062 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[29\] " "Info: Pin MuxMemToRegOut\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2063 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[30\] " "Info: Pin MuxMemToRegOut\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2064 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxMemToRegOut\[31\] " "Info: Pin MuxMemToRegOut\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxMemToRegOut[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxMemToRegOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2065 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[0\] " "Info: Pin MuxRegDstOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2066 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[1\] " "Info: Pin MuxRegDstOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2067 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[2\] " "Info: Pin MuxRegDstOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2068 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[3\] " "Info: Pin MuxRegDstOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2069 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxRegDstOut\[4\] " "Info: Pin MuxRegDstOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MuxRegDstOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxRegDstOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[0\] " "Info: Pin rd\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[1\] " "Info: Pin rd\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[2\] " "Info: Pin rd\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2073 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[3\] " "Info: Pin rd\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[4\] " "Info: Pin rd\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rd[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2075 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[0\] " "Info: Pin OpCode\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[1\] " "Info: Pin OpCode\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2077 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[2\] " "Info: Pin OpCode\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[3\] " "Info: Pin OpCode\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2079 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[4\] " "Info: Pin OpCode\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2080 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OpCode\[5\] " "Info: Pin OpCode\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { OpCode[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { OpCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2081 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[0\] " "Info: Pin Funct\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2082 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[1\] " "Info: Pin Funct\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[2\] " "Info: Pin Funct\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[3\] " "Info: Pin Funct\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[4\] " "Info: Pin Funct\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2086 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Funct\[5\] " "Info: Pin Funct\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { Funct[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2087 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[0\] " "Info: Pin RegBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2088 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[1\] " "Info: Pin RegBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[2\] " "Info: Pin RegBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2090 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[3\] " "Info: Pin RegBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2091 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[4\] " "Info: Pin RegBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2092 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[5\] " "Info: Pin RegBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[6\] " "Info: Pin RegBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[7\] " "Info: Pin RegBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2095 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[8\] " "Info: Pin RegBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2096 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[9\] " "Info: Pin RegBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2097 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[10\] " "Info: Pin RegBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[11\] " "Info: Pin RegBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[12\] " "Info: Pin RegBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[13\] " "Info: Pin RegBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[14\] " "Info: Pin RegBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[15\] " "Info: Pin RegBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[16\] " "Info: Pin RegBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[17\] " "Info: Pin RegBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[18\] " "Info: Pin RegBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[19\] " "Info: Pin RegBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[20\] " "Info: Pin RegBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[21\] " "Info: Pin RegBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[22\] " "Info: Pin RegBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[23\] " "Info: Pin RegBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[24\] " "Info: Pin RegBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[25\] " "Info: Pin RegBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[26\] " "Info: Pin RegBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[27\] " "Info: Pin RegBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[28\] " "Info: Pin RegBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[29\] " "Info: Pin RegBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[30\] " "Info: Pin RegBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[31\] " "Info: Pin RegBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegBOut[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 10 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[0\] " "Info: Pin RegAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[1\] " "Info: Pin RegAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[2\] " "Info: Pin RegAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[3\] " "Info: Pin RegAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[4\] " "Info: Pin RegAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[5\] " "Info: Pin RegAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[6\] " "Info: Pin RegAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[7\] " "Info: Pin RegAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[8\] " "Info: Pin RegAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[9\] " "Info: Pin RegAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[10\] " "Info: Pin RegAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[11\] " "Info: Pin RegAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[12\] " "Info: Pin RegAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[13\] " "Info: Pin RegAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[14\] " "Info: Pin RegAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[15\] " "Info: Pin RegAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[16\] " "Info: Pin RegAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[17\] " "Info: Pin RegAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[18\] " "Info: Pin RegAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[19\] " "Info: Pin RegAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[20\] " "Info: Pin RegAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[21\] " "Info: Pin RegAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[22\] " "Info: Pin RegAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[23\] " "Info: Pin RegAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[24\] " "Info: Pin RegAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[25\] " "Info: Pin RegAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[26\] " "Info: Pin RegAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[27\] " "Info: Pin RegAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[28\] " "Info: Pin RegAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[29\] " "Info: Pin RegAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[30\] " "Info: Pin RegAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[31\] " "Info: Pin RegAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { RegAOut[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[0\] " "Info: Pin PCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[1\] " "Info: Pin PCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[2\] " "Info: Pin PCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[3\] " "Info: Pin PCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[4\] " "Info: Pin PCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[5\] " "Info: Pin PCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[6\] " "Info: Pin PCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[7\] " "Info: Pin PCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[8\] " "Info: Pin PCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[9\] " "Info: Pin PCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[10\] " "Info: Pin PCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[11\] " "Info: Pin PCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[12\] " "Info: Pin PCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[13\] " "Info: Pin PCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[14\] " "Info: Pin PCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[15\] " "Info: Pin PCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[16\] " "Info: Pin PCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[17\] " "Info: Pin PCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[18\] " "Info: Pin PCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[19\] " "Info: Pin PCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[20\] " "Info: Pin PCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[21\] " "Info: Pin PCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[22\] " "Info: Pin PCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[23\] " "Info: Pin PCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[24\] " "Info: Pin PCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[25\] " "Info: Pin PCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[26\] " "Info: Pin PCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[27\] " "Info: Pin PCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[28\] " "Info: Pin PCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[29\] " "Info: Pin PCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[30\] " "Info: Pin PCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[31\] " "Info: Pin PCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { PCOut[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 12 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[0\] " "Info: Pin MultHi\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[1\] " "Info: Pin MultHi\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[2\] " "Info: Pin MultHi\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[3\] " "Info: Pin MultHi\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[4\] " "Info: Pin MultHi\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[5\] " "Info: Pin MultHi\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[6\] " "Info: Pin MultHi\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[7\] " "Info: Pin MultHi\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[8\] " "Info: Pin MultHi\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[9\] " "Info: Pin MultHi\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[10\] " "Info: Pin MultHi\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[11\] " "Info: Pin MultHi\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[12\] " "Info: Pin MultHi\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[13\] " "Info: Pin MultHi\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[14\] " "Info: Pin MultHi\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[15\] " "Info: Pin MultHi\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[16\] " "Info: Pin MultHi\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[17\] " "Info: Pin MultHi\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[18\] " "Info: Pin MultHi\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[19\] " "Info: Pin MultHi\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[20\] " "Info: Pin MultHi\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[21\] " "Info: Pin MultHi\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[22\] " "Info: Pin MultHi\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[23\] " "Info: Pin MultHi\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[24\] " "Info: Pin MultHi\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[25\] " "Info: Pin MultHi\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[26\] " "Info: Pin MultHi\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[27\] " "Info: Pin MultHi\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[28\] " "Info: Pin MultHi\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[29\] " "Info: Pin MultHi\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[30\] " "Info: Pin MultHi\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultHi\[31\] " "Info: Pin MultHi\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultHi[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 13 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultHi[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[0\] " "Info: Pin MultLo\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[1\] " "Info: Pin MultLo\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[2\] " "Info: Pin MultLo\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[3\] " "Info: Pin MultLo\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[4\] " "Info: Pin MultLo\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[5\] " "Info: Pin MultLo\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[6\] " "Info: Pin MultLo\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[7\] " "Info: Pin MultLo\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[8\] " "Info: Pin MultLo\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[9\] " "Info: Pin MultLo\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[10\] " "Info: Pin MultLo\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[11\] " "Info: Pin MultLo\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[12\] " "Info: Pin MultLo\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[13\] " "Info: Pin MultLo\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[14\] " "Info: Pin MultLo\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[15\] " "Info: Pin MultLo\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[16\] " "Info: Pin MultLo\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[17\] " "Info: Pin MultLo\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[18\] " "Info: Pin MultLo\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[19\] " "Info: Pin MultLo\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[20\] " "Info: Pin MultLo\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[21\] " "Info: Pin MultLo\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[22\] " "Info: Pin MultLo\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[23\] " "Info: Pin MultLo\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[24\] " "Info: Pin MultLo\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[25\] " "Info: Pin MultLo\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[26\] " "Info: Pin MultLo\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[27\] " "Info: Pin MultLo\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[28\] " "Info: Pin MultLo\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[29\] " "Info: Pin MultLo\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[30\] " "Info: Pin MultLo\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultLo\[31\] " "Info: Pin MultLo\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultLo[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 14 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultLo[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[0\] " "Info: Pin MultA\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[1\] " "Info: Pin MultA\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[2\] " "Info: Pin MultA\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[3\] " "Info: Pin MultA\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[4\] " "Info: Pin MultA\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[5\] " "Info: Pin MultA\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[6\] " "Info: Pin MultA\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[7\] " "Info: Pin MultA\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[8\] " "Info: Pin MultA\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[9\] " "Info: Pin MultA\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[10\] " "Info: Pin MultA\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[11\] " "Info: Pin MultA\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[12\] " "Info: Pin MultA\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[13\] " "Info: Pin MultA\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[14\] " "Info: Pin MultA\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[15\] " "Info: Pin MultA\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[16\] " "Info: Pin MultA\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[17\] " "Info: Pin MultA\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[18\] " "Info: Pin MultA\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[19\] " "Info: Pin MultA\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[20\] " "Info: Pin MultA\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[21\] " "Info: Pin MultA\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[22\] " "Info: Pin MultA\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[23\] " "Info: Pin MultA\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[24\] " "Info: Pin MultA\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[25\] " "Info: Pin MultA\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[26\] " "Info: Pin MultA\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[27\] " "Info: Pin MultA\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[28\] " "Info: Pin MultA\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[29\] " "Info: Pin MultA\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[30\] " "Info: Pin MultA\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultA\[31\] " "Info: Pin MultA\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultA[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 15 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[0\] " "Info: Pin MultB\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[0] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[1\] " "Info: Pin MultB\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[1] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[2\] " "Info: Pin MultB\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[2] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[3\] " "Info: Pin MultB\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[3] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[4\] " "Info: Pin MultB\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[4] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[5\] " "Info: Pin MultB\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[5] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[6\] " "Info: Pin MultB\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[6] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[7\] " "Info: Pin MultB\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[7] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[8\] " "Info: Pin MultB\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[8] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[9\] " "Info: Pin MultB\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[9] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[10\] " "Info: Pin MultB\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[10] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[11\] " "Info: Pin MultB\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[11] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[12\] " "Info: Pin MultB\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[12] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[13\] " "Info: Pin MultB\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[13] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[14\] " "Info: Pin MultB\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[14] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[15\] " "Info: Pin MultB\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[15] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[16\] " "Info: Pin MultB\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[16] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[17\] " "Info: Pin MultB\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[17] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[18\] " "Info: Pin MultB\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[18] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[19\] " "Info: Pin MultB\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[19] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[20\] " "Info: Pin MultB\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[20] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[21\] " "Info: Pin MultB\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[21] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[22\] " "Info: Pin MultB\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[22] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[23\] " "Info: Pin MultB\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[23] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[24\] " "Info: Pin MultB\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[24] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[25\] " "Info: Pin MultB\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[25] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[26\] " "Info: Pin MultB\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[26] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[27\] " "Info: Pin MultB\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[27] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[28\] " "Info: Pin MultB\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[28] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[29\] " "Info: Pin MultB\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[29] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[30\] " "Info: Pin MultB\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[30] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MultB\[31\] " "Info: Pin MultB\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { MultB[31] } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 17 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { MultB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { clock } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { reset } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[0\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[0\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1582 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[1\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[1\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1581 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[2\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[2\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1580 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[3\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[3\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1579 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[4\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr15_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1577 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr31_26\[0\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr31_26\[0\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr31_26[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr31_26\[1\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr31_26\[1\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr31_26[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr31_26\[2\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr31_26\[2\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr31_26[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1554 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Instr_Reg:InstructionRegister\|Instr31_26\[3\] " "Info: Destination node Instr_Reg:InstructionRegister\|Instr31_26\[3\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:InstructionRegister|Instr31_26[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { clock } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2312 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit\|Selector123~2  " "Info: Automatically promoted node ControlUnit:ControlUnit\|Selector123~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|Selector123~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 3931 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit\|Selector119~0  " "Info: Automatically promoted node ControlUnit:ControlUnit\|Selector119~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|Selector119~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 3930 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit\|Selector56~1  " "Info: Automatically promoted node ControlUnit:ControlUnit\|Selector56~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit\|Selector56~2 " "Info: Destination node ControlUnit:ControlUnit\|Selector56~2" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|Selector56~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 3969 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:ControlUnit\|contador\[0\]~0 " "Info: Destination node ControlUnit:ControlUnit\|contador\[0\]~0" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|contador[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 4299 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|Selector56~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 3968 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:ControlUnit\|Selector16~0  " "Info: Automatically promoted node ControlUnit:ControlUnit\|Selector16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|Selector16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 3927 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Multi:Multi\|result\[56\]~0 " "Info: Destination node Multi:Multi\|result\[56\]~0" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Multi:Multi|result[56]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 4115 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { reset } } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dmc5/Desktop/IHW/Teste/" 0 { } { { 0 { 0 ""} 0 2313 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "285 unused 3.3V 0 285 0 " "Info: Number of I/O pins in group: 285 (unused VREF, 3.3V VCCIO, 0 input, 285 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.424 ns register register " "Info: Estimated most critical path is register to register delay of 12.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Start 1 REG LAB_X9_Y15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y15; Fanout = 12; REG Node = 'ControlUnit:ControlUnit\|state.Start'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.053 ns) 0.777 ns ControlUnit:ControlUnit\|WideOr25 2 COMB LAB_X10_Y16 36 " "Info: 2: + IC(0.724 ns) + CELL(0.053 ns) = 0.777 ns; Loc. = LAB_X10_Y16; Fanout = 36; COMB Node = 'ControlUnit:ControlUnit\|WideOr25'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { ControlUnit:ControlUnit|state.Start ControlUnit:ControlUnit|WideOr25 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.178 ns MuxALUSrcB:MuxALUSrcB\|Mux0~0 3 COMB LAB_X10_Y16 3 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 1.178 ns; Loc. = LAB_X10_Y16; Fanout = 3; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux0~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ControlUnit:ControlUnit|WideOr25 MuxALUSrcB:MuxALUSrcB|Mux0~0 } "NODE_NAME" } } { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.579 ns Ula32:ULA\|carry_temp\[0\]~1 4 COMB LAB_X10_Y16 2 " "Info: 4: + IC(0.129 ns) + CELL(0.272 ns) = 1.579 ns; Loc. = LAB_X10_Y16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MuxALUSrcB:MuxALUSrcB|Mux0~0 Ula32:ULA|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 1.980 ns Ula32:ULA\|carry_temp\[1\]~2 5 COMB LAB_X10_Y16 4 " "Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 1.980 ns; Loc. = LAB_X10_Y16; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.381 ns Ula32:ULA\|carry_temp\[3\]~3 6 COMB LAB_X10_Y16 5 " "Info: 6: + IC(0.129 ns) + CELL(0.272 ns) = 2.381 ns; Loc. = LAB_X10_Y16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.782 ns Ula32:ULA\|carry_temp\[5\]~4 7 COMB LAB_X10_Y16 5 " "Info: 7: + IC(0.129 ns) + CELL(0.272 ns) = 2.782 ns; Loc. = LAB_X10_Y16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 3.183 ns Ula32:ULA\|carry_temp\[7\]~5 8 COMB LAB_X10_Y16 5 " "Info: 8: + IC(0.129 ns) + CELL(0.272 ns) = 3.183 ns; Loc. = LAB_X10_Y16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 3.957 ns Ula32:ULA\|carry_temp\[9\]~6 9 COMB LAB_X10_Y17 5 " "Info: 9: + IC(0.502 ns) + CELL(0.272 ns) = 3.957 ns; Loc. = LAB_X10_Y17; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 4.731 ns Ula32:ULA\|Igual~5 10 COMB LAB_X11_Y16 1 " "Info: 10: + IC(0.396 ns) + CELL(0.378 ns) = 4.731 ns; Loc. = LAB_X11_Y16; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ULA|carry_temp[9]~6 Ula32:ULA|Igual~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 5.132 ns Ula32:ULA\|Igual~6 11 COMB LAB_X11_Y16 1 " "Info: 11: + IC(0.247 ns) + CELL(0.154 ns) = 5.132 ns; Loc. = LAB_X11_Y16; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~5 Ula32:ULA|Igual~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.154 ns) 6.114 ns Ula32:ULA\|Igual~7 12 COMB LAB_X13_Y17 1 " "Info: 12: + IC(0.828 ns) + CELL(0.154 ns) = 6.114 ns; Loc. = LAB_X13_Y17; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { Ula32:ULA|Igual~6 Ula32:ULA|Igual~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 6.515 ns Ula32:ULA\|Igual~8 13 COMB LAB_X13_Y17 1 " "Info: 13: + IC(0.247 ns) + CELL(0.154 ns) = 6.515 ns; Loc. = LAB_X13_Y17; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~7 Ula32:ULA|Igual~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.154 ns) 7.238 ns Ula32:ULA\|Igual~9 14 COMB LAB_X11_Y17 1 " "Info: 14: + IC(0.569 ns) + CELL(0.154 ns) = 7.238 ns; Loc. = LAB_X11_Y17; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { Ula32:ULA|Igual~8 Ula32:ULA|Igual~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 7.639 ns Ula32:ULA\|Igual~10 15 COMB LAB_X11_Y17 1 " "Info: 15: + IC(0.247 ns) + CELL(0.154 ns) = 7.639 ns; Loc. = LAB_X11_Y17; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~9 Ula32:ULA|Igual~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 8.040 ns Ula32:ULA\|Igual~11 16 COMB LAB_X11_Y17 1 " "Info: 16: + IC(0.247 ns) + CELL(0.154 ns) = 8.040 ns; Loc. = LAB_X11_Y17; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~10 Ula32:ULA|Igual~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.154 ns) 8.823 ns Ula32:ULA\|Igual~12 17 COMB LAB_X10_Y18 1 " "Info: 17: + IC(0.629 ns) + CELL(0.154 ns) = 8.823 ns; Loc. = LAB_X10_Y18; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { Ula32:ULA|Igual~11 Ula32:ULA|Igual~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 9.224 ns Ula32:ULA\|Igual~13 18 COMB LAB_X10_Y18 2 " "Info: 18: + IC(0.129 ns) + CELL(0.272 ns) = 9.224 ns; Loc. = LAB_X10_Y18; Fanout = 2; COMB Node = 'Ula32:ULA\|Igual~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|Igual~12 Ula32:ULA|Igual~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.357 ns) 10.050 ns Ula32:ULA\|Igual~14 19 COMB LAB_X10_Y14 1 " "Info: 19: + IC(0.469 ns) + CELL(0.357 ns) = 10.050 ns; Loc. = LAB_X10_Y14; Fanout = 1; COMB Node = 'Ula32:ULA\|Igual~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Ula32:ULA|Igual~13 Ula32:ULA|Igual~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 10.824 ns ControlUnit:ControlUnit\|Selector61~2 20 COMB LAB_X10_Y15 32 " "Info: 20: + IC(0.502 ns) + CELL(0.272 ns) = 10.824 ns; Loc. = LAB_X10_Y15; Fanout = 32; COMB Node = 'ControlUnit:ControlUnit\|Selector61~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ULA|Igual~14 ControlUnit:ControlUnit|Selector61~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.746 ns) 12.424 ns Registrador:PC\|Saida\[7\] 21 REG LAB_X14_Y19 7 " "Info: 21: + IC(0.854 ns) + CELL(0.746 ns) = 12.424 ns; Loc. = LAB_X14_Y19; Fanout = 7; REG Node = 'Registrador:PC\|Saida\[7\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { ControlUnit:ControlUnit|Selector61~2 Registrador:PC|Saida[7] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.145 ns ( 41.41 % ) " "Info: Total cell delay = 5.145 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.279 ns ( 58.59 % ) " "Info: Total interconnect delay = 7.279 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.424 ns" { ControlUnit:ControlUnit|state.Start ControlUnit:ControlUnit|WideOr25 MuxALUSrcB:MuxALUSrcB|Mux0~0 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|Igual~5 Ula32:ULA|Igual~6 Ula32:ULA|Igual~7 Ula32:ULA|Igual~8 Ula32:ULA|Igual~9 Ula32:ULA|Igual~10 Ula32:ULA|Igual~11 Ula32:ULA|Igual~12 Ula32:ULA|Igual~13 Ula32:ULA|Igual~14 ControlUnit:ControlUnit|Selector61~2 Registrador:PC|Saida[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "285 " "Warning: Found 285 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[0\] 0 " "Info: Pin \"stateout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[1\] 0 " "Info: Pin \"stateout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[2\] 0 " "Info: Pin \"stateout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[3\] 0 " "Info: Pin \"stateout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[4\] 0 " "Info: Pin \"stateout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[5\] 0 " "Info: Pin \"stateout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[6\] 0 " "Info: Pin \"stateout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[0\] 0 " "Info: Pin \"MuxMemToRegOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[1\] 0 " "Info: Pin \"MuxMemToRegOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[2\] 0 " "Info: Pin \"MuxMemToRegOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[3\] 0 " "Info: Pin \"MuxMemToRegOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[4\] 0 " "Info: Pin \"MuxMemToRegOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[5\] 0 " "Info: Pin \"MuxMemToRegOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[6\] 0 " "Info: Pin \"MuxMemToRegOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[7\] 0 " "Info: Pin \"MuxMemToRegOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[8\] 0 " "Info: Pin \"MuxMemToRegOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[9\] 0 " "Info: Pin \"MuxMemToRegOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[10\] 0 " "Info: Pin \"MuxMemToRegOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[11\] 0 " "Info: Pin \"MuxMemToRegOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[12\] 0 " "Info: Pin \"MuxMemToRegOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[13\] 0 " "Info: Pin \"MuxMemToRegOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[14\] 0 " "Info: Pin \"MuxMemToRegOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[15\] 0 " "Info: Pin \"MuxMemToRegOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[16\] 0 " "Info: Pin \"MuxMemToRegOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[17\] 0 " "Info: Pin \"MuxMemToRegOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[18\] 0 " "Info: Pin \"MuxMemToRegOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[19\] 0 " "Info: Pin \"MuxMemToRegOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[20\] 0 " "Info: Pin \"MuxMemToRegOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[21\] 0 " "Info: Pin \"MuxMemToRegOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[22\] 0 " "Info: Pin \"MuxMemToRegOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[23\] 0 " "Info: Pin \"MuxMemToRegOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[24\] 0 " "Info: Pin \"MuxMemToRegOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[25\] 0 " "Info: Pin \"MuxMemToRegOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[26\] 0 " "Info: Pin \"MuxMemToRegOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[27\] 0 " "Info: Pin \"MuxMemToRegOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[28\] 0 " "Info: Pin \"MuxMemToRegOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[29\] 0 " "Info: Pin \"MuxMemToRegOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[30\] 0 " "Info: Pin \"MuxMemToRegOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxMemToRegOut\[31\] 0 " "Info: Pin \"MuxMemToRegOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[0\] 0 " "Info: Pin \"MuxRegDstOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[1\] 0 " "Info: Pin \"MuxRegDstOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[2\] 0 " "Info: Pin \"MuxRegDstOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[3\] 0 " "Info: Pin \"MuxRegDstOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxRegDstOut\[4\] 0 " "Info: Pin \"MuxRegDstOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[0\] 0 " "Info: Pin \"rd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[1\] 0 " "Info: Pin \"rd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[2\] 0 " "Info: Pin \"rd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[3\] 0 " "Info: Pin \"rd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd\[4\] 0 " "Info: Pin \"rd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[0\] 0 " "Info: Pin \"OpCode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[1\] 0 " "Info: Pin \"OpCode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[2\] 0 " "Info: Pin \"OpCode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[3\] 0 " "Info: Pin \"OpCode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[4\] 0 " "Info: Pin \"OpCode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OpCode\[5\] 0 " "Info: Pin \"OpCode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[0\] 0 " "Info: Pin \"Funct\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[1\] 0 " "Info: Pin \"Funct\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[2\] 0 " "Info: Pin \"Funct\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[3\] 0 " "Info: Pin \"Funct\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[4\] 0 " "Info: Pin \"Funct\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Funct\[5\] 0 " "Info: Pin \"Funct\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[0\] 0 " "Info: Pin \"RegBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[1\] 0 " "Info: Pin \"RegBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[2\] 0 " "Info: Pin \"RegBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[3\] 0 " "Info: Pin \"RegBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[4\] 0 " "Info: Pin \"RegBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[5\] 0 " "Info: Pin \"RegBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[6\] 0 " "Info: Pin \"RegBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[7\] 0 " "Info: Pin \"RegBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[8\] 0 " "Info: Pin \"RegBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[9\] 0 " "Info: Pin \"RegBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[10\] 0 " "Info: Pin \"RegBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[11\] 0 " "Info: Pin \"RegBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[12\] 0 " "Info: Pin \"RegBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[13\] 0 " "Info: Pin \"RegBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[14\] 0 " "Info: Pin \"RegBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[15\] 0 " "Info: Pin \"RegBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[16\] 0 " "Info: Pin \"RegBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[17\] 0 " "Info: Pin \"RegBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[18\] 0 " "Info: Pin \"RegBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[19\] 0 " "Info: Pin \"RegBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[20\] 0 " "Info: Pin \"RegBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[21\] 0 " "Info: Pin \"RegBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[22\] 0 " "Info: Pin \"RegBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[23\] 0 " "Info: Pin \"RegBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[24\] 0 " "Info: Pin \"RegBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[25\] 0 " "Info: Pin \"RegBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[26\] 0 " "Info: Pin \"RegBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[27\] 0 " "Info: Pin \"RegBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[28\] 0 " "Info: Pin \"RegBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[29\] 0 " "Info: Pin \"RegBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[30\] 0 " "Info: Pin \"RegBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[31\] 0 " "Info: Pin \"RegBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[0\] 0 " "Info: Pin \"RegAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[1\] 0 " "Info: Pin \"RegAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[2\] 0 " "Info: Pin \"RegAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[3\] 0 " "Info: Pin \"RegAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[4\] 0 " "Info: Pin \"RegAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[5\] 0 " "Info: Pin \"RegAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[6\] 0 " "Info: Pin \"RegAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[7\] 0 " "Info: Pin \"RegAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[8\] 0 " "Info: Pin \"RegAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[9\] 0 " "Info: Pin \"RegAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[10\] 0 " "Info: Pin \"RegAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[11\] 0 " "Info: Pin \"RegAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[12\] 0 " "Info: Pin \"RegAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[13\] 0 " "Info: Pin \"RegAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[14\] 0 " "Info: Pin \"RegAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[15\] 0 " "Info: Pin \"RegAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[16\] 0 " "Info: Pin \"RegAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[17\] 0 " "Info: Pin \"RegAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[18\] 0 " "Info: Pin \"RegAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[19\] 0 " "Info: Pin \"RegAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[20\] 0 " "Info: Pin \"RegAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[21\] 0 " "Info: Pin \"RegAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[22\] 0 " "Info: Pin \"RegAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[23\] 0 " "Info: Pin \"RegAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[24\] 0 " "Info: Pin \"RegAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[25\] 0 " "Info: Pin \"RegAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[26\] 0 " "Info: Pin \"RegAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[27\] 0 " "Info: Pin \"RegAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[28\] 0 " "Info: Pin \"RegAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[29\] 0 " "Info: Pin \"RegAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[30\] 0 " "Info: Pin \"RegAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[31\] 0 " "Info: Pin \"RegAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[0\] 0 " "Info: Pin \"PCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[1\] 0 " "Info: Pin \"PCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[2\] 0 " "Info: Pin \"PCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[3\] 0 " "Info: Pin \"PCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[4\] 0 " "Info: Pin \"PCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[5\] 0 " "Info: Pin \"PCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[6\] 0 " "Info: Pin \"PCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[7\] 0 " "Info: Pin \"PCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[8\] 0 " "Info: Pin \"PCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[9\] 0 " "Info: Pin \"PCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[10\] 0 " "Info: Pin \"PCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[11\] 0 " "Info: Pin \"PCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[12\] 0 " "Info: Pin \"PCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[13\] 0 " "Info: Pin \"PCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[14\] 0 " "Info: Pin \"PCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[15\] 0 " "Info: Pin \"PCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[16\] 0 " "Info: Pin \"PCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[17\] 0 " "Info: Pin \"PCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[18\] 0 " "Info: Pin \"PCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[19\] 0 " "Info: Pin \"PCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[20\] 0 " "Info: Pin \"PCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[21\] 0 " "Info: Pin \"PCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[22\] 0 " "Info: Pin \"PCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[23\] 0 " "Info: Pin \"PCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[24\] 0 " "Info: Pin \"PCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[25\] 0 " "Info: Pin \"PCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[26\] 0 " "Info: Pin \"PCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[27\] 0 " "Info: Pin \"PCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[28\] 0 " "Info: Pin \"PCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[29\] 0 " "Info: Pin \"PCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[30\] 0 " "Info: Pin \"PCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[31\] 0 " "Info: Pin \"PCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[0\] 0 " "Info: Pin \"MultHi\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[1\] 0 " "Info: Pin \"MultHi\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[2\] 0 " "Info: Pin \"MultHi\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[3\] 0 " "Info: Pin \"MultHi\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[4\] 0 " "Info: Pin \"MultHi\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[5\] 0 " "Info: Pin \"MultHi\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[6\] 0 " "Info: Pin \"MultHi\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[7\] 0 " "Info: Pin \"MultHi\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[8\] 0 " "Info: Pin \"MultHi\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[9\] 0 " "Info: Pin \"MultHi\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[10\] 0 " "Info: Pin \"MultHi\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[11\] 0 " "Info: Pin \"MultHi\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[12\] 0 " "Info: Pin \"MultHi\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[13\] 0 " "Info: Pin \"MultHi\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[14\] 0 " "Info: Pin \"MultHi\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[15\] 0 " "Info: Pin \"MultHi\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[16\] 0 " "Info: Pin \"MultHi\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[17\] 0 " "Info: Pin \"MultHi\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[18\] 0 " "Info: Pin \"MultHi\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[19\] 0 " "Info: Pin \"MultHi\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[20\] 0 " "Info: Pin \"MultHi\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[21\] 0 " "Info: Pin \"MultHi\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[22\] 0 " "Info: Pin \"MultHi\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[23\] 0 " "Info: Pin \"MultHi\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[24\] 0 " "Info: Pin \"MultHi\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[25\] 0 " "Info: Pin \"MultHi\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[26\] 0 " "Info: Pin \"MultHi\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[27\] 0 " "Info: Pin \"MultHi\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[28\] 0 " "Info: Pin \"MultHi\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[29\] 0 " "Info: Pin \"MultHi\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[30\] 0 " "Info: Pin \"MultHi\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultHi\[31\] 0 " "Info: Pin \"MultHi\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[0\] 0 " "Info: Pin \"MultLo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[1\] 0 " "Info: Pin \"MultLo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[2\] 0 " "Info: Pin \"MultLo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[3\] 0 " "Info: Pin \"MultLo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[4\] 0 " "Info: Pin \"MultLo\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[5\] 0 " "Info: Pin \"MultLo\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[6\] 0 " "Info: Pin \"MultLo\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[7\] 0 " "Info: Pin \"MultLo\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[8\] 0 " "Info: Pin \"MultLo\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[9\] 0 " "Info: Pin \"MultLo\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[10\] 0 " "Info: Pin \"MultLo\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[11\] 0 " "Info: Pin \"MultLo\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[12\] 0 " "Info: Pin \"MultLo\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[13\] 0 " "Info: Pin \"MultLo\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[14\] 0 " "Info: Pin \"MultLo\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[15\] 0 " "Info: Pin \"MultLo\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[16\] 0 " "Info: Pin \"MultLo\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[17\] 0 " "Info: Pin \"MultLo\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[18\] 0 " "Info: Pin \"MultLo\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[19\] 0 " "Info: Pin \"MultLo\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[20\] 0 " "Info: Pin \"MultLo\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[21\] 0 " "Info: Pin \"MultLo\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[22\] 0 " "Info: Pin \"MultLo\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[23\] 0 " "Info: Pin \"MultLo\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[24\] 0 " "Info: Pin \"MultLo\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[25\] 0 " "Info: Pin \"MultLo\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[26\] 0 " "Info: Pin \"MultLo\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[27\] 0 " "Info: Pin \"MultLo\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[28\] 0 " "Info: Pin \"MultLo\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[29\] 0 " "Info: Pin \"MultLo\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[30\] 0 " "Info: Pin \"MultLo\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultLo\[31\] 0 " "Info: Pin \"MultLo\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[0\] 0 " "Info: Pin \"MultA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[1\] 0 " "Info: Pin \"MultA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[2\] 0 " "Info: Pin \"MultA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[3\] 0 " "Info: Pin \"MultA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[4\] 0 " "Info: Pin \"MultA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[5\] 0 " "Info: Pin \"MultA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[6\] 0 " "Info: Pin \"MultA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[7\] 0 " "Info: Pin \"MultA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[8\] 0 " "Info: Pin \"MultA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[9\] 0 " "Info: Pin \"MultA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[10\] 0 " "Info: Pin \"MultA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[11\] 0 " "Info: Pin \"MultA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[12\] 0 " "Info: Pin \"MultA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[13\] 0 " "Info: Pin \"MultA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[14\] 0 " "Info: Pin \"MultA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[15\] 0 " "Info: Pin \"MultA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[16\] 0 " "Info: Pin \"MultA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[17\] 0 " "Info: Pin \"MultA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[18\] 0 " "Info: Pin \"MultA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[19\] 0 " "Info: Pin \"MultA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[20\] 0 " "Info: Pin \"MultA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[21\] 0 " "Info: Pin \"MultA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[22\] 0 " "Info: Pin \"MultA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[23\] 0 " "Info: Pin \"MultA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[24\] 0 " "Info: Pin \"MultA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[25\] 0 " "Info: Pin \"MultA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[26\] 0 " "Info: Pin \"MultA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[27\] 0 " "Info: Pin \"MultA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[28\] 0 " "Info: Pin \"MultA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[29\] 0 " "Info: Pin \"MultA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[30\] 0 " "Info: Pin \"MultA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultA\[31\] 0 " "Info: Pin \"MultA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[0\] 0 " "Info: Pin \"MultB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[1\] 0 " "Info: Pin \"MultB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[2\] 0 " "Info: Pin \"MultB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[3\] 0 " "Info: Pin \"MultB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[4\] 0 " "Info: Pin \"MultB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[5\] 0 " "Info: Pin \"MultB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[6\] 0 " "Info: Pin \"MultB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[7\] 0 " "Info: Pin \"MultB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[8\] 0 " "Info: Pin \"MultB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[9\] 0 " "Info: Pin \"MultB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[10\] 0 " "Info: Pin \"MultB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[11\] 0 " "Info: Pin \"MultB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[12\] 0 " "Info: Pin \"MultB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[13\] 0 " "Info: Pin \"MultB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[14\] 0 " "Info: Pin \"MultB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[15\] 0 " "Info: Pin \"MultB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[16\] 0 " "Info: Pin \"MultB\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[17\] 0 " "Info: Pin \"MultB\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[18\] 0 " "Info: Pin \"MultB\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[19\] 0 " "Info: Pin \"MultB\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[20\] 0 " "Info: Pin \"MultB\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[21\] 0 " "Info: Pin \"MultB\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[22\] 0 " "Info: Pin \"MultB\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[23\] 0 " "Info: Pin \"MultB\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[24\] 0 " "Info: Pin \"MultB\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[25\] 0 " "Info: Pin \"MultB\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[26\] 0 " "Info: Pin \"MultB\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[27\] 0 " "Info: Pin \"MultB\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[28\] 0 " "Info: Pin \"MultB\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[29\] 0 " "Info: Pin \"MultB\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[30\] 0 " "Info: Pin \"MultB\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MultB\[31\] 0 " "Info: Pin \"MultB\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dmc5/Desktop/IHW/Teste/PQP.fit.smsg " "Info: Generated suppressed messages file C:/Users/dmc5/Desktop/IHW/Teste/PQP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Info: Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:30:53 2019 " "Info: Processing ended: Fri May 17 18:30:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:30:55 2019 " "Info: Processing started: Fri May 17 18:30:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PQP -c PQP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off PQP -c PQP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "299 " "Info: Peak virtual memory: 299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:30:57 2019 " "Info: Processing ended: Fri May 17 18:30:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:30:59 2019 " "Info: Processing started: Fri May 17 18:30:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sllv_2742 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sllv_2742\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srav_2542 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srav_2542\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2712 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvWriteReg_2712\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllWriteReg_2770 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllWriteReg_2770\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllvOp_2598 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllvOp_2598\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SllOp_2570 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SllOp_2570\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlOp_2426 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlOp_2426\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2398 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SrlWriteReg_2398\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravWriteReg_2484 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravWriteReg_2484\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraOp_2654 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraOp_2654\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SraWriteReg_2626 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SraWriteReg_2626\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.SravOp_2512 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.SravOp_2512\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sll_2800 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sll_2800\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Srl_2456 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Srl_2456\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sra_2684 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sra_2684\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead2_3006 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead2_3006\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Jr_2830 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Jr_2830\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lw_2060 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lw_2060\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Decode_3176 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Decode_3176\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.OverflowExc_2340 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.OverflowExc_2340\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LGet_2032 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LGet_2032\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WaitMemRead_3204 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WaitMemRead_3204\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BleCompare_2088 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BleCompare_2088\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BneCompare_2200 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BneCompare_2200\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BeqCompare_2256 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BeqCompare_2256\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.BgtCompare_2144 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.BgtCompare_2144\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Slt_2370 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Slt_2370\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Rte_2860 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Rte_2860\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Add_3148 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Add_3148\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Start_3232 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Start_3232\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Ble_2116 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Ble_2116\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bne_2228 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bne_2228\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Beq_2284 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Beq_2284\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Bgt_2172 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Bgt_2172\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addi_3062 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addi_3062\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInPC_2888 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInPC_2888\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Break_2918 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Break_2918\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Sub_2948 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Sub_2948\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui_1914 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui_1914\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.And_2978 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.And_2978\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInReg_3118 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInReg_3118\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveh_1974 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveh_1974\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSaveb_1944 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSaveb_1944\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.LSave_2004 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.LSave_2004\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Addiu_2312 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Addiu_2312\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Lui2_1886 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Lui2_1886\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_3034 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.WriteInRegAddi_3034\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Wait_3090 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Wait_3090\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[1\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[1\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|nextstate.Mult_1858 " "Warning: Node \"ControlUnit:ControlUnit\|nextstate.Mult_1858\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[5\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[5\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[2\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[2\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[3\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[3\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|contador\[4\] " "Warning: Node \"ControlUnit:ControlUnit\|contador\[4\]\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ControlUnit:ControlUnit\|MultControl " "Warning: Node \"ControlUnit:ControlUnit\|MultControl\" is a latch" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "ControlUnit:ControlUnit\|contador\[0\]~0 " "Warning: Node \"ControlUnit:ControlUnit\|contador\[0\]~0\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "ControlUnit:ControlUnit\|Selector56~1 " "Warning: Node \"ControlUnit:ControlUnit\|Selector56~1\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "39 " "Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[4\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[4\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[3\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[3\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[2\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[2\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[5\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[5\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|contador\[1\] " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|contador\[1\]\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|contador\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr73 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr73\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector56~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector56~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector56~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Equal11~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Equal11~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1234 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Mult " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Mult\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Mult" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector16~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector16~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Reset " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Reset\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr18~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr18~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr18~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Bne~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Bne~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Bne~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Start " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Start\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Decoder2~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Decoder2~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1085 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Decoder2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|nextstate.Bne~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|nextstate.Bne~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|nextstate.Bne~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|WideOr21~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|WideOr21~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 1085 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|WideOr21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~1 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~1\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.WaitMemRead " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.WaitMemRead\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.WaitMemRead" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.LGet " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.LGet\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.LGet" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector123~2 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector123~2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector123~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.Decode " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.Decode\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.Decode" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ControlUnit:ControlUnit\|Selector119~0 " "Info: Detected gated clock \"ControlUnit:ControlUnit\|Selector119~0\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|Selector119~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:InstructionRegister\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:InstructionRegister\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:InstructionRegister\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ControlUnit:ControlUnit\|state.WaitMemRead2 " "Info: Detected ripple clock \"ControlUnit:ControlUnit\|state.WaitMemRead2\" as buffer" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "ControlUnit:ControlUnit\|state.WaitMemRead2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ControlUnit:ControlUnit\|nextstate.SraOp_2654 register ControlUnit:ControlUnit\|state.SraOp 60.89 MHz 16.424 ns Internal " "Info: Clock \"clock\" has Internal fmax of 60.89 MHz between source register \"ControlUnit:ControlUnit\|nextstate.SraOp_2654\" and destination register \"ControlUnit:ControlUnit\|state.SraOp\" (period= 16.424 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.674 ns + Longest register register " "Info: + Longest register to register delay is 0.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|nextstate.SraOp_2654 1 REG LCCOMB_X7_Y13_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y13_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SraOp_2654'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.309 ns) 0.674 ns ControlUnit:ControlUnit\|state.SraOp 2 REG LCFF_X7_Y13_N15 5 " "Info: 2: + IC(0.365 ns) + CELL(0.309 ns) = 0.674 ns; Loc. = LCFF_X7_Y13_N15; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.SraOp'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 45.85 % ) " "Info: Total cell delay = 0.309 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.365 ns ( 54.15 % ) " "Info: Total interconnect delay = 0.365 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.365ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.448 ns - Smallest " "Info: - Smallest clock skew is -7.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.488 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns ControlUnit:ControlUnit\|state.SraOp 3 REG LCFF_X7_Y13_N15 5 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X7_Y13_N15; Fanout = 5; REG Node = 'ControlUnit:ControlUnit\|state.SraOp'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.936 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 9.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.712 ns) 2.923 ns Instr_Reg:InstructionRegister\|Instr15_0\[1\] 2 REG LCFF_X10_Y16_N7 21 " "Info: 2: + IC(1.357 ns) + CELL(0.712 ns) = 2.923 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 21; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.366 ns) 4.004 ns ControlUnit:ControlUnit\|WideOr18~2 3 COMB LCCOMB_X11_Y15_N26 1 " "Info: 3: + IC(0.715 ns) + CELL(0.366 ns) = 4.004 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|WideOr18~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 4.478 ns ControlUnit:ControlUnit\|nextstate.Bne~0 4 COMB LCCOMB_X11_Y15_N16 1 " "Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 4.478 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Bne~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.366 ns) 5.451 ns ControlUnit:ControlUnit\|nextstate.Bne~1 5 COMB LCCOMB_X6_Y15_N6 1 " "Info: 5: + IC(0.607 ns) + CELL(0.366 ns) = 5.451 ns; Loc. = LCCOMB_X6_Y15_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Bne~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.225 ns) 5.901 ns ControlUnit:ControlUnit\|Selector123~1 6 COMB LCCOMB_X6_Y15_N16 3 " "Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.901 ns; Loc. = LCCOMB_X6_Y15_N16; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit\|Selector123~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.366 ns) 6.550 ns ControlUnit:ControlUnit\|Selector123~2 7 COMB LCCOMB_X6_Y15_N8 1 " "Info: 7: + IC(0.283 ns) + CELL(0.366 ns) = 6.550 ns; Loc. = LCCOMB_X6_Y15_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 8.742 ns ControlUnit:ControlUnit\|Selector123~2clkctrl 8 COMB CLKCTRL_G14 26 " "Info: 8: + IC(2.192 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G14; Fanout = 26; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.228 ns) 9.936 ns ControlUnit:ControlUnit\|nextstate.SraOp_2654 9 REG LCCOMB_X7_Y13_N12 1 " "Info: 9: + IC(0.966 ns) + CELL(0.228 ns) = 9.936 ns; Loc. = LCCOMB_X7_Y13_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SraOp_2654'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.345 ns ( 33.67 % ) " "Info: Total cell delay = 3.345 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.591 ns ( 66.33 % ) " "Info: Total interconnect delay = 6.591 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.936 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.936 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraOp_2654 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.966ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.936 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.936 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraOp_2654 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.966ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.674 ns" { ControlUnit:ControlUnit|nextstate.SraOp_2654 {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.365ns } { 0.000ns 0.309ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.SraOp } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.SraOp {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.936 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SraOp_2654 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.936 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SraOp_2654 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.966ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.228ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ControlUnit:ControlUnit\|state.Sll ControlUnit:ControlUnit\|nextstate.SllOp_2570 clock 6.666 ns " "Info: Found hold time violation between source  pin or register \"ControlUnit:ControlUnit\|state.Sll\" and destination pin or register \"ControlUnit:ControlUnit\|nextstate.SllOp_2570\" for clock \"clock\" (Hold time is 6.666 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.415 ns + Largest " "Info: + Largest clock skew is 7.415 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.902 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 9.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.712 ns) 2.923 ns Instr_Reg:InstructionRegister\|Instr15_0\[1\] 2 REG LCFF_X10_Y16_N7 21 " "Info: 2: + IC(1.357 ns) + CELL(0.712 ns) = 2.923 ns; Loc. = LCFF_X10_Y16_N7; Fanout = 21; REG Node = 'Instr_Reg:InstructionRegister\|Instr15_0\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.366 ns) 4.004 ns ControlUnit:ControlUnit\|WideOr18~2 3 COMB LCCOMB_X11_Y15_N26 1 " "Info: 3: + IC(0.715 ns) + CELL(0.366 ns) = 4.004 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|WideOr18~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 4.478 ns ControlUnit:ControlUnit\|nextstate.Bne~0 4 COMB LCCOMB_X11_Y15_N16 1 " "Info: 4: + IC(0.246 ns) + CELL(0.228 ns) = 4.478 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Bne~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.366 ns) 5.451 ns ControlUnit:ControlUnit\|nextstate.Bne~1 5 COMB LCCOMB_X6_Y15_N6 1 " "Info: 5: + IC(0.607 ns) + CELL(0.366 ns) = 5.451 ns; Loc. = LCCOMB_X6_Y15_N6; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|nextstate.Bne~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.225 ns) 5.901 ns ControlUnit:ControlUnit\|Selector123~1 6 COMB LCCOMB_X6_Y15_N16 3 " "Info: 6: + IC(0.225 ns) + CELL(0.225 ns) = 5.901 ns; Loc. = LCCOMB_X6_Y15_N16; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit\|Selector123~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.366 ns) 6.550 ns ControlUnit:ControlUnit\|Selector123~2 7 COMB LCCOMB_X6_Y15_N8 1 " "Info: 7: + IC(0.283 ns) + CELL(0.366 ns) = 6.550 ns; Loc. = LCCOMB_X6_Y15_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.000 ns) 8.742 ns ControlUnit:ControlUnit\|Selector123~2clkctrl 8 COMB CLKCTRL_G14 26 " "Info: 8: + IC(2.192 ns) + CELL(0.000 ns) = 8.742 ns; Loc. = CLKCTRL_G14; Fanout = 26; COMB Node = 'ControlUnit:ControlUnit\|Selector123~2clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.225 ns) 9.902 ns ControlUnit:ControlUnit\|nextstate.SllOp_2570 9 REG LCCOMB_X6_Y13_N4 1 " "Info: 9: + IC(0.935 ns) + CELL(0.225 ns) = 9.902 ns; Loc. = LCCOMB_X6_Y13_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SllOp_2570'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 33.75 % ) " "Info: Total cell delay = 3.342 ns ( 33.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.560 ns ( 66.25 % ) " "Info: Total interconnect delay = 6.560 ns ( 66.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.935ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns ControlUnit:ControlUnit\|state.Sll 3 REG LCFF_X6_Y13_N29 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 4; REG Node = 'ControlUnit:ControlUnit\|state.Sll'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Sll {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.935ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Sll {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.655 ns - Shortest register register " "Info: - Shortest register to register delay is 0.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Sll 1 REG LCFF_X6_Y13_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 4; REG Node = 'ControlUnit:ControlUnit\|state.Sll'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.228 ns) 0.655 ns ControlUnit:ControlUnit\|nextstate.SllOp_2570 2 REG LCCOMB_X6_Y13_N4 1 " "Info: 2: + IC(0.427 ns) + CELL(0.228 ns) = 0.655 ns; Loc. = LCCOMB_X6_Y13_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit\|nextstate.SllOp_2570'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { ControlUnit:ControlUnit|state.Sll ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 34.81 % ) " "Info: Total cell delay = 0.228 ns ( 34.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.427 ns ( 65.19 % ) " "Info: Total interconnect delay = 0.427 ns ( 65.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { ControlUnit:ControlUnit|state.Sll ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.655 ns" { ControlUnit:ControlUnit|state.Sll {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.427ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.902 ns" { clock Instr_Reg:InstructionRegister|Instr15_0[1] ControlUnit:ControlUnit|WideOr18~2 ControlUnit:ControlUnit|nextstate.Bne~0 ControlUnit:ControlUnit|nextstate.Bne~1 ControlUnit:ControlUnit|Selector123~1 ControlUnit:ControlUnit|Selector123~2 ControlUnit:ControlUnit|Selector123~2clkctrl ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.902 ns" { clock {} clock~combout {} Instr_Reg:InstructionRegister|Instr15_0[1] {} ControlUnit:ControlUnit|WideOr18~2 {} ControlUnit:ControlUnit|nextstate.Bne~0 {} ControlUnit:ControlUnit|nextstate.Bne~1 {} ControlUnit:ControlUnit|Selector123~1 {} ControlUnit:ControlUnit|Selector123~2 {} ControlUnit:ControlUnit|Selector123~2clkctrl {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.000ns 1.357ns 0.715ns 0.246ns 0.607ns 0.225ns 0.283ns 2.192ns 0.935ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.366ns 0.225ns 0.366ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl ControlUnit:ControlUnit|state.Sll } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} ControlUnit:ControlUnit|state.Sll {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { ControlUnit:ControlUnit|state.Sll ControlUnit:ControlUnit|nextstate.SllOp_2570 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.655 ns" { ControlUnit:ControlUnit|state.Sll {} ControlUnit:ControlUnit|nextstate.SllOp_2570 {} } { 0.000ns 0.427ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Multi:Multi\|result\[18\] reset clock 6.276 ns register " "Info: tsu for register \"Multi:Multi\|result\[18\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.276 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.651 ns + Longest pin register " "Info: + Longest pin to register delay is 8.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.156 ns) + CELL(0.378 ns) 6.398 ns Multi:Multi\|result\[56\]~0 2 COMB LCCOMB_X29_Y6_N6 63 " "Info: 2: + IC(5.156 ns) + CELL(0.378 ns) = 6.398 ns; Loc. = LCCOMB_X29_Y6_N6; Fanout = 63; COMB Node = 'Multi:Multi\|result\[56\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { reset Multi:Multi|result[56]~0 } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.746 ns) 8.651 ns Multi:Multi\|result\[18\] 3 REG LCFF_X17_Y10_N11 1 " "Info: 3: + IC(1.507 ns) + CELL(0.746 ns) = 8.651 ns; Loc. = LCFF_X17_Y10_N11; Fanout = 1; REG Node = 'Multi:Multi\|result\[18\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { Multi:Multi|result[56]~0 Multi:Multi|result[18] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 22.98 % ) " "Info: Total cell delay = 1.988 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.663 ns ( 77.02 % ) " "Info: Total interconnect delay = 6.663 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[18] {} } { 0.000ns 0.000ns 5.156ns 1.507ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns Multi:Multi\|result\[18\] 3 REG LCFF_X17_Y10_N11 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X17_Y10_N11; Fanout = 1; REG Node = 'Multi:Multi\|result\[18\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl Multi:Multi|result[18] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Multi:Multi|result[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[18] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[18] {} } { 0.000ns 0.000ns 5.156ns 1.507ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Multi:Multi|result[18] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[18] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MuxMemToRegOut\[0\] ControlUnit:ControlUnit\|state.Start 15.905 ns register " "Info: tco from clock \"clock\" to destination pin \"MuxMemToRegOut\[0\]\" through register \"ControlUnit:ControlUnit\|state.Start\" is 15.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.921 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.618 ns) 2.921 ns ControlUnit:ControlUnit\|state.Start 2 REG LCFF_X9_Y15_N19 12 " "Info: 2: + IC(1.449 ns) + CELL(0.618 ns) = 2.921 ns; Loc. = LCFF_X9_Y15_N19; Fanout = 12; REG Node = 'ControlUnit:ControlUnit\|state.Start'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { clock ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.39 % ) " "Info: Total cell delay = 1.472 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 49.61 % ) " "Info: Total interconnect delay = 1.449 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { clock ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { clock {} clock~combout {} ControlUnit:ControlUnit|state.Start {} } { 0.000ns 0.000ns 1.449ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.890 ns + Longest register pin " "Info: + Longest register to pin delay is 12.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlUnit:ControlUnit\|state.Start 1 REG LCFF_X9_Y15_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y15_N19; Fanout = 12; REG Node = 'ControlUnit:ControlUnit\|state.Start'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.272 ns) 1.115 ns ControlUnit:ControlUnit\|WideOr25 2 COMB LCCOMB_X10_Y16_N8 36 " "Info: 2: + IC(0.843 ns) + CELL(0.272 ns) = 1.115 ns; Loc. = LCCOMB_X10_Y16_N8; Fanout = 36; COMB Node = 'ControlUnit:ControlUnit\|WideOr25'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { ControlUnit:ControlUnit|state.Start ControlUnit:ControlUnit|WideOr25 } "NODE_NAME" } } { "ControlUnit.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ControlUnit.sv" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.154 ns) 1.496 ns MuxALUSrcB:MuxALUSrcB\|Mux0~0 3 COMB LCCOMB_X10_Y16_N4 3 " "Info: 3: + IC(0.227 ns) + CELL(0.154 ns) = 1.496 ns; Loc. = LCCOMB_X10_Y16_N4; Fanout = 3; COMB Node = 'MuxALUSrcB:MuxALUSrcB\|Mux0~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { ControlUnit:ControlUnit|WideOr25 MuxALUSrcB:MuxALUSrcB|Mux0~0 } "NODE_NAME" } } { "MuxALUSrcB.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxALUSrcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.228 ns) 1.973 ns Ula32:ULA\|carry_temp\[0\]~1 4 COMB LCCOMB_X10_Y16_N22 2 " "Info: 4: + IC(0.249 ns) + CELL(0.228 ns) = 1.973 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { MuxALUSrcB:MuxALUSrcB|Mux0~0 Ula32:ULA|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 2.455 ns Ula32:ULA\|carry_temp\[1\]~2 5 COMB LCCOMB_X10_Y16_N30 4 " "Info: 5: + IC(0.254 ns) + CELL(0.228 ns) = 2.455 ns; Loc. = LCCOMB_X10_Y16_N30; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 2.740 ns Ula32:ULA\|carry_temp\[3\]~3 6 COMB LCCOMB_X10_Y16_N18 5 " "Info: 6: + IC(0.232 ns) + CELL(0.053 ns) = 2.740 ns; Loc. = LCCOMB_X10_Y16_N18; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.154 ns) 3.119 ns Ula32:ULA\|carry_temp\[5\]~4 7 COMB LCCOMB_X10_Y16_N14 5 " "Info: 7: + IC(0.225 ns) + CELL(0.154 ns) = 3.119 ns; Loc. = LCCOMB_X10_Y16_N14; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.391 ns Ula32:ULA\|carry_temp\[7\]~5 8 COMB LCCOMB_X10_Y16_N2 5 " "Info: 8: + IC(0.219 ns) + CELL(0.053 ns) = 3.391 ns; Loc. = LCCOMB_X10_Y16_N2; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.053 ns) 4.040 ns Ula32:ULA\|carry_temp\[9\]~6 9 COMB LCCOMB_X10_Y17_N16 5 " "Info: 9: + IC(0.596 ns) + CELL(0.053 ns) = 4.040 ns; Loc. = LCCOMB_X10_Y17_N16; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[9\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.053 ns) 4.334 ns Ula32:ULA\|carry_temp\[11\]~7 10 COMB LCCOMB_X10_Y17_N4 5 " "Info: 10: + IC(0.241 ns) + CELL(0.053 ns) = 4.334 ns; Loc. = LCCOMB_X10_Y17_N4; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[11\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 4.609 ns Ula32:ULA\|carry_temp\[13\]~8 11 COMB LCCOMB_X10_Y17_N10 5 " "Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 4.609 ns; Loc. = LCCOMB_X10_Y17_N10; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[13\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 4.874 ns Ula32:ULA\|carry_temp\[15\]~9 12 COMB LCCOMB_X10_Y17_N14 5 " "Info: 12: + IC(0.212 ns) + CELL(0.053 ns) = 4.874 ns; Loc. = LCCOMB_X10_Y17_N14; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[15\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.142 ns Ula32:ULA\|carry_temp\[17\]~10 13 COMB LCCOMB_X10_Y17_N0 5 " "Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 5.142 ns; Loc. = LCCOMB_X10_Y17_N0; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[17\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 5.418 ns Ula32:ULA\|carry_temp\[19\]~11 14 COMB LCCOMB_X10_Y17_N20 5 " "Info: 14: + IC(0.223 ns) + CELL(0.053 ns) = 5.418 ns; Loc. = LCCOMB_X10_Y17_N20; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.679 ns Ula32:ULA\|carry_temp\[21\]~12 15 COMB LCCOMB_X10_Y17_N26 6 " "Info: 15: + IC(0.208 ns) + CELL(0.053 ns) = 5.679 ns; Loc. = LCCOMB_X10_Y17_N26; Fanout = 6; COMB Node = 'Ula32:ULA\|carry_temp\[21\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 5.950 ns Ula32:ULA\|carry_temp\[23\]~13 16 COMB LCCOMB_X10_Y17_N30 5 " "Info: 16: + IC(0.218 ns) + CELL(0.053 ns) = 5.950 ns; Loc. = LCCOMB_X10_Y17_N30; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[23\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.053 ns) 6.577 ns Ula32:ULA\|carry_temp\[25\]~14 17 COMB LCCOMB_X10_Y18_N8 5 " "Info: 17: + IC(0.574 ns) + CELL(0.053 ns) = 6.577 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 6.941 ns Ula32:ULA\|carry_temp\[27\]~15 18 COMB LCCOMB_X10_Y18_N20 7 " "Info: 18: + IC(0.311 ns) + CELL(0.053 ns) = 6.941 ns; Loc. = LCCOMB_X10_Y18_N20; Fanout = 7; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 7.231 ns Ula32:ULA\|carry_temp\[29\]~16 19 COMB LCCOMB_X10_Y18_N30 9 " "Info: 19: + IC(0.237 ns) + CELL(0.053 ns) = 7.231 ns; Loc. = LCCOMB_X10_Y18_N30; Fanout = 9; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.225 ns) 8.109 ns MuxMemToReg:MuxMemToReg\|Mux0~3 20 COMB LCCOMB_X10_Y14_N8 2 " "Info: 20: + IC(0.653 ns) + CELL(0.225 ns) = 8.109 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux0~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { Ula32:ULA|carry_temp[29]~16 MuxMemToReg:MuxMemToReg|Mux0~3 } "NODE_NAME" } } { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.053 ns) 8.960 ns MuxMemToReg:MuxMemToReg\|Mux0~4DUPLICATE 21 COMB LCCOMB_X14_Y18_N2 19 " "Info: 21: + IC(0.798 ns) + CELL(0.053 ns) = 8.960 ns; Loc. = LCCOMB_X14_Y18_N2; Fanout = 19; COMB Node = 'MuxMemToReg:MuxMemToReg\|Mux0~4DUPLICATE'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE } "NODE_NAME" } } { "MuxMemToReg.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/MuxMemToReg.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(1.972 ns) 12.890 ns MuxMemToRegOut\[0\] 22 PIN PIN_B16 0 " "Info: 22: + IC(1.958 ns) + CELL(1.972 ns) = 12.890 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'MuxMemToRegOut\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.930 ns" { MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE MuxMemToRegOut[0] } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.975 ns ( 30.84 % ) " "Info: Total cell delay = 3.975 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.915 ns ( 69.16 % ) " "Info: Total interconnect delay = 8.915 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.890 ns" { ControlUnit:ControlUnit|state.Start ControlUnit:ControlUnit|WideOr25 MuxALUSrcB:MuxALUSrcB|Mux0~0 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.890 ns" { ControlUnit:ControlUnit|state.Start {} ControlUnit:ControlUnit|WideOr25 {} MuxALUSrcB:MuxALUSrcB|Mux0~0 {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[11]~7 {} Ula32:ULA|carry_temp[13]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} MuxMemToReg:MuxMemToReg|Mux0~3 {} MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE {} MuxMemToRegOut[0] {} } { 0.000ns 0.843ns 0.227ns 0.249ns 0.254ns 0.232ns 0.225ns 0.219ns 0.596ns 0.241ns 0.222ns 0.212ns 0.215ns 0.223ns 0.208ns 0.218ns 0.574ns 0.311ns 0.237ns 0.653ns 0.798ns 1.958ns } { 0.000ns 0.272ns 0.154ns 0.228ns 0.228ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { clock ControlUnit:ControlUnit|state.Start } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.921 ns" { clock {} clock~combout {} ControlUnit:ControlUnit|state.Start {} } { 0.000ns 0.000ns 1.449ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.890 ns" { ControlUnit:ControlUnit|state.Start ControlUnit:ControlUnit|WideOr25 MuxALUSrcB:MuxALUSrcB|Mux0~0 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~3 Ula32:ULA|carry_temp[5]~4 Ula32:ULA|carry_temp[7]~5 Ula32:ULA|carry_temp[9]~6 Ula32:ULA|carry_temp[11]~7 Ula32:ULA|carry_temp[13]~8 Ula32:ULA|carry_temp[15]~9 Ula32:ULA|carry_temp[17]~10 Ula32:ULA|carry_temp[19]~11 Ula32:ULA|carry_temp[21]~12 Ula32:ULA|carry_temp[23]~13 Ula32:ULA|carry_temp[25]~14 Ula32:ULA|carry_temp[27]~15 Ula32:ULA|carry_temp[29]~16 MuxMemToReg:MuxMemToReg|Mux0~3 MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE MuxMemToRegOut[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.890 ns" { ControlUnit:ControlUnit|state.Start {} ControlUnit:ControlUnit|WideOr25 {} MuxALUSrcB:MuxALUSrcB|Mux0~0 {} Ula32:ULA|carry_temp[0]~1 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|carry_temp[3]~3 {} Ula32:ULA|carry_temp[5]~4 {} Ula32:ULA|carry_temp[7]~5 {} Ula32:ULA|carry_temp[9]~6 {} Ula32:ULA|carry_temp[11]~7 {} Ula32:ULA|carry_temp[13]~8 {} Ula32:ULA|carry_temp[15]~9 {} Ula32:ULA|carry_temp[17]~10 {} Ula32:ULA|carry_temp[19]~11 {} Ula32:ULA|carry_temp[21]~12 {} Ula32:ULA|carry_temp[23]~13 {} Ula32:ULA|carry_temp[25]~14 {} Ula32:ULA|carry_temp[27]~15 {} Ula32:ULA|carry_temp[29]~16 {} MuxMemToReg:MuxMemToReg|Mux0~3 {} MuxMemToReg:MuxMemToReg|Mux0~4DUPLICATE {} MuxMemToRegOut[0] {} } { 0.000ns 0.843ns 0.227ns 0.249ns 0.254ns 0.232ns 0.225ns 0.219ns 0.596ns 0.241ns 0.222ns 0.212ns 0.215ns 0.223ns 0.208ns 0.218ns 0.574ns 0.311ns 0.237ns 0.653ns 0.798ns 1.958ns } { 0.000ns 0.272ns 0.154ns 0.228ns 0.228ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Multi:Multi\|result\[52\] reset clock -4.750 ns register " "Info: th for register \"Multi:Multi\|result\[52\]\" (data pin = \"reset\", clock pin = \"clock\") is -4.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.469 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 20 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 20; CLK Node = 'clock'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1637 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1637; COMB Node = 'clock~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns Multi:Multi\|result\[52\] 3 REG LCFF_X29_Y6_N27 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 1; REG Node = 'Multi:Multi\|result\[52\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clock~clkctrl Multi:Multi|result[52] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Multi:Multi|result[52] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[52] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.368 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/CPU.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.156 ns) + CELL(0.378 ns) 6.398 ns Multi:Multi\|result\[56\]~0 2 COMB LCCOMB_X29_Y6_N6 63 " "Info: 2: + IC(5.156 ns) + CELL(0.378 ns) = 6.398 ns; Loc. = LCCOMB_X29_Y6_N6; Fanout = 63; COMB Node = 'Multi:Multi\|result\[56\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { reset Multi:Multi|result[56]~0 } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.746 ns) 7.368 ns Multi:Multi\|result\[52\] 3 REG LCFF_X29_Y6_N27 1 " "Info: 3: + IC(0.224 ns) + CELL(0.746 ns) = 7.368 ns; Loc. = LCFF_X29_Y6_N27; Fanout = 1; REG Node = 'Multi:Multi\|result\[52\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { Multi:Multi|result[56]~0 Multi:Multi|result[52] } "NODE_NAME" } } { "Multi.sv" "" { Text "C:/Users/dmc5/Desktop/IHW/Teste/Multi.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 26.98 % ) " "Info: Total cell delay = 1.988 ns ( 26.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.380 ns ( 73.02 % ) " "Info: Total interconnect delay = 5.380 ns ( 73.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.368 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[52] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "7.368 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[52] {} } { 0.000ns 0.000ns 5.156ns 0.224ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock clock~clkctrl Multi:Multi|result[52] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock {} clock~combout {} clock~clkctrl {} Multi:Multi|result[52] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "7.368 ns" { reset Multi:Multi|result[56]~0 Multi:Multi|result[52] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "7.368 ns" { reset {} reset~combout {} Multi:Multi|result[56]~0 {} Multi:Multi|result[52] {} } { 0.000ns 0.000ns 5.156ns 0.224ns } { 0.000ns 0.864ns 0.378ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 62 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:31:00 2019 " "Info: Processing ended: Fri May 17 18:31:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 453 s " "Info: Quartus II Full Compilation was successful. 0 errors, 453 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
