TimeQuest Timing Analyzer report for skeleton
Thu Oct 17 21:48:18 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; skeleton                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  46.2%      ;
;     Processor 3            ;  38.0%      ;
;     Processor 4            ;  27.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; inclock ; div|altpll_component|auto_generated|pll1|inclk[0] ; { div|altpll_component|auto_generated|pll1|clk[0] } ;
; inclock                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { inclock }                                         ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 16.98 MHz ; 16.98 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 20.562 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.819  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.708 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 20.562 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.159     ; 29.317     ;
; 20.604 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.160     ; 29.274     ;
; 20.617 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.163     ; 29.258     ;
; 20.654 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.158     ; 29.226     ;
; 20.655 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.158     ; 29.225     ;
; 20.906 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.165     ; 28.967     ;
; 20.975 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 28.937     ;
; 21.161 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 28.735     ;
; 21.183 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 28.711     ;
; 21.274 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 28.640     ;
; 21.316 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 28.597     ;
; 21.329 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 28.581     ;
; 21.366 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 28.549     ;
; 21.367 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 28.548     ;
; 21.470 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 28.421     ;
; 21.512 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.149     ; 28.377     ;
; 21.587 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 28.344     ;
; 21.618 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.130     ; 28.290     ;
; 21.637 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 28.260     ;
; 21.697 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 28.218     ;
; 21.747 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 28.137     ;
; 21.789 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 28.094     ;
; 21.802 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.158     ; 28.078     ;
; 21.839 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.153     ; 28.046     ;
; 21.840 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 28.091     ;
; 21.840 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.153     ; 28.045     ;
; 21.873 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 28.058     ;
; 21.895 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 28.034     ;
; 21.897 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 28.032     ;
; 21.909 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 28.021     ;
; 22.091 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.160     ; 27.787     ;
; 22.160 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 27.757     ;
; 22.182 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 27.744     ;
; 22.224 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 27.700     ;
; 22.249 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 27.667     ;
; 22.346 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 27.555     ;
; 22.359 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 27.541     ;
; 22.368 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 27.531     ;
; 22.502 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.122     ; 27.414     ;
; 22.559 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 27.355     ;
; 22.564 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.152     ; 27.322     ;
; 22.571 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 27.344     ;
; 22.606 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.153     ; 27.279     ;
; 22.617 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 27.281     ;
; 22.619 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.156     ; 27.263     ;
; 22.655 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 27.241     ;
; 22.656 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.151     ; 27.231     ;
; 22.657 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.151     ; 27.230     ;
; 22.659 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 27.238     ;
; 22.672 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 27.222     ;
; 22.697 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 27.197     ;
; 22.709 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 27.190     ;
; 22.710 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 27.189     ;
; 22.772 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 27.164     ;
; 22.882 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.118     ; 27.038     ;
; 22.908 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.158     ; 26.972     ;
; 22.952 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 26.942     ;
; 22.961 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.146     ; 26.931     ;
; 23.005 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.132     ; 26.901     ;
; 23.025 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.102     ; 26.911     ;
; 23.082 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 26.852     ;
; 23.094 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 26.841     ;
; 23.163 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.135     ; 26.740     ;
; 23.185 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 26.716     ;
; 23.216 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 26.699     ;
; 23.238 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 26.675     ;
; 23.472 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 26.426     ;
; 23.514 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 26.382     ;
; 23.525 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 26.385     ;
; 23.564 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 26.349     ;
; 23.567 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.130     ; 26.341     ;
; 23.617 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 26.308     ;
; 23.674 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 26.223     ;
; 23.727 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 26.182     ;
; 23.799 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.155     ; 26.084     ;
; 23.817 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 26.096     ;
; 23.841 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.156     ; 26.041     ;
; 23.854 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.159     ; 26.025     ;
; 23.870 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 26.055     ;
; 23.874 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 26.037     ;
; 23.886 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 26.026     ;
; 23.891 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 25.993     ;
; 23.892 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.154     ; 25.992     ;
; 23.927 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 25.996     ;
; 23.939 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.114     ; 25.985     ;
; 24.143 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.161     ; 25.734     ;
; 24.187 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 25.704     ;
; 24.398 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 25.502     ;
; 24.420 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 25.478     ;
; 24.707 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 25.188     ;
; 24.749 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.145     ; 25.144     ;
; 24.799 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 25.111     ;
; 24.909 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 24.985     ;
; 25.052 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 24.858     ;
; 25.109 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.130     ; 24.799     ;
; 25.121 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 24.788     ;
; 26.032 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 23.866     ;
; 26.050 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 23.847     ;
; 26.092 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 23.804     ;
; 26.105 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.145     ; 23.788     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; processor:myprocessor|reg:PC|\bits:8:r ; processor:myprocessor|reg:PC|\bits:8:r                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[6][5]                  ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[4][5]                  ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[14][5]                 ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[12][5]                 ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[10][5]                 ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[2][5]                  ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[0][5]                  ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[8][5]                  ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[11][5]                 ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[3][5]                  ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[1][5]                  ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[9][5]                  ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[5][5]                  ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[13][5]                 ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[7][5]                  ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|line2[15][5]                 ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[3]                       ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[2]                       ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[1]                       ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|ptr[0]                       ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|printed_crlf                 ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|fifo_write                   ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|shift                        ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|break_code                   ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|reading_key                  ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[3]                    ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[2]                    ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[1]                    ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|bcount[0]                    ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2:myps2|ps2_clock_filtered           ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.A                     ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[0]                     ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[4]                     ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[3]                     ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[2]                     ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|index[1]                     ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|cstart                       ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|state1.B                     ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|buf_changed_ack              ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|buf_changed                  ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|cdone                        ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lcd:mylcd|mstart                       ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lcd:mylcd|lcd_en                       ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|index[5]                     ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|count[0]                     ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|count[1]                     ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|count[2]                     ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|count[3]                     ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd:mylcd|state2.C                     ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.410 ; ps2:myps2|tail[0]                      ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.069      ;
; 0.419 ; lcd:mylcd|buf_changed_ack              ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.686      ;
; 0.428 ; lcd:mylcd|delay[17]                    ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.435 ; lcd:mylcd|buf_changed                  ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; lcd:mylcd|line2[2][4]                  ; lcd:mylcd|line1[2][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; lcd:mylcd|line2[5][0]                  ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; lcd:mylcd|line2[3][1]                  ; lcd:mylcd|line1[3][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; lcd:mylcd|prestart                     ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.444 ; lcd:mylcd|state1.B                     ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.711      ;
; 0.452 ; lcd:mylcd|state1.B                     ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; lcd:mylcd|state2.B                     ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; lcd:mylcd|line2[0][4]                  ; lcd:mylcd|line1[0][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.465 ; ps2:myps2|tail[1]                      ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.465 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.466 ; lcd:mylcd|state2.C                     ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.732      ;
; 0.467 ; ps2:myps2|tail[3]                      ; ps2:myps2|fifo_rtl_0_bypass[7]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.734      ;
; 0.471 ; lcd:mylcd|count[4]                     ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.737      ;
; 0.474 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.741      ;
; 0.481 ; lcd:mylcd|count[4]                     ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.565 ; lcd:mylcd|state2.D                     ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.831      ;
; 0.568 ; lcd:mylcd|state2.A                     ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.577 ; ps2:myps2|tail[1]                      ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.236      ;
; 0.605 ; lcd:mylcd|line2[5][3]                  ; lcd:mylcd|line1[5][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.873      ;
; 0.607 ; lcd:mylcd|line2[8][6]                  ; lcd:mylcd|line1[8][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.607 ; lcd:mylcd|line2[11][3]                 ; lcd:mylcd|line1[11][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; lcd:mylcd|line2[6][5]                  ; lcd:mylcd|line1[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.876      ;
; 0.608 ; lcd:mylcd|line2[13][1]                 ; lcd:mylcd|line1[13][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; lcd:mylcd|line2[11][4]                 ; lcd:mylcd|line1[11][4]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.609 ; lcd:mylcd|line2[10][0]                 ; lcd:mylcd|line1[10][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.616 ; ps2:myps2|reading_key                  ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.883      ;
; 0.618 ; lcd:mylcd|cstart                       ; lcd:mylcd|prestart                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.885      ;
; 0.622 ; lcd:mylcd|line2[13][0]                 ; lcd:mylcd|line1[13][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; lcd:mylcd|line2[8][5]                  ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.891      ;
; 0.625 ; lcd:mylcd|line2[3][6]                  ; lcd:mylcd|line1[3][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.892      ;
; 0.631 ; lcd:mylcd|line2[2][5]                  ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.899      ;
; 0.635 ; ps2:myps2|head[3]                      ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; ps2:myps2|head[2]                      ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; ps2:myps2|head[4]                      ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; ps2:myps2|tail[2]                      ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.904      ;
; 0.642 ; ps2:myps2|fcount[2]                    ; ps2:myps2|fcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; ps2:myps2|fcount[3]                    ; ps2:myps2|fcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; lcd:mylcd|delay[7]                     ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[8]                     ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd:mylcd|delay[9]                     ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; ps2:myps2|fcount[4]                    ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; lcd:mylcd|delay[15]                    ; lcd:mylcd|delay[15]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd:mylcd|delay[5]                     ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd:mylcd|delay[6]                     ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd:mylcd|delay[11]                    ; lcd:mylcd|delay[11]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 192.474 ns




+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 18.38 MHz ; 18.38 MHz       ; div|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 22.800 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.799  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.709 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 22.800 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 27.088     ;
; 22.836 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.144     ; 27.050     ;
; 22.850 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.145     ; 27.035     ;
; 22.863 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 27.025     ;
; 22.864 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 27.025     ;
; 23.101 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.147     ; 26.782     ;
; 23.192 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 26.727     ;
; 23.338 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 26.567     ;
; 23.359 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 26.561     ;
; 23.361 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 26.541     ;
; 23.395 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 26.523     ;
; 23.409 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.113     ; 26.508     ;
; 23.422 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 26.498     ;
; 23.423 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 26.498     ;
; 23.626 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 26.275     ;
; 23.660 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 26.255     ;
; 23.665 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.130     ; 26.235     ;
; 23.707 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 26.200     ;
; 23.767 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 26.171     ;
; 23.841 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.108     ; 26.081     ;
; 23.870 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 26.023     ;
; 23.897 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 26.040     ;
; 23.906 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 25.985     ;
; 23.920 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 25.970     ;
; 23.920 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 26.014     ;
; 23.933 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 25.960     ;
; 23.934 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 25.960     ;
; 24.006 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.092     ; 25.932     ;
; 24.028 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.094     ; 25.908     ;
; 24.040 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.093     ; 25.897     ;
; 24.171 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 25.717     ;
; 24.185 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 25.748     ;
; 24.224 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 25.708     ;
; 24.262 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 25.662     ;
; 24.282 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 25.644     ;
; 24.356 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 25.554     ;
; 24.408 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 25.502     ;
; 24.431 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 25.476     ;
; 24.521 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.104     ; 25.405     ;
; 24.543 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.106     ; 25.381     ;
; 24.555 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 25.370     ;
; 24.611 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 25.282     ;
; 24.647 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.139     ; 25.244     ;
; 24.661 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 25.229     ;
; 24.674 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 25.219     ;
; 24.675 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.136     ; 25.219     ;
; 24.696 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 25.210     ;
; 24.735 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 25.170     ;
; 24.767 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 25.139     ;
; 24.803 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 25.101     ;
; 24.817 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 25.086     ;
; 24.830 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 25.076     ;
; 24.831 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 25.076     ;
; 24.837 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 25.106     ;
; 24.911 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.103     ; 25.016     ;
; 24.912 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.142     ; 24.976     ;
; 24.981 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.128     ; 24.921     ;
; 25.068 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 24.833     ;
; 25.076 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.087     ; 24.867     ;
; 25.098 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 24.843     ;
; 25.110 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 24.832     ;
; 25.137 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.115     ; 24.778     ;
; 25.149 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.120     ; 24.761     ;
; 25.172 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 24.735     ;
; 25.305 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.107     ; 24.618     ;
; 25.328 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 24.592     ;
; 25.437 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 24.469     ;
; 25.476 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 24.429     ;
; 25.556 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 24.365     ;
; 25.593 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 24.326     ;
; 25.630 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 24.275     ;
; 25.632 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 24.286     ;
; 25.705 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 24.187     ;
; 25.712 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 24.222     ;
; 25.741 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.140     ; 24.149     ;
; 25.755 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.141     ; 24.134     ;
; 25.768 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.138     ; 24.124     ;
; 25.769 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.137     ; 24.124     ;
; 25.786 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 24.132     ;
; 25.795 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.109     ; 24.126     ;
; 25.817 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 24.102     ;
; 25.829 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 24.091     ;
; 25.951 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 23.983     ;
; 25.973 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.098     ; 23.959     ;
; 25.985 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 23.948     ;
; 26.006 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.143     ; 23.881     ;
; 26.075 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.129     ; 23.826     ;
; 26.243 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.121     ; 23.666     ;
; 26.266 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 23.640     ;
; 26.531 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.125     ; 23.374     ;
; 26.570 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 23.334     ;
; 26.650 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 23.270     ;
; 26.724 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 23.180     ;
; 26.889 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.110     ; 23.031     ;
; 26.911 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.112     ; 23.007     ;
; 26.923 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.111     ; 22.996     ;
; 27.782 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.123     ; 22.125     ;
; 27.910 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.124     ; 21.996     ;
; 27.946 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.126     ; 21.958     ;
; 27.960 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.127     ; 21.943     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.353 ; processor:myprocessor|reg:PC|\bits:8:r ; processor:myprocessor|reg:PC|\bits:8:r                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[6][5]                  ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[4][5]                  ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[14][5]                 ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[12][5]                 ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[10][5]                 ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[2][5]                  ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[0][5]                  ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[8][5]                  ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[1][5]                  ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[5][5]                  ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|line2[7][5]                  ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lcd:mylcd|printed_crlf                 ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|fifo_write                   ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|shift                        ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|break_code                   ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|reading_key                  ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[3]                    ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[2]                    ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[1]                    ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|bcount[0]                    ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ps2:myps2|ps2_clock_filtered           ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lcd:mylcd|lcd_en                       ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.A                     ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[0]                     ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[4]                     ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[3]                     ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[2]                     ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|index[1]                     ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cstart                       ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state1.B                     ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed_ack              ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|buf_changed                  ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|cdone                        ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|mstart                       ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[0]                     ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[1]                     ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[2]                     ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|count[3]                     ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|state2.C                     ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[11][5]                 ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[3][5]                  ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[9][5]                  ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[13][5]                 ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|line2[15][5]                 ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[3]                       ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[2]                       ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[1]                       ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd:mylcd|ptr[0]                       ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lcd:mylcd|index[5]                     ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.380 ; lcd:mylcd|buf_changed_ack              ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.388 ; lcd:mylcd|delay[17]                    ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.630      ;
; 0.401 ; lcd:mylcd|buf_changed                  ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; lcd:mylcd|state1.B                     ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; lcd:mylcd|line2[2][4]                  ; lcd:mylcd|line1[2][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; lcd:mylcd|line2[5][0]                  ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; lcd:mylcd|line2[3][1]                  ; lcd:mylcd|line1[3][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; lcd:mylcd|prestart                     ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.413 ; ps2:myps2|tail[0]                      ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.004      ;
; 0.417 ; lcd:mylcd|state1.B                     ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; lcd:mylcd|line2[0][4]                  ; lcd:mylcd|line1[0][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; lcd:mylcd|state2.B                     ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.421 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.664      ;
; 0.426 ; lcd:mylcd|count[4]                     ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.428 ; lcd:mylcd|state2.C                     ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.671      ;
; 0.430 ; ps2:myps2|tail[3]                      ; ps2:myps2|fifo_rtl_0_bypass[7]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.431 ; ps2:myps2|tail[1]                      ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.437 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.680      ;
; 0.442 ; lcd:mylcd|count[4]                     ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.685      ;
; 0.511 ; lcd:mylcd|state2.D                     ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.754      ;
; 0.515 ; lcd:mylcd|state2.A                     ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.552 ; ps2:myps2|tail[1]                      ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.143      ;
; 0.555 ; lcd:mylcd|line2[11][3]                 ; lcd:mylcd|line1[11][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; lcd:mylcd|line2[10][0]                 ; lcd:mylcd|line1[10][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; lcd:mylcd|line2[11][4]                 ; lcd:mylcd|line1[11][4]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; lcd:mylcd|line2[13][1]                 ; lcd:mylcd|line1[13][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.560 ; lcd:mylcd|line2[5][3]                  ; lcd:mylcd|line1[5][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.804      ;
; 0.561 ; lcd:mylcd|line2[6][5]                  ; lcd:mylcd|line1[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.805      ;
; 0.565 ; lcd:mylcd|line2[8][6]                  ; lcd:mylcd|line1[8][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.807      ;
; 0.567 ; lcd:mylcd|cstart                       ; lcd:mylcd|prestart                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.569 ; lcd:mylcd|line2[13][0]                 ; lcd:mylcd|line1[13][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.571 ; lcd:mylcd|line2[8][5]                  ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.815      ;
; 0.572 ; lcd:mylcd|line2[3][6]                  ; lcd:mylcd|line1[3][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.815      ;
; 0.572 ; ps2:myps2|reading_key                  ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.816      ;
; 0.580 ; lcd:mylcd|line2[2][5]                  ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.824      ;
; 0.580 ; ps2:myps2|head[2]                      ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; ps2:myps2|head[4]                      ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; ps2:myps2|tail[2]                      ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; ps2:myps2|head[3]                      ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.825      ;
; 0.586 ; ps2:myps2|fcount[4]                    ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; ps2:myps2|fcount[2]                    ; ps2:myps2|fcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; lcd:mylcd|delay[15]                    ; lcd:mylcd|delay[15]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd:mylcd|delay[4]                     ; lcd:mylcd|delay[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd:mylcd|delay[6]                     ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd:mylcd|delay[8]                     ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; ps2:myps2|fcount[3]                    ; ps2:myps2|fcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; lcd:mylcd|delay[7]                     ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; lcd:mylcd|delay[9]                     ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; ps2:myps2|shift_reg[1]                 ; ps2:myps2|shift_reg[0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.832      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 193.094 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 35.059 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; 0.169 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; inclock                                         ; 9.400  ; 0.000         ;
; div|altpll_component|auto_generated|pll1|clk[0] ; 49.753 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.059 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 14.877     ;
; 35.090 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 14.846     ;
; 35.105 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 14.831     ;
; 35.133 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 14.804     ;
; 35.134 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 14.803     ;
; 35.286 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 14.649     ;
; 35.294 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 14.664     ;
; 35.353 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 14.603     ;
; 35.384 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 14.572     ;
; 35.399 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 14.557     ;
; 35.405 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 14.550     ;
; 35.426 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 14.527     ;
; 35.427 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.052     ; 14.530     ;
; 35.428 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.052     ; 14.529     ;
; 35.558 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 14.390     ;
; 35.573 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.055     ; 14.381     ;
; 35.580 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 14.375     ;
; 35.593 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 14.359     ;
; 35.638 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 14.302     ;
; 35.669 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 14.271     ;
; 35.679 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 14.298     ;
; 35.684 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 14.256     ;
; 35.699 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 14.276     ;
; 35.712 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 14.229     ;
; 35.713 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.068     ; 14.228     ;
; 35.720 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 14.253     ;
; 35.741 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 14.219     ;
; 35.801 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 14.177     ;
; 35.835 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.033     ; 14.141     ;
; 35.847 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a28~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 14.130     ;
; 35.865 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 14.074     ;
; 35.867 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 14.107     ;
; 35.873 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 14.089     ;
; 35.887 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 14.085     ;
; 35.943 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 14.024     ;
; 35.984 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.050     ; 13.975     ;
; 36.005 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.052     ; 13.952     ;
; 36.005 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 13.945     ;
; 36.021 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.916     ;
; 36.052 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.885     ;
; 36.065 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 13.903     ;
; 36.067 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.870     ;
; 36.095 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 13.843     ;
; 36.096 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 13.842     ;
; 36.099 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.043     ; 13.867     ;
; 36.111 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a27~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.042     ; 13.856     ;
; 36.131 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 13.815     ;
; 36.152 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.051     ; 13.806     ;
; 36.162 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 13.784     ;
; 36.172 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 13.784     ;
; 36.177 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 13.769     ;
; 36.205 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 13.742     ;
; 36.206 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 13.741     ;
; 36.241 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 13.703     ;
; 36.248 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 13.688     ;
; 36.258 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.723     ;
; 36.320 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 13.644     ;
; 36.351 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 13.602     ;
; 36.358 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.064     ; 13.587     ;
; 36.367 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 13.589     ;
; 36.380 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.027     ; 13.602     ;
; 36.388 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.055     ; 13.566     ;
; 36.414 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.029     ; 13.566     ;
; 36.426 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a12~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 13.555     ;
; 36.477 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 13.488     ;
; 36.498 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 13.465     ;
; 36.535 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 13.420     ;
; 36.555 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 13.398     ;
; 36.626 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 13.337     ;
; 36.645 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 13.319     ;
; 36.656 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.281     ;
; 36.665 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 13.297     ;
; 36.687 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.250     ;
; 36.688 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 13.258     ;
; 36.702 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 13.235     ;
; 36.730 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 13.208     ;
; 36.731 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a19~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 13.207     ;
; 36.736 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.236     ;
; 36.748 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 13.216     ;
; 36.782 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 13.180     ;
; 36.794 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a23~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 13.169     ;
; 36.798 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 13.157     ;
; 36.858 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.036     ; 13.115     ;
; 36.876 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a5~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 13.068     ;
; 36.883 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a10~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 13.053     ;
; 36.892 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 13.079     ;
; 36.904 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a13~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 13.068     ;
; 37.002 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a0~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.053     ; 12.954     ;
; 37.023 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a23~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.055     ; 12.931     ;
; 37.170 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a16~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.054     ; 12.785     ;
; 37.190 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a21~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 12.763     ;
; 37.261 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a27~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 12.702     ;
; 37.323 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a25~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 12.623     ;
; 37.383 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a17~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 12.581     ;
; 37.417 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a1~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.047     ; 12.545     ;
; 37.429 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a14~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a4~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 12.534     ;
; 37.678 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a29~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 12.269     ;
; 37.794 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a12~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 12.152     ;
; 37.820 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a8~porta_address_reg0  ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 12.126     ;
; 37.865 ; processor:myprocessor|imem:IMEMORY|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a17~porta_address_reg0 ; processor:myprocessor|dmem:DMEMORY|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ram_block1a14~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 12.081     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                 ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.169 ; ps2:myps2|tail[0]                      ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.498      ;
; 0.181 ; lcd:mylcd|lcd_en                       ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[0]                     ; lcd:mylcd|count[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[1]                     ; lcd:mylcd|count[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[2]                     ; lcd:mylcd|count[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|count[3]                     ; lcd:mylcd|count[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|state2.C                     ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:myprocessor|reg:PC|\bits:8:r ; processor:myprocessor|reg:PC|\bits:8:r                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[6][5]                  ; lcd:mylcd|line2[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[4][5]                  ; lcd:mylcd|line2[4][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[14][5]                 ; lcd:mylcd|line2[14][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[12][5]                 ; lcd:mylcd|line2[12][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[10][5]                 ; lcd:mylcd|line2[10][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[2][5]                  ; lcd:mylcd|line2[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[0][5]                  ; lcd:mylcd|line2[0][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[8][5]                  ; lcd:mylcd|line2[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[11][5]                 ; lcd:mylcd|line2[11][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[3][5]                  ; lcd:mylcd|line2[3][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[1][5]                  ; lcd:mylcd|line2[1][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[9][5]                  ; lcd:mylcd|line2[9][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[5][5]                  ; lcd:mylcd|line2[5][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[13][5]                 ; lcd:mylcd|line2[13][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[7][5]                  ; lcd:mylcd|line2[7][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|line2[15][5]                 ; lcd:mylcd|line2[15][5]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[3]                       ; lcd:mylcd|ptr[3]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[2]                       ; lcd:mylcd|ptr[2]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[1]                       ; lcd:mylcd|ptr[1]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|ptr[0]                       ; lcd:mylcd|ptr[0]                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lcd:mylcd|printed_crlf                 ; lcd:mylcd|printed_crlf                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|fifo_write                   ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|shift                        ; ps2:myps2|shift                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|break_code                   ; ps2:myps2|break_code                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|reading_key                  ; ps2:myps2|reading_key                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[3]                    ; ps2:myps2|bcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[2]                    ; ps2:myps2|bcount[2]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[1]                    ; ps2:myps2|bcount[1]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|bcount[0]                    ; ps2:myps2|bcount[0]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2:myps2|ps2_clock_filtered           ; ps2:myps2|ps2_clock_filtered                                                                   ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.A                     ; lcd:mylcd|state1.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[0]                     ; lcd:mylcd|index[0]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[5]                     ; lcd:mylcd|index[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[4]                     ; lcd:mylcd|index[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[3]                     ; lcd:mylcd|index[3]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[2]                     ; lcd:mylcd|index[2]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|index[1]                     ; lcd:mylcd|index[1]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|cstart                       ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|state1.B                     ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|buf_changed_ack              ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|buf_changed                  ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|cdone                        ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd:mylcd|mstart                       ; lcd:mylcd|mstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.192 ; lcd:mylcd|line2[5][0]                  ; lcd:mylcd|line1[5][0]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lcd:mylcd|buf_changed_ack              ; lcd:mylcd|buf_changed                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; lcd:mylcd|line2[2][4]                  ; lcd:mylcd|line1[2][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; lcd:mylcd|delay[17]                    ; lcd:mylcd|delay[17]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lcd:mylcd|buf_changed                  ; lcd:mylcd|buf_changed_ack                                                                      ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; lcd:mylcd|line2[3][1]                  ; lcd:mylcd|line1[3][1]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.195 ; lcd:mylcd|prestart                     ; lcd:mylcd|cdone                                                                                ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.201 ; lcd:mylcd|line2[0][4]                  ; lcd:mylcd|line1[0][4]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lcd:mylcd|state2.B                     ; lcd:mylcd|lcd_en                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lcd:mylcd|state1.B                     ; lcd:mylcd|state1.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.207 ; lcd:mylcd|state1.B                     ; lcd:mylcd|cstart                                                                               ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; lcd:mylcd|state2.C                     ; lcd:mylcd|count[4]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.208 ; ps2:myps2|tail[1]                      ; ps2:myps2|fifo_rtl_0_bypass[3]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.209 ; ps2:myps2|tail[3]                      ; ps2:myps2|fifo_rtl_0_bypass[7]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.213 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.338      ;
; 0.214 ; lcd:mylcd|count[4]                     ; lcd:mylcd|state2.D                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.340      ;
; 0.216 ; lcd:mylcd|state1.C                     ; lcd:mylcd|state1.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.341      ;
; 0.218 ; lcd:mylcd|count[4]                     ; lcd:mylcd|state2.C                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.344      ;
; 0.250 ; ps2:myps2|tail[1]                      ; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ram_block1a0~porta_address_reg0 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.579      ;
; 0.257 ; lcd:mylcd|state2.D                     ; lcd:mylcd|state2.A                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.383      ;
; 0.263 ; lcd:mylcd|state2.A                     ; lcd:mylcd|state2.B                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; lcd:mylcd|line2[5][3]                  ; lcd:mylcd|line1[5][3]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; lcd:mylcd|line2[6][5]                  ; lcd:mylcd|line1[6][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.391      ;
; 0.265 ; lcd:mylcd|line2[8][6]                  ; lcd:mylcd|line1[8][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; lcd:mylcd|line2[11][3]                 ; lcd:mylcd|line1[11][3]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; lcd:mylcd|line2[10][0]                 ; lcd:mylcd|line1[10][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.267 ; lcd:mylcd|line2[13][1]                 ; lcd:mylcd|line1[13][1]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; ps2:myps2|reading_key                  ; ps2:myps2|fifo_write                                                                           ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; lcd:mylcd|line2[11][4]                 ; lcd:mylcd|line1[11][4]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; lcd:mylcd|line2[8][5]                  ; lcd:mylcd|line1[8][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.398      ;
; 0.273 ; lcd:mylcd|line2[2][5]                  ; lcd:mylcd|line1[2][5]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.400      ;
; 0.274 ; lcd:mylcd|line2[13][0]                 ; lcd:mylcd|line1[13][0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; lcd:mylcd|cstart                       ; lcd:mylcd|prestart                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; lcd:mylcd|line2[3][6]                  ; lcd:mylcd|line1[3][6]                                                                          ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.402      ;
; 0.281 ; ps2:myps2|tail[2]                      ; ps2:myps2|fifo_rtl_0_bypass[5]                                                                 ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.407      ;
; 0.286 ; ps2:myps2|shift_reg[1]                 ; ps2:myps2|shift_reg[0]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.412      ;
; 0.289 ; ps2:myps2|head[4]                      ; ps2:myps2|head[4]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; ps2:myps2|head[3]                      ; ps2:myps2|head[3]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; ps2:myps2|head[2]                      ; ps2:myps2|head[2]                                                                              ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; ps2:myps2|shift_reg[5]                 ; ps2:myps2|shift_reg[4]                                                                         ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.292 ; lcd:mylcd|delay[9]                     ; lcd:mylcd|delay[9]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; ps2:myps2|fcount[4]                    ; ps2:myps2|fcount[4]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; ps2:myps2|fcount[3]                    ; ps2:myps2|fcount[3]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[15]                    ; lcd:mylcd|delay[15]                                                                            ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[5]                     ; lcd:mylcd|delay[5]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[6]                     ; lcd:mylcd|delay[6]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[7]                     ; lcd:mylcd|delay[7]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd:mylcd|delay[8]                     ; lcd:mylcd|delay[8]                                                                             ; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 196.270 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 20.562 ; 0.169 ; N/A      ; N/A     ; 9.400               ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 20.562 ; 0.169 ; N/A      ; N/A     ; 49.708              ;
;  inclock                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  div|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inclock                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_en        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_on        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; resetn                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; inclock                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clock               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_rw        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_en        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_on        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_blon      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 104382377 ; 992      ; 9681088  ; 0        ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                 ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; 104382377 ; 992      ; 9681088  ; 0        ;
+-------------------------------------------------+-------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1386  ; 1386 ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; div|altpll_component|auto_generated|pll1|clk[0] ; div|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; inclock                                         ; inclock                                         ; Base      ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ps2_clock  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetn     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_en      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 17 21:48:12 2019
Info: Command: quartus_sta cpu550-2016fa -c skeleton
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclock inclock
    Info (332110): create_generated_clock -source {div|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {div|altpll_component|auto_generated|pll1|clk[0]} {div|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 20.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.562               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 inclock 
    Info (332119):    49.708               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 192.474 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.800               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 inclock 
    Info (332119):    49.709               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 193.094 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.059               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.169               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 inclock 
    Info (332119):    49.753               0.000 div|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 196.270 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 750 megabytes
    Info: Processing ended: Thu Oct 17 21:48:18 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


