// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __attention_ln_weigFfa_H__
#define __attention_ln_weigFfa_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct attention_ln_weigFfa_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 40;
  static const unsigned AddressRange = 96;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(attention_ln_weigFfa_ram) {
        ram[0] = "0b0000000000000000000000000001011011001100";
        ram[1] = "0b0000000000000000000000000001001001101100";
        ram[2] = "0b0000000000000000000000000001011101011100";
        ram[3] = "0b0000000000000000000000000001011100110000";
        ram[4] = "0b0000000000000000000000000001011010100011";
        ram[5] = "0b0000000000000000000000000001011101100000";
        ram[6] = "0b0000000000000000000000000001011011001100";
        ram[7] = "0b0000000000000000000000000001011101000111";
        ram[8] = "0b0000000000000000000000000001011110000011";
        ram[9] = "0b0000000000000000000000000001011010111100";
        ram[10] = "0b0000000000000000000000000001011010001100";
        ram[11] = "0b0000000000000000000000000001011100000000";
        ram[12] = "0b0000000000000000000000000001011011000000";
        ram[13] = "0b0000000000000000000000000001011000100111";
        ram[14] = "0b0000000000000000000000000001011110111000";
        ram[15] = "0b0000000000000000000000000001011101110011";
        ram[16] = "0b0000000000000000000000000001011010100111";
        ram[17] = "0b0000000000000000000000000001011001011000";
        ram[18] = "0b0000000000000000000000000001010111111000";
        ram[19] = "0b0000000000000000000000000001011101101100";
        ram[20] = "0b0000000000000000000000000001011101000111";
        ram[21] = "0b0000000000000000000000000001011011000000";
        ram[22] = "0b0000000000000000000000000001011011000000";
        ram[23] = "0b0000000000000000000000000001011111010011";
        ram[24] = "0b0000000000000000000000000001011000001100";
        ram[25] = "0b0000000000000000000000000001010101010011";
        ram[26] = "0b0000000000000000000000000001011000100111";
        ram[27] = "0b0000000000000000000000000001011001010011";
        ram[28] = "0b0000000000000000000000000001011111010000";
        ram[29] = "0b0000000000000000000000000001000101100111";
        ram[30] = "0b0000000000000000000000000001011111011000";
        ram[31] = "0b0000000000000000000000000001010110000000";
        ram[32] = "0b0000000000000000000000000001011011100000";
        ram[33] = "0b0000000000000000000000000001010111000111";
        ram[34] = "0b0000000000000000000000000001010111100011";
        ram[35] = "0b0000000000000000000000000001011011001100";
        ram[36] = "0b0000000000000000000000000001011100100011";
        ram[37] = "0b0000000000000000000000000001011110100011";
        ram[38] = "0b0000000000000000000000000001011010100000";
        ram[39] = "0b0000000000000000000000000001100010110011";
        ram[40] = "0b0000000000000000000000000001011011111100";
        ram[41] = "0b0000000000000000000000000001100000000111";
        ram[42] = "0b0000000000000000000000000001011100000011";
        ram[43] = "0b0000000000000000000000000001010111000011";
        ram[44] = "0b0000000000000000000000000001011011011100";
        ram[45] = "0b0000000000000000000000000001011000000011";
        ram[46] = "0b0000000000000000000000000001011000010011";
        ram[47] = "0b0000000000000000000000000001011000011100";
        ram[48] = "0b0000000000000000000000000001011000000011";
        ram[49] = "0b0000000000000000000000000001011010000011";
        ram[50] = "0b0000000000000000000000000001011101100111";
        ram[51] = "0b0000000000000000000000000001011001010000";
        ram[52] = "0b0000000000000000000000000001011001000000";
        ram[53] = "0b0000000000000000000000000001010001000000";
        ram[54] = "0b0000000000000000000000000001011100010000";
        ram[55] = "0b0000000000000000000000000001011011000011";
        ram[56] = "0b0000000000000000000000000001011011100000";
        ram[57] = "0b0000000000000000000000000001100000011100";
        ram[58] = "0b0000000000000000000000000001011100010011";
        ram[59] = "0b0000000000000000000000000001011011011000";
        ram[60] = "0b0000000000000000000000000001011000111100";
        ram[61] = "0b0000000000000000000000000001011100111000";
        ram[62] = "0b0000000000000000000000000001010111000111";
        ram[63] = "0b0000000000000000000000000001011000000011";
        ram[64] = "0b0000000000000000000000000001011111010011";
        ram[65] = "0b0000000000000000000000000001011100100111";
        ram[66] = "0b0000000000000000000000000001010100110011";
        ram[67] = "0b0000000000000000000000000001011001000011";
        ram[68] = "0b0000000000000000000000000001011010111100";
        ram[69] = "0b0000000000000000000000000001010111100111";
        ram[70] = "0b0000000000000000000000000001011100001100";
        ram[71] = "0b0000000000000000000000000001011001001100";
        ram[72] = "0b0000000000000000000000000001100000001100";
        ram[73] = "0b0000000000000000000000000001011001000000";
        ram[74] = "0b0000000000000000000000000001011000001100";
        ram[75] = "0b0000000000000000000000000001011111010011";
        ram[76] = "0b0000000000000000000000000001011000100111";
        ram[77] = "0b0000000000000000000000000001010110110011";
        ram[78] = "0b0000000000000000000000000001011100010000";
        ram[79] = "0b0000000000000000000000000001011001101100";
        ram[80] = "0b0000000000000000000000000001011000111100";
        ram[81] = "0b0000000000000000000000000001011001000000";
        ram[82] = "0b0000000000000000000000000001010111110011";
        ram[83] = "0b0000000000000000000000000001011101110011";
        ram[84] = "0b0000000000000000000000000001010101101100";
        ram[85] = "0b0000000000000000000000000001011011111100";
        ram[86] = "0b0000000000000000000000000001010011110011";
        ram[87] = "0b0000000000000000000000000001011000100011";
        ram[88] = "0b0000000000000000000000000001011100110011";
        ram[89] = "0b0000000000000000000000000001011110000011";
        ram[90] = "0b0000000000000000000000000001011011111100";
        ram[91] = "0b0000000000000000000000000000111011111000";
        ram[92] = "0b0000000000000000000000000001011100010000";
        ram[93] = "0b0000000000000000000000000001100000010000";
        ram[94] = "0b0000000000000000000000000001011110100000";
        ram[95] = "0b0000000000000000000000000001011101011000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(attention_ln_weigFfa) {


static const unsigned DataWidth = 40;
static const unsigned AddressRange = 96;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


attention_ln_weigFfa_ram* meminst;


SC_CTOR(attention_ln_weigFfa) {
meminst = new attention_ln_weigFfa_ram("attention_ln_weigFfa_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);


meminst->reset(reset);
meminst->clk(clk);
}
~attention_ln_weigFfa() {
    delete meminst;
}


};//endmodule
#endif
