{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 15:39:21 2018 " "Info: Processing started: Thu May 24 15:39:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2m_jc -c ps2m_jc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2m_jc -c ps2m_jc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 2 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register c\[9\] register m\[8\] 220.95 MHz 4.526 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 220.95 MHz between source register \"c\[9\]\" and destination register \"m\[8\]\" (period= 4.526 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.005 ns + Longest register register " "Info: + Longest register to register delay is 2.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[9\] 1 REG LCFF_X13_Y5_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 1; REG Node = 'c\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { c[9] } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.366 ns) 1.897 ns m~118 2 COMB LCCOMB_X13_Y4_N12 1 " "Info: 2: + IC(1.531 ns) + CELL(0.366 ns) = 1.897 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 1; COMB Node = 'm~118'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.897 ns" { c[9] m~118 } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.005 ns m\[8\] 3 REG LCFF_X13_Y4_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.005 ns; Loc. = LCFF_X13_Y4_N13; Fanout = 2; REG Node = 'm\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "0.108 ns" { m~118 m[8] } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 23.64 % ) " "Info: Total cell delay = 0.474 ns ( 23.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.531 ns ( 76.36 % ) " "Info: Total interconnect delay = 1.531 ns ( 76.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "2.005 ns" { c[9] m~118 m[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.005 ns" { c[9] m~118 m[8] } { 0.000ns 1.531ns 0.000ns } { 0.000ns 0.366ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 5.509 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 5.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clkin 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { clkin } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.970 ns) 2.824 ns clk1 2 REG LCFF_X27_Y9_N17 1 " "Info: 2: + IC(0.919 ns) + CELL(0.970 ns) = 2.824 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.889 ns" { clkin clk1 } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 4.000 ns clk1~clkctrl 3 COMB CLKCTRL_G6 38 " "Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.176 ns" { clk1 clk1~clkctrl } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 5.509 ns m\[8\] 4 REG LCFF_X13_Y4_N13 2 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 5.509 ns; Loc. = LCFF_X13_Y4_N13; Fanout = 2; REG Node = 'm\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.509 ns" { clk1~clkctrl m[8] } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 46.67 % ) " "Info: Total cell delay = 2.571 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.938 ns ( 53.33 % ) " "Info: Total interconnect delay = 2.938 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.509 ns" { clkin clk1 clk1~clkctrl m[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.509 ns" { clkin clkin~combout clk1 clk1~clkctrl m[8] } { 0.000ns 0.000ns 0.919ns 1.176ns 0.843ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 5.503 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clkin 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { clkin } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.970 ns) 2.824 ns clk1 2 REG LCFF_X27_Y9_N17 1 " "Info: 2: + IC(0.919 ns) + CELL(0.970 ns) = 2.824 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.889 ns" { clkin clk1 } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 4.000 ns clk1~clkctrl 3 COMB CLKCTRL_G6 38 " "Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.176 ns" { clk1 clk1~clkctrl } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.503 ns c\[9\] 4 REG LCFF_X13_Y5_N11 1 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.503 ns; Loc. = LCFF_X13_Y5_N11; Fanout = 1; REG Node = 'c\[9\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.503 ns" { clk1~clkctrl c[9] } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 46.72 % ) " "Info: Total cell delay = 2.571 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.932 ns ( 53.28 % ) " "Info: Total interconnect delay = 2.932 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.503 ns" { clkin clk1 clk1~clkctrl c[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.503 ns" { clkin clkin~combout clk1 clk1~clkctrl c[9] } { 0.000ns 0.000ns 0.919ns 1.176ns 0.837ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.509 ns" { clkin clk1 clk1~clkctrl m[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.509 ns" { clkin clkin~combout clk1 clk1~clkctrl m[8] } { 0.000ns 0.000ns 0.919ns 1.176ns 0.843ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.503 ns" { clkin clk1 clk1~clkctrl c[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.503 ns" { clkin clkin~combout clk1 clk1~clkctrl c[9] } { 0.000ns 0.000ns 0.919ns 1.176ns 0.837ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 35 -1 0 } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 25 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "2.005 ns" { c[9] m~118 m[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.005 ns" { c[9] m~118 m[8] } { 0.000ns 1.531ns 0.000ns } { 0.000ns 0.366ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.509 ns" { clkin clk1 clk1~clkctrl m[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.509 ns" { clkin clkin~combout clk1 clk1~clkctrl m[8] } { 0.000ns 0.000ns 0.919ns 1.176ns 0.843ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.503 ns" { clkin clk1 clk1~clkctrl c[9] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.503 ns" { clkin clkin~combout clk1 clk1~clkctrl c[9] } { 0.000ns 0.000ns 0.919ns 1.176ns 0.837ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "clk1 kbclk clkin 5.521 ns register " "Info: tsu for register \"clk1\" (data pin = \"kbclk\", clock pin = \"clkin\") is 5.521 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.081 ns + Longest pin register " "Info: + Longest pin to register delay is 8.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns kbclk 1 PIN PIN_121 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_121; Fanout = 1; PIN Node = 'kbclk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { kbclk } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.687 ns) + CELL(0.460 ns) 8.081 ns clk1 2 REG LCFF_X27_Y9_N17 1 " "Info: 2: + IC(6.687 ns) + CELL(0.460 ns) = 8.081 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "7.147 ns" { kbclk clk1 } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 17.25 % ) " "Info: Total cell delay = 1.394 ns ( 17.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 82.75 % ) " "Info: Total interconnect delay = 6.687 ns ( 82.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "8.081 ns" { kbclk clk1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.081 ns" { kbclk kbclk~combout clk1 } { 0.000ns 0.000ns 6.687ns } { 0.000ns 0.934ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.520 ns - Shortest register " "Info: - Shortest clock path from clock \"clkin\" to destination register is 2.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clkin 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { clkin } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.520 ns clk1 2 REG LCFF_X27_Y9_N17 1 " "Info: 2: + IC(0.919 ns) + CELL(0.666 ns) = 2.520 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.585 ns" { clkin clk1 } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 63.53 % ) " "Info: Total cell delay = 1.601 ns ( 63.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 36.47 % ) " "Info: Total interconnect delay = 0.919 ns ( 36.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "2.520 ns" { clkin clk1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.520 ns" { clkin clkin~combout clk1 } { 0.000ns 0.000ns 0.919ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "8.081 ns" { kbclk clk1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.081 ns" { kbclk kbclk~combout clk1 } { 0.000ns 0.000ns 6.687ns } { 0.000ns 0.934ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "2.520 ns" { clkin clk1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.520 ns" { clkin clkin~combout clk1 } { 0.000ns 0.000ns 0.919ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin dout\[0\] altsyncram:reduce_or_rtl_0\|altsyncram_u9m:auto_generated\|ram_block1a0~porta_address_reg0 15.383 ns memory " "Info: tco from clock \"clkin\" to destination pin \"dout\[0\]\" through memory \"altsyncram:reduce_or_rtl_0\|altsyncram_u9m:auto_generated\|ram_block1a0~porta_address_reg0\" is 15.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 5.600 ns + Longest memory " "Info: + Longest clock path from clock \"clkin\" to source memory is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clkin 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { clkin } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.970 ns) 2.824 ns clk1 2 REG LCFF_X27_Y9_N17 1 " "Info: 2: + IC(0.919 ns) + CELL(0.970 ns) = 2.824 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.889 ns" { clkin clk1 } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 4.000 ns clk1~clkctrl 3 COMB CLKCTRL_G6 38 " "Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.176 ns" { clk1 clk1~clkctrl } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.835 ns) 5.600 ns altsyncram:reduce_or_rtl_0\|altsyncram_u9m:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X11_Y5 7 " "Info: 4: + IC(0.765 ns) + CELL(0.835 ns) = 5.600 ns; Loc. = M4K_X11_Y5; Fanout = 7; MEM Node = 'altsyncram:reduce_or_rtl_0\|altsyncram_u9m:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.600 ns" { clk1~clkctrl altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_u9m.tdf" "" { Text "E:/ps2m_jc/db/altsyncram_u9m.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.740 ns ( 48.93 % ) " "Info: Total cell delay = 2.740 ns ( 48.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.860 ns ( 51.07 % ) " "Info: Total interconnect delay = 2.860 ns ( 51.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.600 ns" { clkin clk1 clk1~clkctrl altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.600 ns" { clkin clkin~combout clk1 clk1~clkctrl altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.919ns 1.176ns 0.765ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_u9m.tdf" "" { Text "E:/ps2m_jc/db/altsyncram_u9m.tdf" 44 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.523 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:reduce_or_rtl_0\|altsyncram_u9m:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y5; Fanout = 7; MEM Node = 'altsyncram:reduce_or_rtl_0\|altsyncram_u9m:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_u9m.tdf" "" { Text "E:/ps2m_jc/db/altsyncram_u9m.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns altsyncram:reduce_or_rtl_0\|altsyncram_u9m:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'altsyncram:reduce_or_rtl_0\|altsyncram_u9m:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "3.761 ns" { altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|q_a[0] } "NODE_NAME" } "" } } { "db/altsyncram_u9m.tdf" "" { Text "E:/ps2m_jc/db/altsyncram_u9m.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(3.246 ns) 9.523 ns dout\[0\] 3 PIN PIN_144 0 " "Info: 3: + IC(2.516 ns) + CELL(3.246 ns) = 9.523 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'dout\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.762 ns" { altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|q_a[0] dout[0] } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.007 ns ( 73.58 % ) " "Info: Total cell delay = 7.007 ns ( 73.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.516 ns ( 26.42 % ) " "Info: Total interconnect delay = 2.516 ns ( 26.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "9.523 ns" { altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|q_a[0] dout[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.523 ns" { altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|q_a[0] dout[0] } { 0.000ns 0.000ns 2.516ns } { 0.000ns 3.761ns 3.246ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.600 ns" { clkin clk1 clk1~clkctrl altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.600 ns" { clkin clkin~combout clk1 clk1~clkctrl altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.919ns 1.176ns 0.765ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "9.523 ns" { altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|q_a[0] dout[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.523 ns" { altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|ram_block1a0~porta_address_reg0 altsyncram:reduce_or_rtl_0|altsyncram_u9m:auto_generated|q_a[0] dout[0] } { 0.000ns 0.000ns 2.516ns } { 0.000ns 3.761ns 3.246ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "m\[3\] check clkin -1.671 ns register " "Info: th for register \"m\[3\]\" (data pin = \"check\", clock pin = \"clkin\") is -1.671 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 5.503 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to destination register is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clkin 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { clkin } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.970 ns) 2.824 ns clk1 2 REG LCFF_X27_Y9_N17 1 " "Info: 2: + IC(0.919 ns) + CELL(0.970 ns) = 2.824 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 1; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.889 ns" { clkin clk1 } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 4.000 ns clk1~clkctrl 3 COMB CLKCTRL_G6 38 " "Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = CLKCTRL_G6; Fanout = 38; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.176 ns" { clk1 clk1~clkctrl } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.503 ns m\[3\] 4 REG LCFF_X12_Y5_N7 3 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.503 ns; Loc. = LCFF_X12_Y5_N7; Fanout = 3; REG Node = 'm\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "1.503 ns" { clk1~clkctrl m[3] } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 46.72 % ) " "Info: Total cell delay = 2.571 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.932 ns ( 53.28 % ) " "Info: Total interconnect delay = 2.932 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.503 ns" { clkin clk1 clk1~clkctrl m[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.503 ns" { clkin clkin~combout clk1 clk1~clkctrl m[3] } { 0.000ns 0.000ns 0.919ns 1.176ns 0.837ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.480 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns check 1 PIN PIN_24 37 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_24; Fanout = 37; PIN Node = 'check'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "" { check } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.231 ns) + CELL(0.206 ns) 7.372 ns m~113 2 COMB LCCOMB_X12_Y5_N6 1 " "Info: 2: + IC(6.231 ns) + CELL(0.206 ns) = 7.372 ns; Loc. = LCCOMB_X12_Y5_N6; Fanout = 1; COMB Node = 'm~113'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "6.437 ns" { check m~113 } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.480 ns m\[3\] 3 REG LCFF_X12_Y5_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.480 ns; Loc. = LCFF_X12_Y5_N7; Fanout = 3; REG Node = 'm\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "0.108 ns" { m~113 m[3] } "NODE_NAME" } "" } } { "ps2m_jc.v" "" { Text "E:/ps2m_jc/ps2m_jc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 16.70 % ) " "Info: Total cell delay = 1.249 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.231 ns ( 83.30 % ) " "Info: Total interconnect delay = 6.231 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "7.480 ns" { check m~113 m[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.480 ns" { check check~combout m~113 m[3] } { 0.000ns 0.000ns 6.231ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "5.503 ns" { clkin clk1 clk1~clkctrl m[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.503 ns" { clkin clkin~combout clk1 clk1~clkctrl m[3] } { 0.000ns 0.000ns 0.919ns 1.176ns 0.837ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ps2m_jc" "UNKNOWN" "V1" "E:/ps2m_jc/db/ps2m_jc.quartus_db" { Floorplan "E:/ps2m_jc/" "" "7.480 ns" { check m~113 m[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.480 ns" { check check~combout m~113 m[3] } { 0.000ns 0.000ns 6.231ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 15:39:21 2018 " "Info: Processing ended: Thu May 24 15:39:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
