Start Snps Version Data
CSgfxDisplay
2
CSgfxInstShape
2
CSgfxSymbolShape
6
CSgfxSheet
3
CSheAddPrimCircleOp
2
CSheAddPrimRectOp
2
CSheAddPrimPolylineOp
2
CSheDesign
6
CSheSheet
3
CSheSheetGroup
2
CSheCell
2
CSheState
2
CSheNet
2
CSheTransArcRelText
2
CSheTextInstSpecData
2
CShePin
2
CSheSymbolEditPin
2
CSheSymbol
4
CSheIntf
3
CShePrimCircle
2
CShePrimRect
2
CShePrimPolyline
2
CSheSCPin
2
CSheSCPortPin
2
CSheSCSymbolEditPin
2
CSheSCIntfPin
2
CSgfxKDTreeLayer
5
EgDBCell
2
EgDBCsdf
3
EgDBHierSystemC
2
EgDBImpl
6
EgDBInstInfo
4
EgDBIntfPort
5
EgDBModel
7
EgDBPage
2
EgDBParameter
2
EgDBPlainSystemC
2
EgDBPort
2
EgDBPrimImpl
2
EgDBPrimModel
2
EgDBPrimSystemC
3
EgDBSds
2
EgDBSymbol
2
End Snps Version Data
<MODEL>
2147483655
1
<type>
11
</type>
<ver>

</ver>
<ts>
1015627891
1047683218
1059597943
</ts>
<desc>
\
This is the example test design for the ARM926 DesignWare Processor Model.

This example design supports 8, 16, and 32 bit reads and writes, and nIRQ, 
nFIQ, and nRESET interrupts. It contains the following modules:
 
     Instance Name       Purpose
	 =============       =======
	 arm926       -      Processor Model.
     ibus         -      Instruction Bus - bus for the processor instruction bus.
	 dbus         -      Data Bus - bus for procssor data bus.
	 ICM1         -      Interconnect Matrix - arbitration block for allowing the
	                     data and instruction bus of the processor to share the
						 same range in memory, in this case program memory.
	 ProgMem      -      Program Memory - memory that holds the ARM target code. 
	                     Target code is copied to and read from this location via 
						 the ARM debugger and CCM. Address range 0x0 - 0x1ffff.
     StackMem     -      Stack Memory - memory the arm926 processor needs for stack 
	                     accesses. Address range 0x10000000 - 0x1000ffff.
     DataMem      -      Data Memory - Memory location for testing basic reads and 
	                     writes.  Address range 0x90000000 - 0x900003ff.
     IntrGen      -      Interrupt Generator - Target code writes to this module 
	                     when testing interrupts. Address range 0xb0000000 - 0xb00003ff. See module description
						 for bit assignments.
     Itcm         -      Instruction Tightly Coupled Memory - Memory for Instruction 
	                     TCM. Address range is 4K starting at address 0xff000.
     Dtcm         -      Data Tightly Coupled Memory - Memory for Data TCM. Address 
	                     range is 4K starting at address 0x20000.
							 

A configuration control file (examples.scf) is located at 
dw_arm_processors_sc/dw_arm_processors_examples. It can
be used to modify all design parameters from their default
design values.  These include changing which of several ARM debuggers to
use, the endianism of the design (big or little),
to preload a target program file into program memory, to 
set wait states on memory modules, and to turn on and off 
System Studio monitor tracing.


Example pre-compiled ARM target code, named "examples.axf",  
is located at:

    dw_arm_processors_sc/dw_arm_processors_examples/arm926_target

This target code performs basic read/writes and asserts the
nIRQ, nFIQ, and nRESET interrupts.

To load and run the software:

1) Start the simulation from the simulation control panel, in
   either -pause mode or non-pause mode. If -pause mode is used
   you will have to continue simulation with the pause/continue
   simulation button at the appropriate time.
   
2) When the simulation is correctly launched, ARM's debugger 
   will appear. When ARM's debugger is fully launched (the ARM
   debugger's "Execution Window" shows memory locations starting from 0x0), 
   load the arm926_target/examples.axf image via the following 
   pull down window of the ARM debugger:

        File->Load Image

   You will have to navigate to the target binary location to load it.

3) Once the target code is loaded into the ARM debugger, breakpoints can be set at 
   different locations in this target code. To run or continue the
   the target program simply type "go" at the "Debug:" prompt in the 
   "Command Window" of the ARM debugger, or by using the "Go" button on the ARM
   debugger's toolbar.
   
   Below is a list of function names where break points can be set:
      main       - main function of program
      ram8test   - test for 8 bit memory accesses
      ram16test  - test for 16 bit memory accesses.
      ram32test  - test for 32 bit memory accesses.
      irqtest    - nIRQ interrupt test. Program will jump to the 
	               irq_hndlr when an IRQ interrupt occurs.
      fiqtest    - nFIQ interrupt test. Program will jump to the 
	               fiq_hndlr when an FIQ interrupt occurs.
      irq_hndlr  - nIRQ interrupt handler. Program execution will 
	               jump to this handler when an IRQ interrupt occurs 
				   (part of irqtest).
      fiq_hndlr  - nFIQ interrupt handler. Program execution will jump 
	               to this handler when an FIQ interrupt occurs 
				   (part of fiqtest).
      dataaborttest - test for data abort handling (program will jump 
	                  to the DABORTHandler() when a data abort occurs).
      DABORTHandler - Data Abort interrupt handler (program execution 
	                  will jump to this handler when a data abort occurs 
					  (part of the dataaborttest). NOTE: The debugger will
					  issue a data abort error message in the Command Window
					  when a Data Abort occurs.  Just continue of step through
					  the program to get through the data abort interrupt handler.
      resettest     - test for reset. The target program will jump to 
	                  the RESETHandler when a reset is detected.
      RESETHandler  - nRESET interrupt handler. Program execution jumps 
	                  to this handler when a reset is detected.Continuing to 
					  step through the code will show that the RESETHandler was hit.


4) Once a breakpoint is hit, you can step through the code by either typing
   "step" at the "Debug:" prompt in the Command Window, or using the 
    ARM debugger's GUI step buttons.

For more information about running the ARM debugger and running the simulation, 
please see the supplied documentation at dw_arm_processors_sc/doc
\
</desc>
<s_desc>
Arm926 Basic Test Design
</s_desc>
<header>

</header>
<source>

</source>
<class>
<STR_ARRAY>
0
0
</STR_ARRAY>
</class>
<base>
0


</base>
<params>
24
<PARAM>
2147483650
2
<name>
ProgMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Low address of memory address range.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
2 </PARAM>
<PARAM>
2147483650
3
<name>
ProgMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
High address of memory adddress range
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x1ffff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
3 </PARAM>
<PARAM>
2147483650
4
<name>
ProgMemImageFile
</name>
<data_type>
sc_string
</data_type>
<desc>
File name for initialization of memory
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
""
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
4 </PARAM>
<PARAM>
2147483650
5
<name>
ProgName
</name>
<data_type>
sc_string
</data_type>
<desc>
ProgName is the name of the Arm-compiled target application
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
""
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
5 </PARAM>
<PARAM>
2147483650
6
<name>
BigEndian
</name>
<data_type>
bool
</data_type>
<desc>
BigEndian==true will invoke armsd in big endian byte order.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
6 </PARAM>
<PARAM>
2147483650
7
<name>
Debugger
</name>
<data_type>
sc_string
</data_type>
<desc>
Select armsd, axd, or a user-created script to launch an Arm debugger
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
"axd"
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
7 </PARAM>
<PARAM>
2147483650
8
<name>
DoTrace
</name>
<data_type>
bool
</data_type>
<desc>

</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
8 </PARAM>
<PARAM>
2147483650
9
<name>
ICM_Configuration
</name>
<data_type>
sc_string
</data_type>
<desc>
Path to the interconnect matrix configuration file.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
"${DW_ARM_SC}/dw_arm_processors_examples/arm926ejs_icm.am"
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
9 </PARAM>
<PARAM>
2147483650
10
<name>
ProgMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
10 </PARAM>
<PARAM>
2147483650
11
<name>
ProgMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer                   
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
11 </PARAM>
<PARAM>
2147483650
12
<name>
StackMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
12 </PARAM>
<PARAM>
2147483650
13
<name>
StackMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
13 </PARAM>
<PARAM>
2147483650
14
<name>
StackMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Stack memory low address
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x10000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
14 </PARAM>
<PARAM>
2147483650
15
<name>
StackMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Stack memory High address
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x1000ffff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
15 </PARAM>
<PARAM>
2147483650
16
<name>
DataMemReadWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
16 </PARAM>
<PARAM>
2147483650
17
<name>
DataMemWriteWaitStates
</name>
<data_type>
int
</data_type>
<desc>
\
This parameter specifies the number of data cycle wait
states to complete a data transfer.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
17 </PARAM>
<PARAM>
2147483650
18
<name>
DataMemStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Data memory low address
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x90000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
18 </PARAM>
<PARAM>
2147483650
19
<name>
DataMemEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Data memory high address
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0x900003ff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
19 </PARAM>
<PARAM>
2147483650
20
<name>
IntrGenStartAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Interrupt Generator low address
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0xb0000000
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
20 </PARAM>
<PARAM>
2147483650
21
<name>
IntrGenEndAddr
</name>
<data_type>
unsigned int
</data_type>
<desc>
Interrupt Generator high address
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0xb00003ff
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
21 </PARAM>
<PARAM>
2147483650
22
<name>
TraceStartTime
</name>
<data_type>
double
</data_type>
<desc>
Start time of the file trace.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0.0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
22 </PARAM>
<PARAM>
2147483650
23
<name>
TraceEndTime
</name>
<data_type>
double
</data_type>
<desc>
\
End time of the file trace. To disable the trace end time enter
a value less than zero.
\
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
0.0
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
23 </PARAM>
<PARAM>
2147483650
24
<name>
ibus_ratio
</name>
<data_type>
int
</data_type>
<desc>
clock ratio for ibus hclk.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
1
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
24 </PARAM>
<PARAM>
2147483650
25
<name>
dbus_ratio
</name>
<data_type>
int
</data_type>
<desc>
clock ratio for dbus hclk.
</desc>
<type>
5
</type>
<inherited>
0
</inherited>
<def_val>
<STR_ARRAY>
0
1
1
</STR_ARRAY>
</def_val>
<attrs>
0
</attrs>
25 </PARAM>
<MAP_S2O>
0
24
ibus_ratio
#24
TraceEndTime
#23
ProgMemReadWaitStates
#10
StackMemStartAddr
#14
DataMemWriteWaitStates
#17
DoTrace
#8
Debugger
#7
TraceStartTime
#22
ICM_Configuration
#9
ProgName
#5
dbus_ratio
#25
IntrGenStartAddr
#20
StackMemWriteWaitStates
#13
StackMemReadWaitStates
#12
IntrGenEndAddr
#21
ProgMemStartAddr
#2
DataMemStartAddr
#18
ProgMemImageFile
#4
DataMemReadWaitStates
#16
ProgMemEndAddr
#3
BigEndian
#6
StackMemEndAddr
#15
ProgMemWriteWaitStates
#11
DataMemEndAddr
#19
</MAP_S2O>
</params>
<constructor>
<STR_ARRAY>
0
1
DW_arm926_example(sc_module_name name_)
</STR_ARRAY>
</constructor>
<protected_constructor>
<STR_ARRAY>
0
0
</STR_ARRAY>
</protected_constructor>
<private_constructor>
<STR_ARRAY>
0
0
</STR_ARRAY>
</private_constructor>
<intfgate>
0
</intfgate>
<syms>
<CSheDesign>
2147483654
26
1
0
1
1
1
1
1
1
1
1

3
1
0
<OB_LIST>
0
0
</OB_LIST>

0

0

0

0
<OB_LIST>
0
0
</OB_LIST>
<CSheIntf>
2147483651
27



0
0
1
0

<OB_ARRAY>
0
0
</OB_ARRAY>
#0
#26
<OB_LIST>
0
2
<SYMBOL>
2147483650
28

__df_sym__

1


0

3
700000000
0
200000001
0
200000002
1
3
2
-5120 -2560
-5120 2560
2
5120 -2560
5120 2560
0
0
0
0
0
-5120 -3072 5120 3072
0
0
3
0
0
0
0
1
9
-5120 -2560
-4608 -3072
4608 -3072
5120 -2560
5120 2560
4608 3072
-4608 3072
-5120 2560
-5120 -2560
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#26
<ts>
1015438538
</ts>
0
0
28 </SYMBOL>
<SYMBOL>
2147483650
29

__fsm_sym__

1


0

1
100000000
0
1
0
0
0
1
0 0 10240 10240
0
0
0
0 0 10240 10240
0
0
1
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#26
<ts>
1015438538
</ts>
1
0
29 </SYMBOL>
</OB_LIST>
27 </CSheIntf>
#0
#0
#0
#0
26 </CSheDesign>
__df_sym__
__fsm_sym__
</syms>
<attrs>
0
</attrs>
<impl>
<SCHIERARCHICAL_MODEL>
2147483650
30
<desc>

</desc>
<model>
#1
</model>
<lib_r>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lib_r>
<lib_r_d>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lib_r_d>
<src_r>
<STR_ARRAY>
0
0
</STR_ARRAY>
</src_r>
<locals>
<MAP_S2O>
0
0
</MAP_S2O>
</locals>
<locals_idx>
0
</locals_idx>
<attr>
0
</attr>
<cflags_keys>
<STR_ARRAY>
0
5
gccsparcOS5|debug
sparcOS5|debug
sparcOS5|optimized
gccsparcOS5|optimized
sparcOS5|customized
</STR_ARRAY>
</cflags_keys>
<cflags_values>
<STR_ARRAY>
0
5
-DMONITOR
-D_REENTRANT
-D_REENTRANT
-DNDEBUG
-D_REENTRANT
</STR_ARRAY>
</cflags_values>
<lflags_keys>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lflags_keys>
<lflags_values>
<STR_ARRAY>
0
0
</STR_ARRAY>
</lflags_values>
<cmode>
2
</cmode>
<headermmt_keys>
<STR_ARRAY>
0
345
355
311
300
289
278
267
256
245
234
223
212
201
179
146
135
99
88
77
66
11
44
55
102
124
113
33
157
168
22
322
333
344
312
301
279
268
257
246
235
224
213
202
169
147
136
89
78
67
12
45
56
103
125
114
34
158
323
23
334
345
24
313
302
269
258
247
236
225
214
203
148
137
79
68
57
13
46
104
126
115
35
159
324
335
346
58
303
259
248
237
226
215
204
36
69
14
47
105
25
116
127
138
149
314
325
336
347
348
304
249
238
227
216
205
139
59
15
26
37
48
106
117
128
315
326
337
349
305
228
239
217
206
16
27
38
49
107
118
129
316
327
338
306
218
207
190
108
28
39
17
119
229
317
328
339
307
290
219
208
191
180
109
29
18
318
329
308
291
280
209
192
181
170
90
19
319
309
292
281
270
193
182
171
91
80
160
293
282
271
260
194
183
92
81
70
150
161
172
294
283
261
250
195
184
93
82
71
60
140
151
162
173
272
350
295
284
262
251
240
196
185
94
83
61
50
72
130
141
152
163
174
273
351
296
285
274
263
252
241
197
186
175
95
84
73
62
40
51
120
131
142
164
153
230
340
352
297
286
275
264
253
242
231
220
198
187
176
154
85
96
74
63
30
41
52
110
121
132
143
165
330
341
353
298
287
276
265
254
243
232
221
210
199
188
177
100
97
86
75
64
53
31
42
111
122
133
144
20
155
166
320
331
342
354
310
299
288
277
266
255
244
233
222
211
200
189
178
32
101
98
87
76
65
54
112
123
134
145
43
156
21
167
321
332
343
</STR_ARRAY>
</headermmt_keys>
<headermmt_values>
<STR_ARRAY>
0
345
interface /dbus_ratio
interface /ProgMemEndAddr
open dw_amba_ahb/DW_ahb_tlm
open dw_amba_ahb/DW_AHB_Monitor
schematic /nFIQ
schematic /C156
interface /dbus_ratio
interface /ibus_ratio
interface /DataMemStartAddr
interface /StackMemEndAddr
interface /StackMemStartAddr
interface /ICM_Configuration
interface /Debugger
schematic /nIRQ
schematic /C154
interface /ICM_Configuration
interface /ProgMemReadWaitStates
interface /BigEndian
interface /SharedMemLowAddr
open dw_amba_ahb/DW_AHB_Arbiter
schematic /C150
schematic /High1
interface /SharedMemDoTrace
interface /ProgMemStartAddr
interface /DoTrace
schematic /C148
open dw_arm_processors_aux/DW_TCMemory
interface /ProgMemStartAddr
open dw_amba_ahb/DW_AHB_Monitor
interface /ICM_Configuration
interface /StackMemStartAddr
interface /IntrGenStartAddr
interface /ProgMemImageFile
open dw_amba_ahb/DW_ahb_tlm
schematic /nIRQ
schematic /C176
schematic /C154
interface /TraceStartTime
interface /IntrGenEndAddr
interface /DataMemEndAddr
interface /StackMemReadWaitStates
interface /StackMemStartAddr
interface /ProgMemStartAddr
interface /ProgMemReadWaitStates
interface /BigEndian
interface /ProgName
interface /SharedMemBigEndian
interface /SharedMemLowAddr
open arm926_aux/TCM_Memory
schematic /C151
schematic /INITRAM
interface /StackMemStartAddr
interface /ProgMemStartAddr
interface /DataMemWriteWaitStates
schematic /C148
open source_sc/ConstGen
interface /ICM_Configuration
open dw_amba_ahb/DW_AHB_Arbiter
interface /StackMemEndAddr
interface /IntrGenStartAddr
open dw_amba_ahb/DW_AHB_Decoder
interface /ProgMemImageFile
open dw_amba_ahb/DW_AHB_Arbiter
schematic /C177
schematic /C155
schematic /C150
schematic /C152
interface /IntrGenEndAddr
interface /DataMemReadWaitStates
interface /StackMemWriteWaitStates
interface /ProgMemReadWaitStates
interface /BigEndian
interface /SharedMemLowAddr
interface /ProgMemEndAddr
schematic /Low1
open dw_amba_ahb/DW_AHB_Monitor
schematic /C152
interface /SharedMemDoTrace
interface /IntrGenEndAddr
interface /StackMemWriteWaitStates
schematic /C149
interface /StackMemWriteWaitStates
interface /ProgMemReadWaitStates
interface /StackMemEndAddr
interface /IntrGenEndAddr
schematic /Low2
open dw_amba_ahb/DW_AHB_Decoder
schematic /C148
interface /dbus_ratio
interface /DataMemEndAddr
interface /DataMemStartAddr
interface /StackMemEndAddr
interface /StackMemWriteWaitStates
schematic /C150
interface /SharedMemHighAddr
open dw_amba_ahb/DW_AHB_Arbiter
schematic /C153
interface /ProgName
open dw_amba_ahb/DW_AHB_Memory
interface /flalse
interface /ProgMemEndAddr
schematic /C164
schematic /C153
interface /ProgName
interface /ProgMemReadWaitStates
interface /DataMemReadWaitStates
interface /IntrGenEndAddr
interface /TraceStartTime
open dw_arm_processors_aux/DW_IntrGen
schematic /C152
interface /TraceStartTime
interface /DataMemReadWaitStates
interface /DataMemStartAddr
interface /ProgMemReadWaitStates
interface /Debugger
schematic /VINITHI
open dw_amba_ahb/DW_AHB_Decoder
open dw_arm_processors_aux/DW_TCMemory
schematic /C151
schematic /C154
interface /StackMemEndAddr
interface /DataMemStartAddr
interface /ProgMemEndAddr
interface /ProgName
interface /ProgMemWriteWaitStates
interface /DataMemReadWaitStates
interface /TraceStartTime
interface /ProgMemImageFile
schematic /C148
schematic /C155
interface /StackMemWriteWaitStates
interface /StackMemStartAddr
open dw_amba_ahb/DW_AHB_Memory
open dw_amba_ahb/DW_ahb_icm_tlm
schematic /C152
schematic /C155
interface /ProgMemWriteWaitStates
interface /StackMemStartAddr
schematic /C148
interface /BigEndian
interface /ProgMemWriteWaitStates
interface /DataMemWriteWaitStates
interface /ProgName
interface /DataMemWriteWaitStates
interface /StackMemStartAddr
interface /DoTrace
interface /BigEndian
open source_sc/ConstGen
schematic /C153
open dw_arm_processors_aux/DW_TCMemory
schematic /C148
interface /DataMemEndAddr
interface /BigEndian
interface /StackMemReadWaitStates
interface /DataMemWriteWaitStates
interface /ProgName
open dw_amba_ahb/DW_AHB_Arbiter
interface /DataMemReadWaitStates
interface /StackMemStartAddr
interface /ProgName
interface /ProgMemImageFile
interface /BigEndian
open dw_arm_processors/DW_arm926ejs
open dw_amba_ahb/DW_ahb_icm_tlm
interface /Debugger
interface /StackMemReadWaitStates
interface /ProgMemStartAddr
open dw_amba_ahb/DW_AHB_Decoder
schematic /nRESET
interface /ProgMemWriteWaitStates
interface /ProgMemReadWaitStates
interface /BigEndian
interface /ProgMemImageFile
interface /SharedMemBigEndian
open source_sc/ConstGen
interface /Debugger
interface /ProgMemStartAddr
open dw_amba_ahb/DW_ahb_icm_tlm
open dw_amba_ahb/DW_AHB_Arbiter
schematic /C178
interface /ICM_Configuration
interface /ProgMemStartAddr
interface /ProgMemEndAddr
interface /SharedMemDoTrace
interface /Debugger
interface /StackMemWriteWaitStates
open dw_arm_processors_aux/DW_TCMemory
open dw_amba_ahb/DW_AHB_Decoder
schematic /C179
schematic /C149
interface /BigEndian
interface /ProgName
interface /ProgMemWriteWaitStates
interface /DoTrace
interface /SharedMemHighAddr
open dw_amba_ahb/DW_AHB_Arbiter
open source_sc/ConstGen
interface /ProgMemEndAddr
open source_sc/ConstGen
open dw_arm_processors_aux/HClkGen
schematic /C150
interface /TraceEndTime
interface /ProgMemWriteWaitStates
interface /Debugger
interface /SharedMemReadWaitStates
interface /SharedMemHighAddr
interface /ProgMemImageFile
schematic /clock
interface /Debugger
interface /ProgMemWriteWaitStates
interface /StackMemStartAddr
interface /ProgName
schematic /High1
interface /TraceEndTime
open source_sc/ConstGen
open dw_amba_ahb/DW_AHB_Monitor
schematic /C151
schematic /C148
interface /IntrGenStartAddr
interface /ProgMemWriteWaitStates
interface /ProgMemEndAddr
interface /SharedMemReadWaitStates
interface /ProgMemEndAddr
schematic /nFIQ
schematic /C156
interface /SharedMemImageFile
interface /ProgMemImageFile
interface /DoTrace
interface /ProgMemWriteWaitStates
interface /StackMemStartAddr
interface /ProgMemStartAddr
schematic /INITRAM
interface /TraceEndTime
open dw_amba_ahb/DW_AHB_Memory
open dw_amba_ahb/DW_AHB_Arbiter
schematic /Low1
schematic /C152
schematic /C149
schematic /C149
interface /Debugger
interface /BigEndian
interface /ProgMemImageFile
interface /Debugger
interface /ICM_Configuration
interface /SharedMemImageFile
schematic /nIRQ
schematic /C154
schematic /C176
interface /DataMemEndAddr
interface /ProgMemImageFile
schematic /Low2
interface /ProgMemStartAddr
open dw_arm_processors_aux/DW_TCMemory
interface /IntrGenEndAddr
interface /DataMemStartAddr
interface /ibus_ratio
open source_sc/ConstGen
open dw_amba_ahb/DW_AHB_Decoder
schematic /Low2
schematic /C153
interface /ibus_ratio
interface /TraceEndTime
interface /DataMemWriteWaitStates
interface /StackMemStartAddr
interface /DoTrace
interface /ICM_Configuration
interface /BigEndian
open dw_amba_ahb/DW_AHB_Arbiter
interface /SharedMemImageFile
interface /StackMemReadWaitStates
interface /ProgName
schematic /nRESET
open dw_amba_ahb/DW_ahb_tlm
schematic /C155
schematic /C177
interface /DataMemReadWaitStates
interface /StackMemEndAddr
schematic /C151
interface /ICM_Configuration
interface /StackMemEndAddr
interface /StackMemWriteWaitStates
interface /DataMemStartAddr
interface /ibus_ratio
open dw_amba_ahb/DW_AHB_Memory
open dw_amba_ahb/DW_AHB_Memory
schematic /VINITHI
schematic /C154
schematic /C151
interface /IntrGenEndAddr
interface /IntrGenStartAddr
interface /DataMemStartAddr
interface /StackMemEndAddr
interface /StackMemReadWaitStates
interface /ProgMemImageFile
interface /ProgMemEndAddr
interface /StackMemWriteWaitStates
interface /SharedMemWriteWaitStates
interface /ProgMemImageFile
interface /SharedMemBigEndian
interface /SharedMemLowAddr
schematic /C178
open dw_arm_processors_aux/DW_IntrGen
schematic /C148
interface /StackMemReadWaitStates
schematic /C150
interface /ProgName
interface /ICM_Configuration
open dw_arm_processors_aux/HClkGen
interface /StackMemReadWaitStates
interface /StackMemEndAddr
interface /DoTrace
interface /StackMemWriteWaitStates
interface /DataMemEndAddr
interface /dbus_ratio
interface /ProgMemEndAddr
open dw_arm_processors/DW_arm926ejs
open dw_arm_processors_aux/DW_TCMemory
schematic /clock
schematic /C155
schematic /C152
schematic /C152
interface /TraceStartTime
interface /IntrGenStartAddr
interface /StackMemEndAddr
interface /StackMemReadWaitStates
interface /Debugger
interface /ProgName
schematic /C148
interface /SharedMemReadOnly
interface /SharedMemWriteWaitStates
interface /SharedMemImageFile
interface /SharedMemBigEndian
interface /ProgMemStartAddr
schematic /C179
interface /Debugger
interface /IntrGenStartAddr
interface /ProgName
schematic /nFIQ
schematic /C149
interface /StackMemReadWaitStates
open dw_arm_processors_aux/HClkGen
interface /ProgMemEndAddr
interface /DoTrace
interface /StackMemStartAddr
interface /DataMemEndAddr
</STR_ARRAY>
</headermmt_values>
<sourcemmt_keys>
<STR_ARRAY>
0
293
245
201
179
168
102
99
66
3
22
33
44
55
77
88
113
124
135
146
157
223
212
234
11
267
278
256
289
246
202
169
158
103
67
4
12
23
34
45
56
78
89
114
125
136
147
224
213
235
268
279
257
247
203
159
115
5
13
24
35
46
57
79
68
104
126
137
148
214
225
236
269
258
248
204
116
6
14
25
36
58
47
69
105
127
138
149
215
226
237
259
249
205
117
7
15
37
59
26
48
106
128
139
216
227
238
239
206
118
8
16
27
38
49
107
129
217
228
207
17
28
39
9
108
119
190
218
229
208
180
18
29
109
191
219
290
291
209
192
181
170
19
90
280
292
193
182
171
160
91
80
270
281
293
194
183
172
161
92
81
70
150
260
271
282
294
250
195
184
173
162
93
82
60
71
140
151
261
272
283
240
196
185
174
163
94
83
50
61
72
130
141
152
251
262
273
284
241
197
186
175
164
95
40
51
62
73
84
120
131
142
153
230
252
263
274
285
242
198
187
176
165
96
30
41
52
63
74
85
110
121
132
143
154
220
231
253
264
275
286
243
210
199
188
177
166
100
97
20
31
42
53
64
75
86
111
122
133
144
155
221
232
254
265
276
287
244
200
178
167
101
98
21
32
43
54
65
76
87
2
112
10
123
134
145
156
189
222
211
233
255
266
277
288
</STR_ARRAY>
</sourcemmt_keys>
<sourcemmt_values>
<STR_ARRAY>
0
293
schematic /dbus/hresetn
schematic /intr_gen1/DisableMonitor
schematic /icm_arbiter/AHB_FULL_INCR
schematic /dbus/MonitorDelay
schematic /IBarbiter/CombinatoricMode
schematic /IBarbiter/DoTrace
schematic /Dtcm/ReadWaitStates
open dw_amba_ahb/DW_AHB_Arbiter
schematic /DBUSMonitor/SignalTrace
schematic /DBUSMonitor/#
schematic /DBarbiter/CombinatoricMode
schematic /DataMem/WriteWaitStates
schematic /IBUSMonitor/MonitorTrace
schematic /IBUSMonitor/FileTraceTimeUnit
schematic /Itcm/ReadWaitStates
schematic /LowGen1/ConstValue
schematic /ProgMem/ReadOnly
schematic /StackMem/SlaveID
schematic /StackMem/#
schematic /ibus/hclk
schematic /IBarbiter/ahb_wt_mask
schematic /ICM1/slave_port
open source_sc/ConstGen
schematic /intr_gen1/nIRQ
schematic /Dtcm
schematic /LowGen1/Out
schematic /arm926
schematic /ibus/hresetn
schematic /intr_gen1/DisableMonitor
schematic /dbus/#
schematic /arm926/MasterIDibiu
schematic /IBarbiter/#
schematic /Dtcm/WriteWaitStates
open dw_arm_processors_aux/HClkGen
open dw_arm_processors/DW_arm926ejs
schematic /DBUSMonitor/StatisticsTrace
schematic /DBarbiter/SlaveID
schematic /DBarbiter/CombinatoricMode
schematic /DataMem/ReadOnly
schematic /IBUSMonitor/SignalTrace
schematic /IBUSMonitor/FileTraceTimeUnit
schematic /Itcm/WriteWaitStates
schematic /LowGen1/#
schematic /ProgMem/ReadOnly
schematic /StackMem/ReadWaitStates
schematic /ClockGen/IBusHClk
schematic /IBarbiter/ahbarbint
schematic /dbus/decoder_port
schematic /arm926/nRESET
schematic /IBUSMonitor
schematic /icm_arbiter/pause
schematic /IBdecoder/remap_n
schematic /intr_gen1/DoTrace
schematic /arm926/MasterIDibiu
schematic /Itcm/WriteWaitStates
open dw_amba_ahb/DW_AHB_Monitor
open dw_amba_ahb/DW_ahb_tlm
schematic /DBUSMonitor/StatisticsTrace
schematic /DBarbiter/SlaveID
schematic /DBarbiter/#
schematic /DataMem/ReadOnly
schematic /IBUSMonitor/SignalTrace
schematic /Dtcm/WriteWaitStates
schematic /IBdecoder/DoTrace
schematic /LowGen2/ConstValue
schematic /ProgMem/DisableMonitor
schematic /StackMem/ReadWaitStates
schematic /icm_arbiter/ahb_wt_aps
schematic /intr_gen1/clk
schematic /dbus/arbiter_port
schematic /intr_gen1/nRESET
schematic /IBarbiter/pause
schematic /StackMem/hresetn
schematic /intr_gen1/DoTrace
schematic /Itcm/ReadOnly
open dw_amba_ahb/DW_AHB_Arbiter
open dw_arm_processors_aux/DW_IntrGen
schematic /DBUSMonitor/StatisticsInterval
schematic /DBarbiter/AHB_FULL_INCR
schematic /DataMem/DisableMonitor
schematic /DBdecoder/DoTrace
schematic /Dtcm/ReadOnly
schematic /IBdecoder/DoTrace
schematic /LowGen2/ConstValue
schematic /ProgMem/DisableMonitor
schematic /StackMem/WriteWaitStates
schematic /icm_arbiter/ahb_wt_mask
schematic /dbus/hclk
schematic /ibus/arbiter_port
schematic /LowGen2/Out
schematic /icm_decoder/remap_n
schematic /intr_gen1/#
schematic /Itcm/ReadOnly
open dw_amba_ahb/DW_AHB_Decoder
schematic /DBUSMonitor/MonitorTrace
schematic /DBarbiter/AHB_FULL_INCR
schematic /DataMem/DisableMonitor
schematic /DBUSMonitor/StatisticsInterval
schematic /DBdecoder/DoTrace
schematic /IBdecoder/#
schematic /LowGen2/#
schematic /ProgMem/DoTrace
schematic /icm_arbiter/ahbarbint
schematic /ClockGen/DBusHClk
schematic /ibus/decoder_port
schematic /dbus/slave_port
schematic /DBarbiter/ahb_wt_aps
schematic /Itcm/DoTrace
open dw_amba_ahb/DW_AHB_Memory
schematic /DBUSMonitor/MonitorTrace
schematic /DBUSMonitor/FileTraceStartTime
schematic /DBarbiter/EBTEN
schematic /DBdecoder/#
schematic /ICM1/SlaveID
schematic /ProgMem/SlaveID
schematic /DBUSMonitor/p
schematic /arm926/ibiu
schematic /arm926/dtcm
schematic /DBUSMonitor/MonitorTrace
schematic /DBUSMonitor/FileTraceStartTime
schematic /DBarbiter/EBTEN
open dw_arm_processors_aux/DW_TCMemory
schematic /ICM1/SlaveID
schematic /Itcm/DoTrace
schematic /icm_decoder/DoTrace
schematic /arm926/dbiu
schematic /IBUSMonitor/p
schematic /DBarbiter/ahb_wt_aps
schematic /icm_arbiter/AHB_FULL_INCR
schematic /ClockGen/#
schematic /DBUSMonitor/FileTraceEndTime
schematic /ICM1/#
schematic /icm_decoder/DoTrace
schematic /arm926/IHClkEn
schematic /dbus
schematic /ibus
schematic /DBarbiter/ahb_wt_mask
schematic /icm_decoder/#
schematic /icm_arbiter/EBTEN
schematic /ibus/BusID
schematic /DBUSMonitor/MonitorTrace
schematic /IBUSMonitor/#
schematic /IBarbiter
schematic /icm_arbiter
schematic /intr_gen1/SlaveID
schematic /icm_arbiter/EBTEN
schematic /ibus/BusID
schematic /arm926/MasterIDdbiu
schematic /IBarbiter/SlaveID
schematic /IBUSMonitor/StatisticsTrace
schematic /DBarbiter
schematic /IBdecoder
schematic /icm_decoder
schematic /intr_gen1/SlaveID
schematic /icm_arbiter/AHB_WTEN
schematic /ibus/Priority
schematic /arm926/MasterIDdbiu
schematic /IBarbiter/SlaveID
schematic /IBUSMonitor/StatisticsTrace
schematic /Dtcm/ReadOnly
schematic /StackMem/WriteWaitStates
schematic /arm926/VINITHI
schematic /DBUSMonitor
schematic /ICM1
schematic /intr_gen1
schematic /ClockGen/n_reset
schematic /intr_gen1/ReadWaitStates
schematic /icm_arbiter/AHB_WTEN
schematic /ibus/Priority
schematic /arm926/#
schematic /IBarbiter/AHB_FULL_INCR
schematic /IBUSMonitor/StatisticsInterval
schematic /DataMem/DoTrace
schematic /Dtcm/DoTrace
schematic /ProgMem/DoTrace
schematic /StackMem/ReadOnly
schematic /intr_gen1/VINITHI
schematic /DBarbiter
schematic /Itcm
schematic /dbus/slave_port
schematic /intr_gen1/ReadWaitStates
schematic /icm_arbiter/DoTrace
schematic /ibus/MonitorDelay
schematic /dbus/BusID
schematic /IBarbiter/AHB_FULL_INCR
schematic /IBUSMonitor/StatisticsInterval
schematic /DataMem/SlaveID
schematic /DataMem/DoTrace
schematic /Dtcm/DoTrace
schematic /ProgMem/SlaveID
schematic /ProgMem/#
schematic /StackMem/ReadOnly
schematic /DBdecoder/remap_n
schematic /arm926/clock
schematic /ClockGen
schematic /LowGen1
schematic /ICM1/arbiter_port
schematic /intr_gen1/WriteWaitStates
schematic /icm_arbiter/DoTrace
schematic /ibus/MonitorDelay
schematic /dbus/BusID
schematic /IBarbiter/EBTEN
schematic /DBarbiter/AHB_WTEN
schematic /DataMem/SlaveID
schematic /DataMem/#
schematic /Dtcm/WarningEnable
schematic /IBUSMonitor/FileTraceStartTime
schematic /Itcm/WarningEnable
schematic /ProgMem/ReadWaitStates
schematic /ResetTrue/ConstValue
schematic /StackMem/DisableMonitor
schematic /dbus/slave_port
schematic /ResetTrue/Out
schematic /ClockGen/Clk
schematic /DBUSMonitor
schematic /LowGen2
schematic /arm926/itcm
schematic /intr_gen1/WriteWaitStates
schematic /icm_arbiter/CombinatoricMode
schematic /ibus/#
schematic /dbus/Priority
schematic /IBarbiter/EBTEN
schematic /DBUSMonitor/FileTraceEndTime
schematic /DBarbiter/AHB_WTEN
schematic /DataMem/ReadWaitStates
schematic /Dtcm/SlaveID
schematic /Dtcm/WarningEnable
schematic /IBUSMonitor/FileTraceStartTime
schematic /Itcm/SlaveID
schematic /Itcm/WarningEnable
schematic /ProgMem/ReadWaitStates
schematic /ResetTrue/ConstValue
schematic /StackMem/DisableMonitor
schematic /ClockGen/IBusHClkEn
schematic /dbus/slave_port
schematic /arm926/INITRAM
schematic /intr_gen1/nFIQ
schematic /DBarbiter
schematic /ProgMem
schematic /ProgMem/hresetn
schematic /DBarbiter/ahbarbint
schematic /intr_gen1/ReadOnly
schematic /icm_arbiter/CombinatoricMode
schematic /icm_arbiter/SlaveID
schematic /dbus/Priority
schematic /IBarbiter/DoTrace
schematic /IBarbiter/AHB_WTEN
schematic /DBUSMonitor/MonitorTrace
schematic /DBUSMonitor/FileTraceTimeUnit
schematic /DBarbiter/DoTrace
schematic /DataMem/ReadWaitStates
schematic /Dtcm/SlaveID
schematic /Dtcm/#
schematic /IBUSMonitor/FileTraceEndTime
schematic /Itcm/SlaveID
schematic /Itcm/#
schematic /ProgMem/WriteWaitStates
schematic /ResetTrue/#
schematic /StackMem/DoTrace
schematic /arm926/DHClkEn
schematic /ibus/slave_port
schematic /intr_gen1/INITRAM
schematic /arm926/nFIQ
schematic /DBdecoder
schematic /ResetTrue
schematic /DataMem/hresetn
schematic /intr_gen1/ReadOnly
schematic /icm_arbiter/SlaveID
schematic /dbus/MonitorDelay
schematic /IBarbiter/CombinatoricMode
schematic /IBarbiter/AHB_WTEN
schematic /DBUSMonitor/SignalTrace
schematic /DBUSMonitor/FileTraceTimeUnit
schematic /DBarbiter/DoTrace
schematic /DataMem/WriteWaitStates
schematic /Dtcm/ReadWaitStates
schematic /IBUSMonitor/MonitorTrace
schematic /IBUSMonitor/FileTraceEndTime
open dw_amba_ahb/DW_AHB_Monitor
schematic /Itcm/ReadWaitStates
open dw_amba_ahb/DW_ahb_icm_tlm
schematic /LowGen1/ConstValue
schematic /ProgMem/WriteWaitStates
schematic /StackMem/SlaveID
schematic /StackMem/DoTrace
schematic /icm_arbiter/#
schematic /ClockGen/DBusHClkEn
schematic /IBarbiter/ahb_wt_aps
schematic /ICM1/decoder_port
schematic /DBarbiter/pause
schematic /arm926/nIRQ
schematic /DataMem
schematic /StackMem
</STR_ARRAY>
</sourcemmt_values>
<pages>
<OB_ARRAY>
0
1
<PAGE>
2147483650
31
1
0
98
59
1
1
1
28
180
28
SystemC Schematic
4
2
0
<OB_LIST>
0
1
<SHEET>
1
32
SystemC Schematic
1024
#31
2
30
16777215
1
16777215
0
1
0
0
0
0
1024
5
<CSgfxPassStyle>
1
33
1
0
0
0
0
1
0
1
1
2048
33 </CSgfxPassStyle>
<CSgfxPassStyle>
1
34
1
0
0
0
0
1
10526880
1
1
2048
34 </CSgfxPassStyle>
#0
#0
kdtree layers
256
<OB_ARRAY>
0
30
<CSheEditKDTreeLayer>
1
35
Prim_Layer
#32
0
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
36
#0
<CSgfxPassStyle>
1
37
1
0
0
0
8384
0
0
37 </CSgfxPassStyle>
#0
#0
36 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
38
#0
<CSgfxPassStyle>
1
39
1
0
0
0
16711680
1
16711680
0
39 </CSgfxPassStyle>
#0
#0
38 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
40
1
0
0
0
10040064
1
12632256
1
1
2048
40 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
35 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
41
Cell_Layer
#32
1
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
42
#0
<CSgfxPassStyle>
1
43
1
0
150
0
8384
1
65535
0
43 </CSgfxPassStyle>
#0
#0
42 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
44
1
0
150
0
0
1
15651252
0
44 </CSgfxPassStyle>
#0
#0
22
Begin Nodes in KDTree
<CELL>
2147483650
45
ClockGen
-13312 54272
1
<SYMBOL>
2147483650
46
dw_arm_processors_aux
HClkGen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
1
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
47
1
-5120 -1024
Clk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#46
1
0
0
47 </CSheSymbolPin>
<CSheSymbolPin>
1
48
1
-5120 1024
n_reset
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#46
1
0
0
48 </CSheSymbolPin>
<CSheSymbolPin>
1
49
2
5120 -3072
IBusHClk
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#46
1
0
0
49 </CSheSymbolPin>
<CSheSymbolPin>
1
50
2
5120 -1024
IBusHClkEn
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#46
1
0
0
50 </CSheSymbolPin>
<CSheSymbolPin>
1
51
2
5120 1024
DBusHClk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#46
1
0
0
51 </CSheSymbolPin>
<CSheSymbolPin>
1
52
2
5120 3072
DBusHClkEn
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#46
1
0
0
52 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1043980354
</ts>
0
0
46 </SYMBOL>
<OB_ARRAY>
0
8
<SCPIN>
1
53
0
<OB_ARRAY>
0
2
<CSheRelText>
1
54
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
55
0
0
-17828 52948
Clk
<OB_ARRAY>
0
0
</OB_ARRAY>
#54
1
0
0
55 </CSheEditText>
</OB_ARRAY>
#53
1
0
0
54 </CSheRelText>
<CSheRelText>
1
56
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
57
1
0
-20346 52146
clock
<OB_ARRAY>
0
0
</OB_ARRAY>
#56
1
0
0
57 </CSheEditText>
</OB_ARRAY>
#53
1
0
0
56 </CSheRelText>
</OB_ARRAY>
#45
1
0
0
<CHANNEL>
1
58

clock
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
59
10240 55296
8192 55296
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
59 </CSheSCNetLine>
<CSheSCNetLine>
1
60
8192 55296
8192 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
60 </CSheSCNetLine>
<CSheSCNetLine>
1
61
8192 62464
-21504 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
61 </CSheSCNetLine>
<CSheSCNetLine>
1
62
-21504 62464
-21504 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
62 </CSheSCNetLine>
<CSheSCNetLine>
1
63
-21504 53248
-18432 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#58
1
0
0
63 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
<CSheSheetGroup>
2147483650
64
SystemC Schematic
#31
<OB_LIST>
0
1
#32
</OB_LIST>

22
icm_arbiter
<CELL>
2147483650
65
icm_arbiter
65536 34816
7
<SYMBOL>
2147483650
66
dw_amba_ahb
DW_AHB_Arbiter/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
67
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
67 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 8192
3
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 5632
0 8192
-3072 5632
-3072 -1536
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
68
3
0 -4096
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#66
1
0
0
68 </CSheSymbolPin>
<CSheSymbolPin>
1
69
1
-3072 2048
pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#66
1
0
0
69 </CSheSymbolPin>
<CSheSymbolPin>
1
70
2
3072 2048
ahb_wt_mask
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#66
1
0
0
70 </CSheSymbolPin>
<CSheSymbolPin>
1
71
2
3072 4096
ahb_wt_aps
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#66
1
0
0
71 </CSheSymbolPin>
<CSheSymbolPin>
1
72
2
3072 0
ahbarbint
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#66
1
0
0
72 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1022849758
</ts>
0
1
66 </SYMBOL>
<OB_ARRAY>
0
7
<SCPIN>
1
73
4
<OB_ARRAY>
0
1
<CSheRelText>
1
74
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
75
1
0
64000 39414
icm_arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#74
1
0
0
75 </CSheEditText>
</OB_ARRAY>
#73
1
0
0
74 </CSheRelText>
</OB_ARRAY>
#65
1
0
0
<CHANNEL>
1
76

C94
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
77
65536 38912
65536 43008
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#76
1
0
0
77 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
<SCPIN>
1
78
1
<OB_ARRAY>
0
2
<CSheRelText>
1
79
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
80
0
0
63939 43612
arbiter_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#79
1
0
0
80 </CSheEditText>
</OB_ARRAY>
#78
1
0
0
79 </CSheRelText>
<CSheRelText>
1
81
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
82
1
0
64000 41906
icm_arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#81
1
0
0
82 </CSheEditText>
</OB_ARRAY>
#78
1
0
0
81 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
83
ICM1
65536 50176
7
<SYMBOL>
2147483650
84
dw_amba_ahb
DW_ahb_icm_tlm/__df_sym__

0


2
m_pPts 0
<CShePrimInstSpecData>
1
85
-268435456
8388736
-1
0 -511
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
85 </CShePrimInstSpecData>
m_pPts 1
<CShePrimInstSpecData>
1
86
-268435456
8388736
-1
0 -511
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
86 </CShePrimInstSpecData>

3
800000000
0
300000001
0
300000002
1
3
0
0
0
0
0
0
0
-2048 -7168 2048 7168
1
2
4
-2048 6144
-1024 6144
1024 -6144
2048 -6144
4
2048 6144
1024 6144
-1024 -6144
-2048 -6144
3
0
0
0
1
-2048 -7168 2048 7168
0
<OB_ARRAY>
0
4
<CSheSymbolPin>
1
87
2
2048 0
slave_port
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#84
1
0
0
87 </CSheSymbolPin>
<CSheSymbolPin>
1
88
4
0 7168
arbiter_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#84
1
0
0
88 </CSheSymbolPin>
<CSheSymbolPin>
1
89
3
0 -7168
decoder_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#84
1
0
0
89 </CSheSymbolPin>
<CSheSymbolPin>
1
90
1
-2048 0
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#84
1
0
0
90 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1051012905
</ts>
0
1
84 </SYMBOL>
<OB_ARRAY>
0
6
<SCPIN>
1
91
0
<OB_ARRAY>
0
1
<CSheRelText>
1
92
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
93
0
0
64209 49876
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#92
1
0
0
93 </CSheEditText>
</OB_ARRAY>
#91
1
0
0
92 </CSheRelText>
</OB_ARRAY>
#83
1
0
0
<CHANNEL>
1
94

C65
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
95
67584 50176
70656 50176
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#94
1
0
0
95 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#91
<SCPIN>
1
96
1
<OB_ARRAY>
0
1
<CSheRelText>
1
97
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
98
1
0
67613 49074
ProgMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#97
1
0
0
98 </CSheEditText>
</OB_ARRAY>
#96
1
0
0
97 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
99
ProgMem
74752 50176
2
<SYMBOL>
2147483650
100
dw_amba_ahb
DW_AHB_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
3
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
101
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#100
1
0
0
101 </CSheSymbolPin>
<CSheSymbolPin>
1
102
2
3072 0
hresetn
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#100
1
0
0
102 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1022850175
</ts>
0
1
100 </SYMBOL>
<OB_ARRAY>
0
4
#96
<SCPIN>
1
103
0
<OB_ARRAY>
0
2
<CSheRelText>
1
104
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
105
0
0
73728 47708
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#104
1
0
0
105 </CSheEditText>
</OB_ARRAY>
#103
1
0
0
104 </CSheRelText>
<CSheRelText>
1
106
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
107
1
0
73975 46002
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#106
1
0
0
107 </CSheEditText>
</OB_ARRAY>
#103
1
0
0
106 </CSheRelText>
</OB_ARRAY>
#99
1
0
0
<CHANNEL>
1
108

High1
<OB_ARRAY>
0
12
<CSheSCNetLine>
1
109
33792 90112
33792 92160
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#108
1
0
0
109 </CSheSCNetLine>
<CSheSCNetLine>
1
110
33792 92160
20480 92160
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#108
1
0
0
110 </CSheSCNetLine>
<CSheSCNetLine>
1
111
-24576 55296
-18432 55296
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
112
-24576 55296
<OB_ARRAY>
0
1
<CSheRelText>
1
113
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
114
0
1
-25353 54184
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#113
1
0
0
114 </CSheEditText>
</OB_ARRAY>
#112
1
0
0
113 </CSheRelText>
</OB_ARRAY>
#111
1
0
0
112 </CSheNetEndPt>
</OB_ARRAY>
#108
1
0
0
111 </CSheSCNetLine>
<CSheSCNetLine>
1
115
74752 44032
74752 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
116
74752 44032
<OB_ARRAY>
0
1
<CSheRelText>
1
117
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
118
0
1
73975 42920
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#117
1
0
0
118 </CSheEditText>
</OB_ARRAY>
#116
1
0
0
117 </CSheRelText>
</OB_ARRAY>
#115
1
0
0
116 </CSheNetEndPt>
</OB_ARRAY>
#108
1
0
0
115 </CSheSCNetLine>
<CSheSCNetLine>
1
119
74752 82944
74752 84992
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
120
74752 82944
<OB_ARRAY>
0
1
<CSheRelText>
1
121
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
122
0
1
73975 81832
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#121
1
0
0
122 </CSheEditText>
</OB_ARRAY>
#120
1
0
0
121 </CSheRelText>
</OB_ARRAY>
#119
1
0
0
120 </CSheNetEndPt>
</OB_ARRAY>
#108
1
0
0
119 </CSheSCNetLine>
<CSheSCNetLine>
1
123
52224 50176
49152 50176
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
124
52224 50176
<OB_ARRAY>
0
1
<CSheRelText>
1
125
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
126
0
1
51447 49064
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#125
1
0
0
126 </CSheEditText>
</OB_ARRAY>
#124
1
0
0
125 </CSheRelText>
</OB_ARRAY>
#123
1
0
0
124 </CSheNetEndPt>
</OB_ARRAY>
#108
1
0
0
123 </CSheSCNetLine>
<CSheSCNetLine>
1
127
49152 53248
49152 41984
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#108
1
0
0
127 </CSheSCNetLine>
<CSheSolderDot>
1
128
49152 50176
<OB_ARRAY>
0
0
</OB_ARRAY>
#108
1
0
0
128 </CSheSolderDot>
<CSheSCNetLine>
1
129
31744 2048
31744 6144
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
130
31744 2048
<OB_ARRAY>
0
1
<CSheRelText>
1
131
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
132
0
1
30967 936
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#131
1
0
0
132 </CSheEditText>
</OB_ARRAY>
#130
1
0
0
131 </CSheRelText>
</OB_ARRAY>
#129
1
0
0
130 </CSheNetEndPt>
</OB_ARRAY>
#108
1
0
0
129 </CSheSCNetLine>
<CSheSCNetLine>
1
133
74752 63488
74752 71680
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
134
74752 63488
<OB_ARRAY>
0
1
<CSheRelText>
1
135
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
136
0
1
73975 62376
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#135
1
0
0
136 </CSheEditText>
</OB_ARRAY>
#134
1
0
0
135 </CSheRelText>
</OB_ARRAY>
#133
1
0
0
134 </CSheNetEndPt>
</OB_ARRAY>
#108
1
0
0
133 </CSheSCNetLine>
<CSheSCNetLine>
1
137
74752 66560
68608 66560
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#108
1
0
0
137 </CSheSCNetLine>
<CSheSolderDot>
1
138
74752 66560
<OB_ARRAY>
0
0
</OB_ARRAY>
#108
1
0
0
138 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
#64
10
#103
<SCPIN>
1
139
0
<OB_ARRAY>
0
2
<CSheRelText>
1
140
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
141
0
0
73728 85596
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#140
1
0
0
141 </CSheEditText>
</OB_ARRAY>
#139
1
0
0
140 </CSheRelText>
<CSheRelText>
1
142
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
143
1
0
73975 83890
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#142
1
0
0
143 </CSheEditText>
</OB_ARRAY>
#139
1
0
0
142 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
144
DataMem
74752 88064
2
#100
<OB_ARRAY>
0
4
<SCPIN>
1
145
1
<OB_ARRAY>
0
1
<CSheRelText>
1
146
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
147
1
0
67630 86962
DataMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#146
1
0
0
147 </CSheEditText>
</OB_ARRAY>
#145
1
0
0
146 </CSheRelText>
</OB_ARRAY>
#144
1
0
0
<CHANNEL>
1
148

C90
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
149
50176 88064
70656 88064
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#148
1
0
0
149 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#145
<SCPIN>
1
150
16
<OB_ARRAY>
0
2
<CSheRelText>
1
151
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
152
0
0
46801 87764
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#151
1
0
0
152 </CSheEditText>
</OB_ARRAY>
#150
1
0
0
151 </CSheRelText>
<CSheRelText>
1
153
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
154
1
0
50678 86962
DataMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#153
1
0
0
154 </CSheEditText>
</OB_ARRAY>
#150
1
0
0
153 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
155
dbus
48128 75776
1
<SYMBOL>
2147483650
156
dw_amba_ahb
DW_ahb_tlm/__df_sym__

0


1
m_pFilledRects 0
<CShePrimInstSpecData>
1
157
16776960
-268435456
-1
1024 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
157 </CShePrimInstSpecData>

1
800000000
0
1
0
0
0
0
0
0
0
-2048 -22528 2048 22528
2
0
1
0
0
0
1
-2048 -22528 2048 22528
0
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
158
3
1024 -22528
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#156
1
0
0
158 </CSheSymbolPin>
<CSheSymbolPin>
1
159
3
-1024 -22528
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#156
1
0
0
159 </CSheSymbolPin>
<CSheSymbolPin>
1
160
2
2048 0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#156
1
0
0
160 </CSheSymbolPin>
<CSheSymbolPin>
1
161
4
-1024 22528
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#156
1
0
0
161 </CSheSymbolPin>
<CSheSymbolPin>
1
162
4
1024 22528
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#156
1
0
0
162 </CSheSymbolPin>
<CSheSymbolPin>
1
163
1
-2048 0
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#156
1
0
0
163 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1046338105
</ts>
0
1
156 </SYMBOL>
<OB_ARRAY>
0
11
<SCPIN>
1
164
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
165
1
-1024 12288
<OB_ARRAY>
0
0
</OB_ARRAY>
#164
1
0
0
165 </CShePinInstSpecData>
<CSheRelText>
1
166
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
167
0
0
46684 65236
hclk
<OB_ARRAY>
0
0
</OB_ARRAY>
#166
1
0
0
167 </CSheEditText>
</OB_ARRAY>
#164
1
0
0
166 </CSheRelText>
<CSheRelText>
1
168
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
169
1
0
44149 64434
C179
<OB_ARRAY>
0
0
</OB_ARRAY>
#168
1
0
0
169 </CSheEditText>
</OB_ARRAY>
#164
1
0
0
168 </CSheRelText>
</OB_ARRAY>
#155
1
0
0
<CHANNEL>
1
170

C179
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
171
-3072 49152
-5120 49152
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
171 </CSheSCNetLine>
<CSheSCNetLine>
1
172
-5120 49152
-5120 65536
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
172 </CSheSCNetLine>
<CSheSCNetLine>
1
173
-5120 65536
46080 65536
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
173 </CSheSCNetLine>
<CSheSCNetLine>
1
174
-8192 55296
-5120 55296
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
174 </CSheSCNetLine>
<CSheSolderDot>
1
175
-5120 55296
<OB_ARRAY>
0
0
</OB_ARRAY>
#170
1
0
0
175 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
#64
3
<SCPIN>
1
176
4
<OB_ARRAY>
0
2
<CSheRelText>
1
177
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
178
0
0
-2468 48852
clk
<OB_ARRAY>
0
0
</OB_ARRAY>
#177
1
0
0
178 </CSheEditText>
</OB_ARRAY>
#176
1
0
0
177 </CSheRelText>
<CSheRelText>
1
179
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
180
1
0
-5003 48050
C179
<OB_ARRAY>
0
0
</OB_ARRAY>
#179
1
0
0
180 </CSheEditText>
</OB_ARRAY>
#176
1
0
0
179 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
181
intr_gen1
6144 49152
1
<SYMBOL>
2147483650
182
dw_arm_processors_aux
DW_IntrGen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-9216 -10240 -3072 2048
1
0
1
0
0
0
0
1
5
-9216 2048
-9216 -10240
-3072 -10240
-3072 2048
-9216 2048
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
183
2
-3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
183 </CSheSymbolPin>
<CSheSymbolPin>
1
184
2
-3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
184 </CSheSymbolPin>
<CSheSymbolPin>
1
185
2
-3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
185 </CSheSymbolPin>
<CSheSymbolPin>
1
186
2
-3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
186 </CSheSymbolPin>
<CSheSymbolPin>
1
187
1
-9216 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
187 </CSheSymbolPin>
<CSheSymbolPin>
1
188
2
-3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
188 </CSheSymbolPin>
<CSheSymbolPin>
1
189
1
-9216 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#182
1
0
0
189 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1057684063
</ts>
0
1
182 </SYMBOL>
<OB_ARRAY>
0
9
<SCPIN>
1
190
0
<OB_ARRAY>
0
2
<CSheRelText>
1
191
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
192
0
0
1286 42708
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#191
1
0
0
192 </CSheEditText>
</OB_ARRAY>
#190
1
0
0
191 </CSheRelText>
<CSheRelText>
1
193
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
194
1
0
3574 41906
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#193
1
0
0
194 </CSheEditText>
</OB_ARRAY>
#190
1
0
0
193 </CSheRelText>
</OB_ARRAY>
#181
1
0
0
<CHANNEL>
1
195

nFIQ
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
196
3072 43008
10240 43008
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#195
1
0
0
196 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#190
<SCPIN>
1
197
1
<OB_ARRAY>
0
2
<CSheRelText>
1
198
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
199
0
0
10844 42708
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#198
1
0
0
199 </CSheEditText>
</OB_ARRAY>
#197
1
0
0
198 </CSheRelText>
<CSheRelText>
1
200
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
201
1
0
8556 41906
nFIQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#200
1
0
0
201 </CSheEditText>
</OB_ARRAY>
#197
1
0
0
200 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
202
arm926
15360 46080
1
<SYMBOL>
2147483650
203
dw_arm_processors
DW_arm926ejs/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -7168 5120 11264
1
0
1
0
0
0
0
1
9
-5120 -6144
-4096 -7168
4096 -7168
5120 -6144
5120 10240
4096 11264
-4096 11264
-5120 10240
-5120 -6144
<OB_ARRAY>
0
12
<CSheSymbolPin>
1
204
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
204 </CSheSymbolPin>
<CSheSymbolPin>
1
205
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
205 </CSheSymbolPin>
<CSheSymbolPin>
1
206
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
206 </CSheSymbolPin>
<CSheSymbolPin>
1
207
1
-5120 9216
clock
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
207 </CSheSymbolPin>
<CSheSymbolPin>
1
208
2
5120 3072
ibiu
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
208 </CSheSymbolPin>
<CSheSymbolPin>
1
209
2
5120 7168
dbiu
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
209 </CSheSymbolPin>
<CSheSymbolPin>
1
210
1
-5120 1024
VINITHI
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
210 </CSheSymbolPin>
<CSheSymbolPin>
1
211
1
-5120 3072
INITRAM
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
211 </CSheSymbolPin>
<CSheSymbolPin>
1
212
2
5120 -5120
itcm
10
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
212 </CSheSymbolPin>
<CSheSymbolPin>
1
213
2
5120 -1024
dtcm
11
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
213 </CSheSymbolPin>
<CSheSymbolPin>
1
214
1
-5120 5120
IHClkEn
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
214 </CSheSymbolPin>
<CSheSymbolPin>
1
215
1
-5120 7168
DHClkEn
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#203
1
0
0
215 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1044322658
</ts>
0
1
203 </SYMBOL>
<OB_ARRAY>
0
14
<SCPIN>
1
216
0
<OB_ARRAY>
0
2
<CSheRelText>
1
217
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
218
0
0
10844 40660
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#217
1
0
0
218 </CSheEditText>
</OB_ARRAY>
#216
1
0
0
217 </CSheRelText>
<CSheRelText>
1
219
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
220
1
0
8503 39858
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#219
1
0
0
220 </CSheEditText>
</OB_ARRAY>
#216
1
0
0
219 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
221

nIRQ
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
222
3072 40960
10240 40960
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#221
1
0
0
222 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#216
<SCPIN>
1
223
1
<OB_ARRAY>
0
2
<CSheRelText>
1
224
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
225
0
0
1233 40660
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#224
1
0
0
225 </CSheEditText>
</OB_ARRAY>
#223
1
0
0
224 </CSheRelText>
<CSheRelText>
1
226
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
227
1
0
3574 39858
nIRQ
<OB_ARRAY>
0
0
</OB_ARRAY>
#226
1
0
0
227 </CSheEditText>
</OB_ARRAY>
#223
1
0
0
226 </CSheRelText>
</OB_ARRAY>
#181
1
0
0
#221
-1
#0
0
223 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
221 </CHANNEL>
-1
#0
0
216 </SCPIN>
#197
<SCPIN>
1
228
2
<OB_ARRAY>
0
2
<CSheRelText>
1
229
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
230
0
0
10844 44756
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#229
1
0
0
230 </CSheEditText>
</OB_ARRAY>
#228
1
0
0
229 </CSheRelText>
<CSheRelText>
1
231
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
232
1
0
7726 43954
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#231
1
0
0
232 </CSheEditText>
</OB_ARRAY>
#228
1
0
0
231 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
233

nRESET
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
234
3072 45056
10240 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#233
1
0
0
234 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#228
<SCPIN>
1
235
2
<OB_ARRAY>
0
2
<CSheRelText>
1
236
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
237
0
0
456 44756
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#236
1
0
0
237 </CSheEditText>
</OB_ARRAY>
#235
1
0
0
236 </CSheRelText>
<CSheRelText>
1
238
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
239
1
0
3574 43954
nRESET
<OB_ARRAY>
0
0
</OB_ARRAY>
#238
1
0
0
239 </CSheEditText>
</OB_ARRAY>
#235
1
0
0
238 </CSheRelText>
</OB_ARRAY>
#181
1
0
0
#233
-1
#0
0
235 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
233 </CHANNEL>
-1
#0
0
228 </SCPIN>
<SCPIN>
1
240
3
<OB_ARRAY>
0
2
<CSheRelText>
1
241
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
242
0
0
10844 50900
IHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#241
1
0
0
242 </CSheEditText>
</OB_ARRAY>
#240
1
0
0
241 </CSheRelText>
<CSheRelText>
1
243
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
244
1
0
8309 50098
C176
<OB_ARRAY>
0
0
</OB_ARRAY>
#243
1
0
0
244 </CSheEditText>
</OB_ARRAY>
#240
1
0
0
243 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
245

C176
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
246
10240 51200
4096 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#245
1
0
0
246 </CSheSCNetLine>
<CSheSCNetLine>
1
247
4096 51200
4096 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#245
1
0
0
247 </CSheSCNetLine>
<CSheSCNetLine>
1
248
4096 53248
-8192 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#245
1
0
0
248 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#240
<SCPIN>
1
249
3
<OB_ARRAY>
0
2
<CSheRelText>
1
250
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
251
0
0
-11814 52948
IBusHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#250
1
0
0
251 </CSheEditText>
</OB_ARRAY>
#249
1
0
0
250 </CSheRelText>
<CSheRelText>
1
252
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
253
1
0
-7690 52146
C176
<OB_ARRAY>
0
0
</OB_ARRAY>
#252
1
0
0
253 </CSheEditText>
</OB_ARRAY>
#249
1
0
0
252 </CSheRelText>
</OB_ARRAY>
#45
1
0
0
#245
-1
#0
0
249 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
245 </CHANNEL>
-1
#0
0
240 </SCPIN>
<SCPIN>
1
254
4
<OB_ARRAY>
0
2
<CSheRelText>
1
255
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
256
0
0
10844 52948
DHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#255
1
0
0
256 </CSheEditText>
</OB_ARRAY>
#254
1
0
0
255 </CSheRelText>
<CSheRelText>
1
257
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
258
1
0
8309 52146
C177
<OB_ARRAY>
0
0
</OB_ARRAY>
#257
1
0
0
258 </CSheEditText>
</OB_ARRAY>
#254
1
0
0
257 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
259

C177
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
260
10240 53248
6144 53248
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#259
1
0
0
260 </CSheSCNetLine>
<CSheSCNetLine>
1
261
6144 53248
6144 57344
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#259
1
0
0
261 </CSheSCNetLine>
<CSheSCNetLine>
1
262
6144 57344
-8192 57344
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#259
1
0
0
262 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#254
<SCPIN>
1
263
5
<OB_ARRAY>
0
2
<CSheRelText>
1
264
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
265
0
0
-12043 57044
DBusHClkEn
<OB_ARRAY>
0
0
</OB_ARRAY>
#264
1
0
0
265 </CSheEditText>
</OB_ARRAY>
#263
1
0
0
264 </CSheRelText>
<CSheRelText>
1
266
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
267
1
0
-7690 56242
C177
<OB_ARRAY>
0
0
</OB_ARRAY>
#266
1
0
0
267 </CSheEditText>
</OB_ARRAY>
#263
1
0
0
266 </CSheRelText>
</OB_ARRAY>
#45
1
0
0
#259
-1
#0
0
263 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
259 </CHANNEL>
-1
#0
0
254 </SCPIN>
<SCPIN>
1
268
5
<OB_ARRAY>
0
2
<CSheRelText>
1
269
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
270
0
0
10844 54996
clock
<OB_ARRAY>
0
0
</OB_ARRAY>
#269
1
0
0
270 </CSheEditText>
</OB_ARRAY>
#268
1
0
0
269 </CSheRelText>
<CSheRelText>
1
271
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
272
1
0
8326 54194
clock
<OB_ARRAY>
0
0
</OB_ARRAY>
#271
1
0
0
272 </CSheEditText>
</OB_ARRAY>
#268
1
0
0
271 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
#58
-1
#0
0
268 </SCPIN>
<SCPIN>
1
273
6
<OB_ARRAY>
0
2
<CSheRelText>
1
274
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
275
0
0
18923 48852
ibiu
<OB_ARRAY>
0
0
</OB_ARRAY>
#274
1
0
0
275 </CSheEditText>
</OB_ARRAY>
#273
1
0
0
274 </CSheRelText>
<CSheRelText>
1
276
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
277
1
0
20982 48050
ibus
<OB_ARRAY>
0
0
</OB_ARRAY>
#276
1
0
0
277 </CSheEditText>
</OB_ARRAY>
#273
1
0
0
276 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
278

C2
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
279
46080 35840
44032 35840
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#278
1
0
0
279 </CSheSCNetLine>
<CSheSCNetLine>
1
280
20480 49152
44032 49152
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#278
1
0
0
280 </CSheSCNetLine>
<CSheSCNetLine>
1
281
44032 49152
44032 35840
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#278
1
0
0
281 </CSheSCNetLine>
<CSheSCNetLine>
1
282
37888 49152
37888 55296
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#278
1
0
0
282 </CSheSCNetLine>
<CSheSolderDot>
1
283
37888 49152
<OB_ARRAY>
0
0
</OB_ARRAY>
#278
1
0
0
283 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
#64
3
#273
<SCPIN>
1
284
5
<OB_ARRAY>
0
2
<CShePinInstSpecData>
1
285
1
0 -16384
<OB_ARRAY>
0
0
</OB_ARRAY>
#284
1
0
0
285 </CShePinInstSpecData>
<CSheRelText>
1
286
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
287
1
0
44466 34738
ibus
<OB_ARRAY>
0
0
</OB_ARRAY>
#286
1
0
0
287 </CSheEditText>
</OB_ARRAY>
#284
1
0
0
286 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
288
ibus
48128 19456
7
#156
<OB_ARRAY>
0
8
<SCPIN>
1
289
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
290
1
-1024 11264
<OB_ARRAY>
0
0
</OB_ARRAY>
#289
1
0
0
290 </CShePinInstSpecData>
<CSheRelText>
1
291
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
292
0
0
46684 30420
hclk
<OB_ARRAY>
0
0
</OB_ARRAY>
#291
1
0
0
292 </CSheEditText>
</OB_ARRAY>
#289
1
0
0
291 </CSheRelText>
<CSheRelText>
1
293
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
294
1
0
44149 29618
C178
<OB_ARRAY>
0
0
</OB_ARRAY>
#293
1
0
0
294 </CSheEditText>
</OB_ARRAY>
#289
1
0
0
293 </CSheRelText>
</OB_ARRAY>
#288
1
0
0
<CHANNEL>
1
295

C178
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
296
46080 30720
-6144 30720
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#295
1
0
0
296 </CSheSCNetLine>
<CSheSCNetLine>
1
297
-6144 30720
-6144 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#295
1
0
0
297 </CSheSCNetLine>
<CSheSCNetLine>
1
298
-6144 51200
-8192 51200
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#295
1
0
0
298 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#289
<SCPIN>
1
299
2
<OB_ARRAY>
0
2
<CSheRelText>
1
300
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
301
0
0
-11143 50900
IBusHClk
<OB_ARRAY>
0
0
</OB_ARRAY>
#300
1
0
0
301 </CSheEditText>
</OB_ARRAY>
#299
1
0
0
300 </CSheRelText>
<CSheRelText>
1
302
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
303
1
0
-7690 50098
C178
<OB_ARRAY>
0
0
</OB_ARRAY>
#302
1
0
0
303 </CSheEditText>
</OB_ARRAY>
#299
1
0
0
302 </CSheRelText>
</OB_ARRAY>
#45
1
0
0
#295
-1
#0
0
299 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
295 </CHANNEL>
-1
#0
0
289 </SCPIN>
<SCPIN>
1
304
1
<OB_ARRAY>
0
2
<CSheRelText>
1
305
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
306
0
0
48128 40780
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#305
1
0
0
306 </CSheEditText>
</OB_ARRAY>
#304
1
0
0
305 </CSheRelText>
<CSheRelText>
1
307
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
308
1
0
48375 42486
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#307
1
0
0
308 </CSheEditText>
</OB_ARRAY>
#304
1
0
0
307 </CSheRelText>
</OB_ARRAY>
#288
1
0
0
#108
-1
#0
0
304 </SCPIN>
<SCPIN>
1
309
2
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
310
2
0 -11264
<OB_ARRAY>
0
0
</OB_ARRAY>
#309
1
0
0
310 </CShePinInstSpecData>
<CSheRelText>
1
311
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
312
0
0
46801 30420
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#311
1
0
0
312 </CSheEditText>
</OB_ARRAY>
#309
1
0
0
311 </CSheRelText>
<CSheRelText>
1
313
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
314
1
0
50678 29618
ICM1
<OB_ARRAY>
0
0
</OB_ARRAY>
#313
1
0
0
314 </CSheEditText>
</OB_ARRAY>
#309
1
0
0
313 </CSheRelText>
</OB_ARRAY>
#288
1
0
0
<CHANNEL>
1
315

C57
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
316
50176 60416
55296 60416
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#315
1
0
0
316 </CSheSCNetLine>
<CSheSCNetLine>
1
317
63488 50176
55296 50176
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#315
1
0
0
317 </CSheSCNetLine>
<CSheSCNetLine>
1
318
55296 60416
55296 30720
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#315
1
0
0
318 </CSheSCNetLine>
<CSheSCNetLine>
1
319
55296 30720
50176 30720
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#315
1
0
0
319 </CSheSCNetLine>
<CSheSolderDot>
1
320
55296 50176
<OB_ARRAY>
0
0
</OB_ARRAY>
#315
1
0
0
320 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
#64
3
<SCPIN>
1
321
2
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
322
2
0 -15360
<OB_ARRAY>
0
0
</OB_ARRAY>
#321
1
0
0
322 </CShePinInstSpecData>
<CSheRelText>
1
323
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
324
0
0
46801 60116
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#323
1
0
0
324 </CSheEditText>
</OB_ARRAY>
#321
1
0
0
323 </CSheRelText>
<CSheRelText>
1
325
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
326
1
0
50678 59314
ICM1
<OB_ARRAY>
0
0
</OB_ARRAY>
#325
1
0
0
326 </CSheEditText>
</OB_ARRAY>
#321
1
0
0
325 </CSheRelText>
</OB_ARRAY>
#155
1
0
0
#315
-1
#0
0
321 </SCPIN>
<SCPIN>
1
327
3
<OB_ARRAY>
0
1
<CSheRelText>
1
328
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
329
1
0
61698 49074
ICM1
<OB_ARRAY>
0
0
</OB_ARRAY>
#328
1
0
0
329 </CSheEditText>
</OB_ARRAY>
#327
1
0
0
328 </CSheRelText>
</OB_ARRAY>
#83
1
0
0
#315
-1
#0
0
327 </SCPIN>
#309
<type>
sc_signal<>
</type>
<attrs>
0
</attrs>
315 </CHANNEL>
-1
#0
0
309 </SCPIN>
<SCPIN>
1
330
3
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
331
1
-1024 -23552
<OB_ARRAY>
0
0
</OB_ARRAY>
#330
1
0
0
331 </CShePinInstSpecData>
<CSheRelText>
1
332
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
333
0
0
46684 20180
arbiter_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#332
1
0
0
333 </CSheEditText>
</OB_ARRAY>
#330
1
0
0
332 </CSheRelText>
<CSheRelText>
1
334
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
335
1
0
43266 19378
IBarbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#334
1
0
0
335 </CSheEditText>
</OB_ARRAY>
#330
1
0
0
334 </CSheRelText>
</OB_ARRAY>
#288
1
0
0
<CHANNEL>
1
336

C78
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
337
37888 20480
46080 20480
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#336
1
0
0
337 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#330
<SCPIN>
1
338
4
<OB_ARRAY>
0
1
<CSheRelText>
1
339
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
340
1
0
38390 19378
IBarbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#339
1
0
0
340 </CSheEditText>
</OB_ARRAY>
#338
1
0
0
339 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
341
IBarbiter
33792 20480
8
#66
<OB_ARRAY>
0
7
#338
<SCPIN>
1
342
0
<OB_ARRAY>
0
2
<CSheRelText>
1
343
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
344
0
0
30932 22348
pause
<OB_ARRAY>
0
0
</OB_ARRAY>
#343
1
0
0
344 </CSheEditText>
</OB_ARRAY>
#342
1
0
0
343 </CSheRelText>
<CSheRelText>
1
345
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
346
1
0
31056 24054
Low2
<OB_ARRAY>
0
0
</OB_ARRAY>
#345
1
0
0
346 </CSheEditText>
</OB_ARRAY>
#342
1
0
0
345 </CSheRelText>
</OB_ARRAY>
#341
1
0
0
<CHANNEL>
1
347

Low2
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
348
21504 25600
31744 25600
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#347
1
0
0
348 </CSheSCNetLine>
<CSheSCNetLine>
1
349
31744 25600
31744 23552
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#347
1
0
0
349 </CSheSCNetLine>
<CSheSCNetLine>
1
350
60416 32768
62464 32768
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
351
60416 32768
<OB_ARRAY>
0
0
</OB_ARRAY>
#350
1
0
0
351 </CSheNetEndPt>
</OB_ARRAY>
#347
1
0
0
350 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
3
<SCPIN>
1
352
0
<OB_ARRAY>
0
2
<CSheRelText>
1
353
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
354
0
0
63068 32468
pause
<OB_ARRAY>
0
0
</OB_ARRAY>
#353
1
0
0
354 </CSheEditText>
</OB_ARRAY>
#352
1
0
0
353 </CSheRelText>
<CSheRelText>
1
355
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
356
1
0
60586 31666
Low2
<OB_ARRAY>
0
0
</OB_ARRAY>
#355
1
0
0
356 </CSheEditText>
</OB_ARRAY>
#352
1
0
0
355 </CSheRelText>
</OB_ARRAY>
#65
1
0
0
#347
-1
#0
0
352 </SCPIN>
#342
<SCPIN>
1
357
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
358
2
0 0
<OB_ARRAY>
0
0
</OB_ARRAY>
#357
1
0
0
358 </CShePinInstSpecData>
<CSheRelText>
1
359
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
360
0
0
19965 25300
Out
<OB_ARRAY>
0
0
</OB_ARRAY>
#359
1
0
0
360 </CSheEditText>
</OB_ARRAY>
#357
1
0
0
359 </CSheRelText>
<CSheRelText>
1
361
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
362
1
0
22006 24498
Low2
<OB_ARRAY>
0
0
</OB_ARRAY>
#361
1
0
0
362 </CSheEditText>
</OB_ARRAY>
#357
1
0
0
361 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
363
LowGen2
16384 25600
1
<SYMBOL>
2147483650
364
source_sc
ConstGen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -3072 5120 3072
3
0
1
0
0
0
0
1
9
-5120 -2560
-4608 -3072
4608 -3072
5120 -2560
5120 2560
4608 3072
-4608 3072
-5120 2560
-5120 -2560
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
365
2
5120 0
Out
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#364
1
0
0
365 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1006249447
</ts>
0
0
364 </SYMBOL>
<OB_ARRAY>
0
3
#357
<CSheRelText>
1
366
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
367
0
0
14237 25600
ConstGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#366
1
0
0
367 </CSheEditText>
</OB_ARRAY>
#363
1
0
0
366 </CSheRelText>
<CSheRelText>
1
368
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
369
0
0
12586 23246
LowGen2
<OB_ARRAY>
0
0
</OB_ARRAY>
#368
1
0
0
369 </CSheEditText>
</OB_ARRAY>
#363
1
0
0
368 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
370
source_sc
ConstGen

0
0
0
3

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
371
sc_out<T>
2
Out
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#370
1
0
0
0
371 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
370 </CSheIntf>
2
<ts>
1006249371
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
ConstValue
<STR_ARRAY>
0
1
false
</STR_ARRAY>
T
<STR_ARRAY>
0
1
bool
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
7
ResetGen/Out
<VALUES_BY_NAME>
1
372
0
372 </VALUES_BY_NAME>
ResetLow/Out
<VALUES_BY_NAME>
1
373
0
373 </VALUES_BY_NAME>
LowGen2/Out
<VALUES_BY_NAME>
1
374
0
374 </VALUES_BY_NAME>
RestLow/Out
<VALUES_BY_NAME>
1
375
0
375 </VALUES_BY_NAME>
M31/Out
<VALUES_BY_NAME>
1
376
0
376 </VALUES_BY_NAME>
FalseGen/Out
<VALUES_BY_NAME>
1
377
0
377 </VALUES_BY_NAME>
M32/Out
<VALUES_BY_NAME>
1
378
0
378 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#363
</inst>
<isSystemC>
1
</isSystemC>
363 </CELL>
1
0
0
#347
-1
#0
0
357 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
347 </CHANNEL>
-1
#0
0
342 </SCPIN>
<SCPIN>
1
379
1
<OB_ARRAY>
0
2
<CSheRelText>
1
380
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
381
0
0
32495 18012
ahbarbint
<OB_ARRAY>
0
0
</OB_ARRAY>
#380
1
0
0
381 </CSheEditText>
</OB_ARRAY>
#379
1
0
0
380 </CSheRelText>
<CSheRelText>
1
382
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
383
1
0
33077 16306
C153
<OB_ARRAY>
0
0
</OB_ARRAY>
#382
1
0
0
383 </CSheEditText>
</OB_ARRAY>
#379
1
0
0
382 </CSheRelText>
</OB_ARRAY>
#341
1
0
0
<CHANNEL>
1
384

C153
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
385
33792 16384
33792 17408
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
386
33792 16384
<OB_ARRAY>
0
1
<CSheRelText>
1
387
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
388
0
1
33077 15528
C153
<OB_ARRAY>
0
0
</OB_ARRAY>
#387
1
0
0
388 </CSheEditText>
</OB_ARRAY>
#386
1
0
0
387 </CSheRelText>
</OB_ARRAY>
#385
1
0
0
386 </CSheNetEndPt>
</OB_ARRAY>
#384
1
0
0
385 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#379
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
384 </CHANNEL>
-1
#0
0
379 </SCPIN>
<SCPIN>
1
389
2
<OB_ARRAY>
0
2
<CSheRelText>
1
390
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
391
0
0
29926 18012
ahb_wt_mask
<OB_ARRAY>
0
0
</OB_ARRAY>
#390
1
0
0
391 </CSheEditText>
</OB_ARRAY>
#389
1
0
0
390 </CSheRelText>
<CSheRelText>
1
392
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
393
1
0
31029 16306
C152
<OB_ARRAY>
0
0
</OB_ARRAY>
#392
1
0
0
393 </CSheEditText>
</OB_ARRAY>
#389
1
0
0
392 </CSheRelText>
</OB_ARRAY>
#341
1
0
0
<CHANNEL>
1
394

C152
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
395
31744 16384
31744 17408
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
396
31744 16384
<OB_ARRAY>
0
1
<CSheRelText>
1
397
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
398
0
1
31029 15528
C152
<OB_ARRAY>
0
0
</OB_ARRAY>
#397
1
0
0
398 </CSheEditText>
</OB_ARRAY>
#396
1
0
0
397 </CSheRelText>
</OB_ARRAY>
#395
1
0
0
396 </CSheNetEndPt>
</OB_ARRAY>
#394
1
0
0
395 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#389
<type>
sc_signal<sc_bv<NUM_MASTERS> >
</type>
<attrs>
0
</attrs>
394 </CHANNEL>
-1
#0
0
389 </SCPIN>
<SCPIN>
1
399
3
<OB_ARRAY>
0
2
<CSheRelText>
1
400
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
401
0
0
28125 18012
ahb_wt_aps
<OB_ARRAY>
0
0
</OB_ARRAY>
#400
1
0
0
401 </CSheEditText>
</OB_ARRAY>
#399
1
0
0
400 </CSheRelText>
<CSheRelText>
1
402
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
403
1
0
28981 16306
C151
<OB_ARRAY>
0
0
</OB_ARRAY>
#402
1
0
0
403 </CSheEditText>
</OB_ARRAY>
#399
1
0
0
402 </CSheRelText>
</OB_ARRAY>
#341
1
0
0
<CHANNEL>
1
404

C151
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
405
29696 16384
29696 17408
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
406
29696 16384
<OB_ARRAY>
0
1
<CSheRelText>
1
407
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
408
0
1
28981 15528
C151
<OB_ARRAY>
0
0
</OB_ARRAY>
#407
1
0
0
408 </CSheEditText>
</OB_ARRAY>
#406
1
0
0
407 </CSheRelText>
</OB_ARRAY>
#405
1
0
0
406 </CSheNetEndPt>
</OB_ARRAY>
#404
1
0
0
405 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#399
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
404 </CHANNEL>
-1
#0
0
399 </SCPIN>
<CSheRelText>
1
409
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
410
0
0
28229 20480
DW_AHB_Arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#409
1
0
0
410 </CSheEditText>
</OB_ARRAY>
#341
1
0
0
409 </CSheRelText>
<CSheRelText>
1
411
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
412
0
0
28368 18126
IBarbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#411
1
0
0
412 </CSheEditText>
</OB_ARRAY>
#341
1
0
0
411 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
413
dw_amba_ahb
DW_AHB_Arbiter

0
0
0
3

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
414
sc_port<sc_signal_in_if<bool>,2>
0
pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#413
1
0
0
0
414 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
415

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#413
1
0
0
2
415 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
416
sc_out<bool>
2
ahbarbint
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#413
1
0
0
0
416 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
417
sc_out<sc_bv<AHB_NUM_MASTERS> >
2
ahb_wt_mask
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#413
1
0
0
0
417 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
418
sc_out<bool>
2
ahb_wt_aps
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#413
1
0
0
0
418 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
413 </CSheIntf>
12
<ts>
1033998073
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
AHB_FULL_INCR
<STR_ARRAY>
0
1
false
</STR_ARRAY>
AHB_WTEN
<STR_ARRAY>
0
1
true
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
EBTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
CombinatoricMode
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
4
IBarbiter/ahbarbint
<VALUES_BY_NAME>
1
419
0
419 </VALUES_BY_NAME>
IBarbiter/ahb_wt_aps
<VALUES_BY_NAME>
1
420
0
420 </VALUES_BY_NAME>
IBarbiter/ahb_wt_mask
<VALUES_BY_NAME>
1
421
0
421 </VALUES_BY_NAME>
IBarbiter/pause
<VALUES_BY_NAME>
1
422
0
422 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#341
</inst>
<isSystemC>
1
</isSystemC>
341 </CELL>
1
0
0
#336
-1
#0
0
338 </SCPIN>
<type>
sc_in<int>
</type>
<attrs>
0
</attrs>
336 </CHANNEL>
-1
#0
0
330 </SCPIN>
<SCPIN>
1
423
4
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
424
1
-3072 -12288
<OB_ARRAY>
0
0
</OB_ARRAY>
#423
1
0
0
424 </CShePinInstSpecData>
<CSheRelText>
1
425
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
426
0
0
46684 8916
decoder_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#425
1
0
0
426 </CSheEditText>
</OB_ARRAY>
#423
1
0
0
425 </CSheRelText>
<CSheRelText>
1
427
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
428
1
0
42878 8114
IBdecoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#427
1
0
0
428 </CSheEditText>
</OB_ARRAY>
#423
1
0
0
427 </CSheRelText>
</OB_ARRAY>
#288
1
0
0
<CHANNEL>
1
429

C80
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
430
35840 9216
46080 9216
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#429
1
0
0
430 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#423
<SCPIN>
1
431
1
<OB_ARRAY>
0
1
<CSheRelText>
1
432
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
433
1
0
36342 8114
IBdecoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#432
1
0
0
433 </CSheEditText>
</OB_ARRAY>
#431
1
0
0
432 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
434
IBdecoder
31744 9216
4
<SYMBOL>
2147483650
435
dw_amba_ahb
DW_AHB_Decoder/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
436
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
436 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
3
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
437
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#435
1
0
0
437 </CSheSymbolPin>
<CSheSymbolPin>
1
438
1
-3072 0
remap_n
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#435
1
0
0
438 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1022849692
</ts>
0
1
435 </SYMBOL>
<OB_ARRAY>
0
4
#431
<SCPIN>
1
439
0
<OB_ARRAY>
0
2
<CSheRelText>
1
440
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
441
0
0
30561 6748
remap_n
<OB_ARRAY>
0
0
</OB_ARRAY>
#440
1
0
0
441 </CSheEditText>
</OB_ARRAY>
#439
1
0
0
440 </CSheRelText>
<CSheRelText>
1
442
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
443
1
0
30967 5042
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#442
1
0
0
443 </CSheEditText>
</OB_ARRAY>
#439
1
0
0
442 </CSheRelText>
</OB_ARRAY>
#434
1
0
0
#108
-1
#0
0
439 </SCPIN>
<CSheRelText>
1
444
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
445
0
0
27861 9216
DW_AHB_Decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#444
1
0
0
445 </CSheEditText>
</OB_ARRAY>
#434
1
0
0
444 </CSheRelText>
<CSheRelText>
1
446
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
447
0
0
27735 6862
IBdecoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#446
1
0
0
447 </CSheEditText>
</OB_ARRAY>
#434
1
0
0
446 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
448
dw_amba_ahb
DW_AHB_Decoder

0
0
0
3

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
449

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#448
1
0
0
2
449 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
450
sc_port<sc_signal_in_if<bool>,2>
0
remap_n
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#448
1
0
0
0
450 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
448 </CSheIntf>
7
<ts>
1027928945
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
1
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
3
IBdecoder/remap_n
<VALUES_BY_NAME>
1
451
0
451 </VALUES_BY_NAME>
ibiu_decoder/remap_n
<VALUES_BY_NAME>
1
452
0
452 </VALUES_BY_NAME>
Idecoder/remap_n
<VALUES_BY_NAME>
1
453
0
453 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#434
</inst>
<isSystemC>
1
</isSystemC>
434 </CELL>
1
0
0
#429
-1
#0
0
431 </SCPIN>
<type>
sc_in<int>
</type>
<attrs>
0
</attrs>
429 </CHANNEL>
-1
#0
0
423 </SCPIN>
#284
<CSheRelText>
1
454
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
455
0
0
45422 19456
DW_ahb_tlm
<OB_ARRAY>
0
0
</OB_ARRAY>
#454
1
0
0
455 </CSheEditText>
</OB_ARRAY>
#288
1
0
0
454 </CSheRelText>
<CSheRelText>
1
456
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
457
0
0
46545 17102
ibus
<OB_ARRAY>
0
0
</OB_ARRAY>
#456
1
0
0
457 </CSheEditText>
</OB_ARRAY>
#288
1
0
0
456 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
458
dw_amba_ahb
DW_ahb_tlm

0
0
0
2

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
459
sc_in<bool>
1
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
0
459 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
460
sc_port<SIF, AHB_NUM_SLAVES>
0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
0
460 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
461
sc_port<ahb_arbiter_if,1>
0
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
0
461 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
462

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
2
462 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
463
sc_port<ahb_decoder_if,1>
0
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
0
463 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
464
sc_in<bool>
1
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#458
1
0
0
0
464 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
458 </CSheIntf>
16
<ts>
1046338105
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
5
MIF
<STR_ARRAY>
0
1
ahb_bus_if
</STR_ARRAY>
Priority
<STR_ARRAY>
0
1
2
</STR_ARRAY>
BusID
<STR_ARRAY>
0
1
1
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
MonitorDelay
<STR_ARRAY>
0
1
SC_ZERO_TIME
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#288
</inst>
<isSystemC>
1
</isSystemC>
288 </CELL>
1
0
0
#278
-1
#0
0
284 </SCPIN>
<SCPIN>
1
465
0
<OB_ARRAY>
0
2
<CSheRelText>
1
466
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
467
0
0
37720 55900
p
<OB_ARRAY>
0
0
</OB_ARRAY>
#466
1
0
0
467 </CSheEditText>
</OB_ARRAY>
#465
1
0
0
466 </CSheRelText>
<CSheRelText>
1
468
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
469
1
0
37332 54194
ibus
<OB_ARRAY>
0
0
</OB_ARRAY>
#468
1
0
0
469 </CSheEditText>
</OB_ARRAY>
#465
1
0
0
468 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
470
IBUSMonitor
37888 58368
1
<SYMBOL>
2147483650
471
dw_amba_ahb
DW_AHB_Monitor/__df_sym__

0


13
m_pFilledPts 0
<CShePrimInstSpecData>
1
472
15780518
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
472 </CShePrimInstSpecData>
m_pFilledPts 2
<CShePrimInstSpecData>
1
473
12632256
8421504
-1
0 512
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
473 </CShePrimInstSpecData>
m_pFilledPts 3
<CShePrimInstSpecData>
1
474
16776960
16776960
-1
-1151 256
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
474 </CShePrimInstSpecData>
m_pFilledPts 4
<CShePrimInstSpecData>
1
475
8421504
8421504
-1
-2431 1664
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
475 </CShePrimInstSpecData>
m_pText 2
<CSheTextInstSpecData>
2147483650
476
512
10789024
-1
0
2191 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
476 </CSheTextInstSpecData>
m_pFilledPts 5
<CShePrimInstSpecData>
1
477
8421504
8421504
-1
2432 1664
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
477 </CShePrimInstSpecData>
m_pPts 0
<CShePrimInstSpecData>
1
478
16777215
10789024
-1
-1151 256
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
478 </CShePrimInstSpecData>
m_pText 5
<CSheTextInstSpecData>
2147483650
479
1024
10789024
-1
0
2334 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
479 </CSheTextInstSpecData>
m_pText 4
<CSheTextInstSpecData>
2147483650
480
1024
10789024
-1
0
1566 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
480 </CSheTextInstSpecData>
m_pText 1
<CSheTextInstSpecData>
2147483650
481
512
10789024
-1
0
1679 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
481 </CSheTextInstSpecData>
m_pText 3
<CSheTextInstSpecData>
2147483650
482
512
10789024
-1
0
2703 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
482 </CSheTextInstSpecData>
m_pFilledPts 1
<CShePrimInstSpecData>
1
483
8421504
8421504
-1
0 -767
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
483 </CShePrimInstSpecData>
m_pText 0
<CSheTextInstSpecData>
2147483650
484
512
10789024
-1
0
1167 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
484 </CSheTextInstSpecData>

13
700000000
0
700000001
1
700000002
2
700000003
3
700000004
4
700000005
5
300000006
0
500000007
0
500000008
1
500000009
2
500000010
3
500000011
4
500000012
5
13
0
0
0
0
0
0
0
-4096 -3072 4096 3072
2
1
20
-2816 0
-2560 0
-2304 0
-2304 512
-1792 512
-1792 0
-1536 0
-1536 512
-1280 512
-1280 0
-1024 0
-1024 512
-256 512
-256 0
0 0
0 512
256 512
256 0
512 0
512 0
13
6
o
o
o
o
o
o
6
1024 -256 1310 256
1536 -256 1822 256
2048 -256 2334 256
2560 -256 2846 256
1280 512 1852 1536
2048 512 2620 1536
0
0
6
9
-4096 -2560
-3584 -3072
3584 -3072
4096 -2560
4096 2560
3584 3072
-3584 3072
-4096 2560
-4096 -2560
5
-3072 -512
-2560 -1024
2560 -1024
3072 -512
-3072 -512
6
-3072 -512
-3072 1536
3072 1536
3072 -512
3072 -512
-3072 -512
5
-2816 -256
512 -256
512 768
-2816 768
-2816 -256
5
-2816 1536
-2048 1536
-2048 1792
-2816 1792
-2816 1536
5
2048 1536
2816 1536
2816 1792
2048 1792
2048 1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
485
3
0 -3072
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#471
1
0
0
485 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1013096019
</ts>
0
1
471 </SYMBOL>
<OB_ARRAY>
0
3
#465
<CSheRelText>
1
486
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
487
0
0
34182 58368
DW_AHB_Monitor
<OB_ARRAY>
0
0
</OB_ARRAY>
#486
1
0
0
487 </CSheEditText>
</OB_ARRAY>
#470
1
0
0
486 </CSheRelText>
<CSheRelText>
1
488
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
489
0
0
32613 56014
IBUSMonitor
<OB_ARRAY>
0
0
</OB_ARRAY>
#488
1
0
0
489 </CSheEditText>
</OB_ARRAY>
#470
1
0
0
488 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
490
dw_amba_ahb
DW_AHB_Monitor

0
0
0
2

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
491
sc_port<ahb_monitor_if>
0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#490
1
0
0
0
491 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
490 </CSheIntf>
4
<ts>
1018332748
</ts>
<ctor>
$name,"IBusTraceFile","IBusStatFile"
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
MonitorTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
StatisticsTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
FileTraceStartTime
<STR_ARRAY>
0
1
TraceStartTime
</STR_ARRAY>
FileTraceTimeUnit
<STR_ARRAY>
0
1
SC_NS
</STR_ARRAY>
StatisticsInterval
<STR_ARRAY>
0
1
128
</STR_ARRAY>
FileTraceEndTime
<STR_ARRAY>
0
1
TraceEndTime
</STR_ARRAY>
SignalTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
3
IBUSMonitor/p
<VALUES_BY_NAME>
1
492
0
492 </VALUES_BY_NAME>
M68/p
<VALUES_BY_NAME>
1
493
0
493 </VALUES_BY_NAME>
M57/p
<VALUES_BY_NAME>
1
494
0
494 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#470
</inst>
<isSystemC>
1
</isSystemC>
470 </CELL>
1
0
0
#278
-1
#0
0
465 </SCPIN>
<type>
sc_fifo<int>(4)
</type>
<attrs>
0
</attrs>
278 </CHANNEL>
-1
#0
0
273 </SCPIN>
<SCPIN>
1
495
7
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
496
2
0 -1024
<OB_ARRAY>
0
0
</OB_ARRAY>
#495
1
0
0
496 </CShePinInstSpecData>
<CSheRelText>
1
497
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
498
0
0
18729 51924
dbiu
<OB_ARRAY>
0
0
</OB_ARRAY>
#497
1
0
0
498 </CSheEditText>
</OB_ARRAY>
#495
1
0
0
497 </CSheRelText>
<CSheRelText>
1
499
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
500
1
0
20982 51122
dbus
<OB_ARRAY>
0
0
</OB_ARRAY>
#499
1
0
0
500 </CSheEditText>
</OB_ARRAY>
#495
1
0
0
499 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
501

C161
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
502
28672 55296
28672 52224
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#501
1
0
0
502 </CSheSCNetLine>
<CSheSCNetLine>
1
503
44032 52224
44032 60416
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#501
1
0
0
503 </CSheSCNetLine>
<CSheSCNetLine>
1
504
44032 60416
46080 60416
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#501
1
0
0
504 </CSheSCNetLine>
<CSheSCNetLine>
1
505
20480 52224
44032 52224
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#501
1
0
0
505 </CSheSCNetLine>
<CSheSolderDot>
1
506
28672 52224
<OB_ARRAY>
0
0
</OB_ARRAY>
#501
1
0
0
506 </CSheSolderDot>
</OB_ARRAY>
#0
1
0
0
#64
3
<SCPIN>
1
507
0
<OB_ARRAY>
0
2
<CSheRelText>
1
508
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
509
0
0
28504 55900
p
<OB_ARRAY>
0
0
</OB_ARRAY>
#508
1
0
0
509 </CSheEditText>
</OB_ARRAY>
#507
1
0
0
508 </CSheRelText>
<CSheRelText>
1
510
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
511
1
0
28019 54194
dbus
<OB_ARRAY>
0
0
</OB_ARRAY>
#510
1
0
0
511 </CSheEditText>
</OB_ARRAY>
#507
1
0
0
510 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
512
DBUSMonitor
28672 58368
1
#471
<OB_ARRAY>
0
3
#507
<CSheRelText>
1
513
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
514
0
0
24966 58368
DW_AHB_Monitor
<OB_ARRAY>
0
0
</OB_ARRAY>
#513
1
0
0
514 </CSheEditText>
</OB_ARRAY>
#512
1
0
0
513 </CSheRelText>
<CSheRelText>
1
515
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
516
0
0
22975 56014
DBUSMonitor
<OB_ARRAY>
0
0
</OB_ARRAY>
#515
1
0
0
516 </CSheEditText>
</OB_ARRAY>
#512
1
0
0
515 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#490
3
<ts>
1018332748
</ts>
<ctor>
$name, "DBusTraceFile", "DBusStatFile"
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
MonitorTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
StatisticsTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
FileTraceStartTime
<STR_ARRAY>
0
1
TraceStartTime
</STR_ARRAY>
FileTraceTimeUnit
<STR_ARRAY>
0
1
SC_NS
</STR_ARRAY>
StatisticsInterval
<STR_ARRAY>
0
1
128
</STR_ARRAY>
FileTraceEndTime
<STR_ARRAY>
0
1
TraceEndTime
</STR_ARRAY>
SignalTrace
<STR_ARRAY>
0
1
DoTrace
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
2
DBUSMonitor/p
<VALUES_BY_NAME>
1
517
0
517 </VALUES_BY_NAME>
M68/p
<VALUES_BY_NAME>
1
518
0
518 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#512
</inst>
<isSystemC>
1
</isSystemC>
512 </CELL>
1
0
0
#501
-1
#0
0
507 </SCPIN>
<SCPIN>
1
519
5
<OB_ARRAY>
0
2
<CShePinInstSpecData>
1
520
1
0 -15360
<OB_ARRAY>
0
0
</OB_ARRAY>
#519
1
0
0
520 </CShePinInstSpecData>
<CSheRelText>
1
521
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
522
1
0
44272 59314
dbus
<OB_ARRAY>
0
0
</OB_ARRAY>
#521
1
0
0
522 </CSheEditText>
</OB_ARRAY>
#519
1
0
0
521 </CSheRelText>
</OB_ARRAY>
#155
1
0
0
#501
-1
#0
0
519 </SCPIN>
#495
<type>
sc_signal<ahb_master_if >
</type>
<attrs>
0
</attrs>
501 </CHANNEL>
-1
#0
0
495 </SCPIN>
<SCPIN>
1
523
8
<OB_ARRAY>
0
2
<CSheRelText>
1
524
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
525
0
0
10844 46804
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#524
1
0
0
525 </CSheEditText>
</OB_ARRAY>
#523
1
0
0
524 </CSheRelText>
<CSheRelText>
1
526
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
527
1
0
7938 46002
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#526
1
0
0
527 </CSheEditText>
</OB_ARRAY>
#523
1
0
0
526 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
528

VINITHI
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
529
3072 47104
10240 47104
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#528
1
0
0
529 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#523
<SCPIN>
1
530
3
<OB_ARRAY>
0
2
<CSheRelText>
1
531
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
532
0
0
668 46804
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#531
1
0
0
532 </CSheEditText>
</OB_ARRAY>
#530
1
0
0
531 </CSheRelText>
<CSheRelText>
1
533
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
534
1
0
3574 46002
VINITHI
<OB_ARRAY>
0
0
</OB_ARRAY>
#533
1
0
0
534 </CSheEditText>
</OB_ARRAY>
#530
1
0
0
533 </CSheRelText>
</OB_ARRAY>
#181
1
0
0
#528
-1
#0
0
530 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
528 </CHANNEL>
-1
#0
0
523 </SCPIN>
<SCPIN>
1
535
9
<OB_ARRAY>
0
2
<CSheRelText>
1
536
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
537
0
0
10844 48852
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#536
1
0
0
537 </CSheEditText>
</OB_ARRAY>
#535
1
0
0
536 </CSheRelText>
<CSheRelText>
1
538
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
539
1
0
7673 48050
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#538
1
0
0
539 </CSheEditText>
</OB_ARRAY>
#535
1
0
0
538 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
540

INITRAM
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
541
3072 49152
10240 49152
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#540
1
0
0
541 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#535
<SCPIN>
1
542
5
<OB_ARRAY>
0
2
<CSheRelText>
1
543
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
544
0
0
403 48852
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#543
1
0
0
544 </CSheEditText>
</OB_ARRAY>
#542
1
0
0
543 </CSheRelText>
<CSheRelText>
1
545
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
546
1
0
3574 48050
INITRAM
<OB_ARRAY>
0
0
</OB_ARRAY>
#545
1
0
0
546 </CSheEditText>
</OB_ARRAY>
#542
1
0
0
545 </CSheRelText>
</OB_ARRAY>
#181
1
0
0
#540
-1
#0
0
542 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
540 </CHANNEL>
-1
#0
0
535 </SCPIN>
<SCPIN>
1
547
10
<OB_ARRAY>
0
2
<CSheRelText>
1
548
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
549
0
0
18676 40660
itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#548
1
0
0
549 </CSheEditText>
</OB_ARRAY>
#547
1
0
0
548 </CSheRelText>
<CSheRelText>
1
550
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
551
1
0
20982 39858
Itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#550
1
0
0
551 </CSheEditText>
</OB_ARRAY>
#547
1
0
0
550 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
552

C99
<OB_ARRAY>
0
3
<CSheSCNetLine>
1
553
25600 36864
28672 36864
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#552
1
0
0
553 </CSheSCNetLine>
<CSheSCNetLine>
1
554
25600 40960
25600 36864
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#552
1
0
0
554 </CSheSCNetLine>
<CSheSCNetLine>
1
555
20480 40960
25600 40960
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#552
1
0
0
555 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#547
<SCPIN>
1
556
0
<OB_ARRAY>
0
1
<CSheRelText>
1
557
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
558
1
0
26970 35762
Itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#557
1
0
0
558 </CSheEditText>
</OB_ARRAY>
#556
1
0
0
557 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
559
Itcm
32768 36864
6
<SYMBOL>
2147483650
560
dw_arm_processors_aux
DW_TCMemory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
2
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
561
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#560
1
0
0
561 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
560 </SYMBOL>
<OB_ARRAY>
0
3
#556
<CSheRelText>
1
562
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
563
0
0
29562 36864
DW_TCMemory
<OB_ARRAY>
0
0
</OB_ARRAY>
#562
1
0
0
563 </CSheEditText>
</OB_ARRAY>
#559
1
0
0
562 </CSheRelText>
<CSheRelText>
1
564
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
565
0
0
31185 34510
Itcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#564
1
0
0
565 </CSheEditText>
</OB_ARRAY>
#559
1
0
0
564 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
566
dw_arm_processors_aux
DW_TCMemory

0
0
0
2

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
567

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#566
1
0
0
2
567 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
566 </CSheIntf>
12
<ts>
1029279202
</ts>
<ctor>
$name, TCM_4KB, 0xff000
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
WarningEnable
<STR_ARRAY>
0
1
false
</STR_ARRAY>
WriteWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#559
</inst>
<isSystemC>
1
</isSystemC>
559 </CELL>
1
0
0
#552
-1
#0
0
556 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
552 </CHANNEL>
-1
#0
0
547 </SCPIN>
<SCPIN>
1
568
11
<OB_ARRAY>
0
2
<CSheRelText>
1
569
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
570
0
0
18482 44756
dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#569
1
0
0
570 </CSheEditText>
</OB_ARRAY>
#568
1
0
0
569 </CSheRelText>
<CSheRelText>
1
571
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
572
1
0
20982 43954
Dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#571
1
0
0
572 </CSheEditText>
</OB_ARRAY>
#568
1
0
0
571 </CSheRelText>
</OB_ARRAY>
#202
1
0
0
<CHANNEL>
1
573

C101
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
574
20480 45056
28672 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#573
1
0
0
574 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#568
<SCPIN>
1
575
0
<OB_ARRAY>
0
1
<CSheRelText>
1
576
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
577
1
0
26741 43954
Dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#576
1
0
0
577 </CSheEditText>
</OB_ARRAY>
#575
1
0
0
576 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
578
Dtcm
32768 45056
6
#560
<OB_ARRAY>
0
3
#575
<CSheRelText>
1
579
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
580
0
0
29562 45056
DW_TCMemory
<OB_ARRAY>
0
0
</OB_ARRAY>
#579
1
0
0
580 </CSheEditText>
</OB_ARRAY>
#578
1
0
0
579 </CSheRelText>
<CSheRelText>
1
581
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
582
0
0
30763 42702
Dtcm
<OB_ARRAY>
0
0
</OB_ARRAY>
#581
1
0
0
582 </CSheEditText>
</OB_ARRAY>
#578
1
0
0
581 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#566
8
<ts>
1029279202
</ts>
<ctor>
$name,TCM_4KB, 0x20000
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
WarningEnable
<STR_ARRAY>
0
1
false
</STR_ARRAY>
WriteWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#578
</inst>
<isSystemC>
1
</isSystemC>
578 </CELL>
1
0
0
#573
-1
#0
0
575 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
573 </CHANNEL>
-1
#0
0
568 </SCPIN>
<CSheRelText>
1
583
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
584
0
0
12007 48128
DW_arm926ejs
<OB_ARRAY>
0
0
</OB_ARRAY>
#583
1
0
0
584 </CSheEditText>
</OB_ARRAY>
#202
1
0
0
583 </CSheRelText>
<CSheRelText>
1
585
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
586
0
0
12406 45774
arm926
<OB_ARRAY>
0
0
</OB_ARRAY>
#585
1
0
0
586 </CSheEditText>
</OB_ARRAY>
#202
1
0
0
585 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
587
dw_arm_processors
DW_arm926ejs

0
0
0
1

<OB_ARRAY>
0
12
<CSheSCIntfPin>
2147483650
588
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
588 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
589
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
589 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
590
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
590 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
591
sc_in_clk
1
clock
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
591 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
592
ahb_master_port
0
ibiu
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
592 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
593
ahb_master_port
0
dbiu
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
593 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
594
sc_in<bool>
1
VINITHI
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
594 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
595
sc_in<bool>
1
INITRAM
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
595 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
596
sc_port<tcm_slave_if>
0
itcm
10
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
596 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
597
sc_port<tcm_slave_if>
0
dtcm
11
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
597 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
598
sc_in<bool>
1
DHClkEn
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
598 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
599
sc_in<bool>
1
IHClkEn
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#587
1
0
0
0
599 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
587 </CSheIntf>
29
<ts>
1044322524
</ts>
<ctor>
$name, 1, true, 1, true, BigEndian, ProgName, Debugger
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
MasterIDibiu
<STR_ARRAY>
0
1
1
</STR_ARRAY>
MasterIDdbiu
<STR_ARRAY>
0
1
2
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#202
</inst>
<isSystemC>
1
</isSystemC>
202 </CELL>
1
0
0
#195
-1
#0
0
197 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
195 </CHANNEL>
-1
#0
0
190 </SCPIN>
#223
#235
#530
#176
#542
<SCPIN>
1
600
6
<OB_ARRAY>
0
1
<CSheRelText>
1
601
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
602
1
0
-6115 43954
intr_gen1
<OB_ARRAY>
0
0
</OB_ARRAY>
#601
1
0
0
602 </CSheEditText>
</OB_ARRAY>
#600
1
0
0
601 </CSheRelText>
</OB_ARRAY>
#181
1
0
0
<CHANNEL>
1
603

C26
<OB_ARRAY>
0
5
<CSheSCNetLine>
1
604
50176 93184
53248 93184
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#603
1
0
0
604 </CSheSCNetLine>
<CSheSCNetLine>
1
605
53248 93184
53248 100352
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#603
1
0
0
605 </CSheSCNetLine>
<CSheSCNetLine>
1
606
53248 100352
-29696 100352
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#603
1
0
0
606 </CSheSCNetLine>
<CSheSCNetLine>
1
607
-29696 100352
-29696 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#603
1
0
0
607 </CSheSCNetLine>
<CSheSCNetLine>
1
608
-29696 45056
-3072 45056
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#603
1
0
0
608 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
<SCPIN>
1
609
17
<OB_ARRAY>
0
2
<CSheRelText>
1
610
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
611
0
0
46801 92884
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#610
1
0
0
611 </CSheEditText>
</OB_ARRAY>
#609
1
0
0
610 </CSheRelText>
<CSheRelText>
1
612
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
613
1
0
50678 92082
intr_gen1
<OB_ARRAY>
0
0
</OB_ARRAY>
#612
1
0
0
613 </CSheEditText>
</OB_ARRAY>
#609
1
0
0
612 </CSheRelText>
</OB_ARRAY>
#155
1
0
0
#603
2
<CSheSymbolPin>
1
614
2
2048 17408
slave_port_17
17
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
614 </CSheSymbolPin>
0
609 </SCPIN>
#600
<type>
sc_signal<>
</type>
<attrs>
0
</attrs>
603 </CHANNEL>
-1
#0
0
600 </SCPIN>
<CSheRelText>
1
615
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
616
0
0
-2515 45056
DW_IntrGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#615
1
0
0
616 </CSheEditText>
</OB_ARRAY>
#181
1
0
0
615 </CSheRelText>
<CSheRelText>
1
617
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
618
0
0
-3904 42702
intr_gen1
<OB_ARRAY>
0
0
</OB_ARRAY>
#617
1
0
0
618 </CSheEditText>
</OB_ARRAY>
#181
1
0
0
617 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
619
dw_arm_processors_aux
DW_IntrGen

0
0
0
1

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
620
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#619
1
0
0
0
620 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
621
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#619
1
0
0
0
621 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
622
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#619
1
0
0
0
622 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
623
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#619
1
0
0
0
623 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
624
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#619
1
0
0
0
624 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
625
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#619
1
0
0
0
625 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
626

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#619
1
0
0
2
626 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
619 </CSheIntf>
19
<ts>
1057683677
</ts>
<ctor>
$name, IntrGenStartAddr, IntrGenEndAddr, "", BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
WriteWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
3
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#181
</inst>
<isSystemC>
1
</isSystemC>
181 </CELL>
1
0
0
#170
-1
#0
0
176 </SCPIN>
#164
<SCPIN>
1
627
4
<OB_ARRAY>
0
2
<CSheRelText>
1
628
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
629
0
0
-11372 54996
DBusHClk
<OB_ARRAY>
0
0
</OB_ARRAY>
#628
1
0
0
629 </CSheEditText>
</OB_ARRAY>
#627
1
0
0
628 </CSheRelText>
<CSheRelText>
1
630
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
631
1
0
-7690 54194
C179
<OB_ARRAY>
0
0
</OB_ARRAY>
#630
1
0
0
631 </CSheEditText>
</OB_ARRAY>
#627
1
0
0
630 </CSheRelText>
</OB_ARRAY>
#45
1
0
0
#170
-1
#0
0
627 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
170 </CHANNEL>
-1
#0
0
164 </SCPIN>
<SCPIN>
1
632
1
<OB_ARRAY>
0
2
<CSheRelText>
1
633
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
634
0
0
48128 53852
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#633
1
0
0
634 </CSheEditText>
</OB_ARRAY>
#632
1
0
0
633 </CSheRelText>
<CSheRelText>
1
635
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
636
1
0
48375 52146
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#635
1
0
0
636 </CSheEditText>
</OB_ARRAY>
#632
1
0
0
635 </CSheRelText>
</OB_ARRAY>
#155
1
0
0
#108
-1
#0
0
632 </SCPIN>
#321
<SCPIN>
1
637
3
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
638
1
-1024 -22528
<OB_ARRAY>
0
0
</OB_ARRAY>
#637
1
0
0
638 </CShePinInstSpecData>
<CSheRelText>
1
639
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
640
0
0
46684 75476
arbiter_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#639
1
0
0
640 </CSheEditText>
</OB_ARRAY>
#637
1
0
0
639 </CSheRelText>
<CSheRelText>
1
641
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
642
1
0
43037 74674
DBarbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#641
1
0
0
642 </CSheEditText>
</OB_ARRAY>
#637
1
0
0
641 </CSheRelText>
</OB_ARRAY>
#155
1
0
0
<CHANNEL>
1
643

C76
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
644
38912 75776
46080 75776
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#643
1
0
0
644 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#637
<SCPIN>
1
645
4
<OB_ARRAY>
0
1
<CSheRelText>
1
646
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
647
1
0
39414 74674
DBarbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#646
1
0
0
647 </CSheEditText>
</OB_ARRAY>
#645
1
0
0
646 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
648
DBarbiter
34816 75776
4
#66
<OB_ARRAY>
0
7
#645
<SCPIN>
1
649
0
<OB_ARRAY>
0
2
<CSheRelText>
1
650
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
651
0
0
31956 73308
pause
<OB_ARRAY>
0
0
</OB_ARRAY>
#650
1
0
0
651 </CSheEditText>
</OB_ARRAY>
#649
1
0
0
650 </CSheRelText>
<CSheRelText>
1
652
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
653
1
0
32080 71602
Low1
<OB_ARRAY>
0
0
</OB_ARRAY>
#652
1
0
0
653 </CSheEditText>
</OB_ARRAY>
#649
1
0
0
652 </CSheRelText>
</OB_ARRAY>
#648
1
0
0
<CHANNEL>
1
654

Low1
<OB_ARRAY>
0
2
<CSheSCNetLine>
1
655
32768 72704
32768 70656
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#654
1
0
0
655 </CSheSCNetLine>
<CSheSCNetLine>
1
656
32768 70656
20480 70656
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#654
1
0
0
656 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#649
<SCPIN>
1
657
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
658
2
0 0
<OB_ARRAY>
0
0
</OB_ARRAY>
#657
1
0
0
658 </CShePinInstSpecData>
<CSheRelText>
1
659
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
660
0
0
18941 70356
Out
<OB_ARRAY>
0
0
</OB_ARRAY>
#659
1
0
0
660 </CSheEditText>
</OB_ARRAY>
#657
1
0
0
659 </CSheRelText>
<CSheRelText>
1
661
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
662
1
0
20982 69554
Low1
<OB_ARRAY>
0
0
</OB_ARRAY>
#661
1
0
0
662 </CSheEditText>
</OB_ARRAY>
#657
1
0
0
661 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
663
LowGen1
15360 70656
1
#364
<OB_ARRAY>
0
3
#657
<CSheRelText>
1
664
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
665
0
0
13213 70656
ConstGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#664
1
0
0
665 </CSheEditText>
</OB_ARRAY>
#663
1
0
0
664 </CSheRelText>
<CSheRelText>
1
666
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
667
0
0
11562 68302
LowGen1
<OB_ARRAY>
0
0
</OB_ARRAY>
#666
1
0
0
667 </CSheEditText>
</OB_ARRAY>
#663
1
0
0
666 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#370
2
<ts>
1006249371
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
ConstValue
<STR_ARRAY>
0
1
false
</STR_ARRAY>
T
<STR_ARRAY>
0
1
bool
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
8
M56/Out
<VALUES_BY_NAME>
1
668
0
668 </VALUES_BY_NAME>
ResetGen/Out
<VALUES_BY_NAME>
1
669
0
669 </VALUES_BY_NAME>
LowGen1/Out
<VALUES_BY_NAME>
1
670
0
670 </VALUES_BY_NAME>
ResetLow/Out
<VALUES_BY_NAME>
1
671
0
671 </VALUES_BY_NAME>
RestLow/Out
<VALUES_BY_NAME>
1
672
0
672 </VALUES_BY_NAME>
M31/Out
<VALUES_BY_NAME>
1
673
0
673 </VALUES_BY_NAME>
FalseGen/Out
<VALUES_BY_NAME>
1
674
0
674 </VALUES_BY_NAME>
M32/Out
<VALUES_BY_NAME>
1
675
0
675 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#663
</inst>
<isSystemC>
1
</isSystemC>
663 </CELL>
1
0
0
#654
-1
#0
0
657 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
654 </CHANNEL>
-1
#0
0
649 </SCPIN>
<SCPIN>
1
676
1
<OB_ARRAY>
0
2
<CSheRelText>
1
677
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
678
0
0
33519 77644
ahbarbint
<OB_ARRAY>
0
0
</OB_ARRAY>
#677
1
0
0
678 </CSheEditText>
</OB_ARRAY>
#676
1
0
0
677 </CSheRelText>
<CSheRelText>
1
679
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
680
1
0
34101 79350
C150
<OB_ARRAY>
0
0
</OB_ARRAY>
#679
1
0
0
680 </CSheEditText>
</OB_ARRAY>
#676
1
0
0
679 </CSheRelText>
</OB_ARRAY>
#648
1
0
0
<CHANNEL>
1
681

C150
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
682
34816 80896
34816 78848
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
683
34816 80896
<OB_ARRAY>
0
1
<CSheRelText>
1
684
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
685
0
1
34101 81152
C150
<OB_ARRAY>
0
0
</OB_ARRAY>
#684
1
0
0
685 </CSheEditText>
</OB_ARRAY>
#683
1
0
0
684 </CSheRelText>
</OB_ARRAY>
#682
1
0
0
683 </CSheNetEndPt>
</OB_ARRAY>
#681
1
0
0
682 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#676
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
681 </CHANNEL>
-1
#0
0
676 </SCPIN>
<SCPIN>
1
686
2
<OB_ARRAY>
0
2
<CSheRelText>
1
687
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
688
0
0
30950 77644
ahb_wt_mask
<OB_ARRAY>
0
0
</OB_ARRAY>
#687
1
0
0
688 </CSheEditText>
</OB_ARRAY>
#686
1
0
0
687 </CSheRelText>
<CSheRelText>
1
689
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
690
1
0
32053 79350
C149
<OB_ARRAY>
0
0
</OB_ARRAY>
#689
1
0
0
690 </CSheEditText>
</OB_ARRAY>
#686
1
0
0
689 </CSheRelText>
</OB_ARRAY>
#648
1
0
0
<CHANNEL>
1
691

C149
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
692
32768 78848
32768 80896
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
693
32768 80896
<OB_ARRAY>
0
1
<CSheRelText>
1
694
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
695
0
1
32053 81152
C149
<OB_ARRAY>
0
0
</OB_ARRAY>
#694
1
0
0
695 </CSheEditText>
</OB_ARRAY>
#693
1
0
0
694 </CSheRelText>
</OB_ARRAY>
#692
1
0
0
693 </CSheNetEndPt>
</OB_ARRAY>
#691
1
0
0
692 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#686
<type>
sc_signal<sc_bv<NUM_MASTERS> >
</type>
<attrs>
0
</attrs>
691 </CHANNEL>
-1
#0
0
686 </SCPIN>
<SCPIN>
1
696
3
<OB_ARRAY>
0
2
<CSheRelText>
1
697
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
698
0
0
29149 77644
ahb_wt_aps
<OB_ARRAY>
0
0
</OB_ARRAY>
#697
1
0
0
698 </CSheEditText>
</OB_ARRAY>
#696
1
0
0
697 </CSheRelText>
<CSheRelText>
1
699
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
700
1
0
30005 79350
C148
<OB_ARRAY>
0
0
</OB_ARRAY>
#699
1
0
0
700 </CSheEditText>
</OB_ARRAY>
#696
1
0
0
699 </CSheRelText>
</OB_ARRAY>
#648
1
0
0
<CHANNEL>
1
701

C148
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
702
30720 80896
30720 78848
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
703
30720 80896
<OB_ARRAY>
0
1
<CSheRelText>
1
704
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
705
0
1
30005 81152
C148
<OB_ARRAY>
0
0
</OB_ARRAY>
#704
1
0
0
705 </CSheEditText>
</OB_ARRAY>
#703
1
0
0
704 </CSheRelText>
</OB_ARRAY>
#702
1
0
0
703 </CSheNetEndPt>
</OB_ARRAY>
#701
1
0
0
702 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#696
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
701 </CHANNEL>
-1
#0
0
696 </SCPIN>
<CSheRelText>
1
706
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
707
0
0
29253 75776
DW_AHB_Arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#706
1
0
0
707 </CSheEditText>
</OB_ARRAY>
#648
1
0
0
706 </CSheRelText>
<CSheRelText>
1
708
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
709
0
0
28970 73422
DBarbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#708
1
0
0
709 </CSheEditText>
</OB_ARRAY>
#648
1
0
0
708 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#413
12
<ts>
1033998073
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
AHB_FULL_INCR
<STR_ARRAY>
0
1
false
</STR_ARRAY>
AHB_WTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
EBTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
CombinatoricMode
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#648
</inst>
<isSystemC>
1
</isSystemC>
648 </CELL>
1
0
0
#643
-1
#0
0
645 </SCPIN>
<type>
sc_fifo<int>(4)
</type>
<attrs>
0
</attrs>
643 </CHANNEL>
-1
#0
0
637 </SCPIN>
<SCPIN>
1
710
4
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
711
1
-3072 -11264
<OB_ARRAY>
0
0
</OB_ARRAY>
#710
1
0
0
711 </CShePinInstSpecData>
<CSheRelText>
1
712
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
713
0
0
46684 86740
decoder_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#712
1
0
0
713 </CSheEditText>
</OB_ARRAY>
#710
1
0
0
712 </CSheRelText>
<CSheRelText>
1
714
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
715
1
0
42649 85938
DBdecoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#714
1
0
0
715 </CSheEditText>
</OB_ARRAY>
#710
1
0
0
714 </CSheRelText>
</OB_ARRAY>
#155
1
0
0
<CHANNEL>
1
716

C74
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
717
37888 87040
46080 87040
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#716
1
0
0
717 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
#710
<SCPIN>
1
718
1
<OB_ARRAY>
0
1
<CSheRelText>
1
719
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
720
1
0
38390 85938
DBdecoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#719
1
0
0
720 </CSheEditText>
</OB_ARRAY>
#718
1
0
0
719 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
721
DBdecoder
33792 87040
8
#435
<OB_ARRAY>
0
4
#718
<SCPIN>
1
722
0
<OB_ARRAY>
0
2
<CSheRelText>
1
723
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
724
0
0
32609 88908
remap_n
<OB_ARRAY>
0
0
</OB_ARRAY>
#723
1
0
0
724 </CSheEditText>
</OB_ARRAY>
#722
1
0
0
723 </CSheRelText>
<CSheRelText>
1
725
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
726
1
0
33015 90614
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#725
1
0
0
726 </CSheEditText>
</OB_ARRAY>
#722
1
0
0
725 </CSheRelText>
</OB_ARRAY>
#721
1
0
0
#108
-1
#0
0
722 </SCPIN>
<CSheRelText>
1
727
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
728
0
0
29909 87040
DW_AHB_Decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#727
1
0
0
728 </CSheEditText>
</OB_ARRAY>
#721
1
0
0
727 </CSheRelText>
<CSheRelText>
1
729
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
730
0
0
29361 84686
DBdecoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#729
1
0
0
730 </CSheEditText>
</OB_ARRAY>
#721
1
0
0
729 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#448
9
<ts>
1027928945
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
1
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
2
DBdecoder/remap_n
<VALUES_BY_NAME>
1
731
0
731 </VALUES_BY_NAME>
dbiu_decoder/remap_n
<VALUES_BY_NAME>
1
732
0
732 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#721
</inst>
<isSystemC>
1
</isSystemC>
721 </CELL>
1
0
0
#716
-1
#0
0
718 </SCPIN>
<type>
sc_signal<>
</type>
<attrs>
0
</attrs>
716 </CHANNEL>
-1
#0
0
710 </SCPIN>
#519
<CSheRelText>
1
733
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
734
0
0
45422 75776
DW_ahb_tlm
<OB_ARRAY>
0
0
</OB_ARRAY>
#733
1
0
0
734 </CSheEditText>
</OB_ARRAY>
#155
1
0
0
733 </CSheRelText>
<CSheRelText>
1
735
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
736
0
0
46229 73422
dbus
<OB_ARRAY>
0
0
</OB_ARRAY>
#735
1
0
0
736 </CSheEditText>
</OB_ARRAY>
#155
1
0
0
735 </CSheRelText>
#609
#150
<SCPIN>
1
737
15
<OB_ARRAY>
0
2
<CSheRelText>
1
738
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
739
0
0
46801 74452
slave_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#738
1
0
0
739 </CSheEditText>
</OB_ARRAY>
#737
1
0
0
738 </CSheRelText>
<CSheRelText>
1
740
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
741
1
0
50678 73650
StackMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#740
1
0
0
741 </CSheEditText>
</OB_ARRAY>
#737
1
0
0
740 </CSheRelText>
</OB_ARRAY>
#155
1
0
0
<CHANNEL>
1
742

C92
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
743
50176 74752
70656 74752
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#742
1
0
0
743 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
<SCPIN>
1
744
1
<OB_ARRAY>
0
1
<CSheRelText>
1
745
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
746
1
0
67366 73650
StackMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#745
1
0
0
746 </CSheEditText>
</OB_ARRAY>
#744
1
0
0
745 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
747
StackMem
74752 74752
2
#100
<OB_ARRAY>
0
4
#744
<SCPIN>
1
748
0
<OB_ARRAY>
0
2
<CSheRelText>
1
749
0.5
1
0.5
0
-900001
0 102
<OB_ARRAY>
0
1
<CSheEditText>
1
750
0
0
73728 72284
hresetn
<OB_ARRAY>
0
0
</OB_ARRAY>
#749
1
0
0
750 </CSheEditText>
</OB_ARRAY>
#748
1
0
0
749 </CSheRelText>
<CSheRelText>
1
751
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
752
1
0
73975 70578
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#751
1
0
0
752 </CSheEditText>
</OB_ARRAY>
#748
1
0
0
751 </CSheRelText>
</OB_ARRAY>
#747
1
0
0
#108
-1
#0
0
748 </SCPIN>
<CSheRelText>
1
753
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
754
0
0
70958 74752
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#753
1
0
0
754 </CSheEditText>
</OB_ARRAY>
#747
1
0
0
753 </CSheRelText>
<CSheRelText>
1
755
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
756
0
0
70743 72398
StackMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#755
1
0
0
756 </CSheEditText>
</OB_ARRAY>
#747
1
0
0
755 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
757
dw_amba_ahb
DW_AHB_Memory

0
0
0
3

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
758

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#757
1
0
0
2
758 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
759
sc_in<bool>
1
hresetn
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#757
1
0
0
0
759 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
757 </CSheIntf>
9
<ts>
1049791543
</ts>
<ctor>
$name, StackMemStartAddr, StackMemEndAddr,"", BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
WriteWaitStates
<STR_ARRAY>
0
1
StackMemWriteWaitStates
</STR_ARRAY>
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
StackMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
2
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#747
</inst>
<isSystemC>
1
</isSystemC>
747 </CELL>
1
0
0
#742
-1
#0
0
744 </SCPIN>
#737
<type>
sc_signal<>
</type>
<attrs>
0
</attrs>
742 </CHANNEL>
2
<CSheSymbolPin>
1
760
2
2048 -1024
slave_port_15
15
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
760 </CSheSymbolPin>
0
737 </SCPIN>
</OB_ARRAY>
#0
1
0
0
#458
16
<ts>
1046338105
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
5
MIF
<STR_ARRAY>
0
1
ahb_bus_if
</STR_ARRAY>
Priority
<STR_ARRAY>
0
1
1
</STR_ARRAY>
BusID
<STR_ARRAY>
0
1
2
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
MonitorDelay
<STR_ARRAY>
0
1
SC_ZERO_TIME
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#155
</inst>
<isSystemC>
1
</isSystemC>
155 </CELL>
1
0
0
#148
2
<CSheSymbolPin>
1
761
2
2048 12288
slave_port_16
16
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
761 </CSheSymbolPin>
0
150 </SCPIN>
<type>
sc_signal<>
</type>
<attrs>
0
</attrs>
148 </CHANNEL>
-1
#0
0
145 </SCPIN>
#139
<CSheRelText>
1
762
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
763
0
0
70958 88064
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#762
1
0
0
763 </CSheEditText>
</OB_ARRAY>
#144
1
0
0
762 </CSheRelText>
<CSheRelText>
1
764
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
765
0
0
71165 85710
DataMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#764
1
0
0
765 </CSheEditText>
</OB_ARRAY>
#144
1
0
0
764 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#757
7
<ts>
1049791543
</ts>
<ctor>
$name, DataMemStartAddr, DataMemEndAddr,"", BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
WriteWaitStates
<STR_ARRAY>
0
1
DataMemWriteWaitStates
</STR_ARRAY>
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
DataMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
4
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#144
</inst>
<isSystemC>
1
</isSystemC>
144 </CELL>
1
0
0
#108
-1
#0
0
139 </SCPIN>
#632
#304
#439
#748
<SCPIN>
1
766
0
<OB_ARRAY>
0
2
<CSheRelText>
1
767
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
768
0
0
65639 66260
remap_n
<OB_ARRAY>
0
0
</OB_ARRAY>
#767
1
0
0
768 </CSheEditText>
</OB_ARRAY>
#766
1
0
0
767 </CSheRelText>
<CSheRelText>
1
769
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
770
1
0
69110 65458
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#769
1
0
0
770 </CSheEditText>
</OB_ARRAY>
#766
1
0
0
769 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
771
icm_decoder
65536 66560
5
#435
<OB_ARRAY>
0
4
<SCPIN>
1
772
1
<OB_ARRAY>
0
1
<CSheRelText>
1
773
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
774
1
0
63806 61362
icm_decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#773
1
0
0
774 </CSheEditText>
</OB_ARRAY>
#772
1
0
0
773 </CSheRelText>
</OB_ARRAY>
#771
1
0
0
<CHANNEL>
1
775

C61
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
776
65536 57344
65536 62464
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#775
1
0
0
776 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
2
<SCPIN>
1
777
2
<OB_ARRAY>
0
2
<CSheRelText>
1
778
0.5
0
0.5
1
-900001
0 -102
<OB_ARRAY>
0
1
<CSheEditText>
1
779
0
0
63745 56140
decoder_port
<OB_ARRAY>
0
0
</OB_ARRAY>
#778
1
0
0
779 </CSheEditText>
</OB_ARRAY>
#777
1
0
0
778 </CSheRelText>
<CSheRelText>
1
780
0.5
1
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
781
1
0
63806 57846
icm_decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#780
1
0
0
781 </CSheEditText>
</OB_ARRAY>
#777
1
0
0
780 </CSheRelText>
</OB_ARRAY>
#83
1
0
0
#775
-1
#0
0
777 </SCPIN>
#772
<type>
sc_signal<>
</type>
<attrs>
0
</attrs>
775 </CHANNEL>
-1
#0
0
772 </SCPIN>
#766
<CSheRelText>
1
782
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
783
0
0
61653 66560
DW_AHB_Decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#782
1
0
0
783 </CSheEditText>
</OB_ARRAY>
#771
1
0
0
782 </CSheRelText>
<CSheRelText>
1
784
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
785
0
0
60577 64206
icm_decoder
<OB_ARRAY>
0
0
</OB_ARRAY>
#784
1
0
0
785 </CSheEditText>
</OB_ARRAY>
#771
1
0
0
784 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#448
5
<ts>
1027928945
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
1
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
1
icm_decoder/remap_n
<VALUES_BY_NAME>
1
786
0
786 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#771
</inst>
<isSystemC>
1
</isSystemC>
771 </CELL>
1
0
0
#108
-1
#0
0
766 </SCPIN>
<SCPIN>
1
787
1
<OB_ARRAY>
0
2
<CSheRelText>
1
788
1
0.5
0
0.5
-900001
102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
789
0
0
-17828 54996
n_reset
<OB_ARRAY>
0
0
</OB_ARRAY>
#788
1
0
0
789 </CSheEditText>
</OB_ARRAY>
#787
1
0
0
788 </CSheRelText>
<CSheRelText>
1
790
0
0
1
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
791
1
0
-20487 54194
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#790
1
0
0
791 </CSheEditText>
</OB_ARRAY>
#787
1
0
0
790 </CSheRelText>
</OB_ARRAY>
#45
1
0
0
#108
-1
#0
0
787 </SCPIN>
#722
<SCPIN>
1
792
0
<OB_ARRAY>
0
3
<CShePinInstSpecData>
1
793
2
0 0
<OB_ARRAY>
0
0
</OB_ARRAY>
#792
1
0
0
793 </CShePinInstSpecData>
<CSheRelText>
1
794
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
795
0
0
18941 91860
Out
<OB_ARRAY>
0
0
</OB_ARRAY>
#794
1
0
0
795 </CSheEditText>
</OB_ARRAY>
#792
1
0
0
794 </CSheRelText>
<CSheRelText>
1
796
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
797
1
0
20982 91058
High1
<OB_ARRAY>
0
0
</OB_ARRAY>
#796
1
0
0
797 </CSheEditText>
</OB_ARRAY>
#792
1
0
0
796 </CSheRelText>
</OB_ARRAY>
<CELL>
2147483650
798
ResetTrue
15360 92160
7
#364
<OB_ARRAY>
0
3
#792
<CSheRelText>
1
799
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
800
0
0
13213 92160
ConstGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#799
1
0
0
800 </CSheEditText>
</OB_ARRAY>
#798
1
0
0
799 </CSheRelText>
<CSheRelText>
1
801
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
802
0
0
11562 89806
ResetTrue
<OB_ARRAY>
0
0
</OB_ARRAY>
#801
1
0
0
802 </CSheEditText>
</OB_ARRAY>
#798
1
0
0
801 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#370
2
<ts>
1006249371
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
ConstValue
<STR_ARRAY>
0
1
true
</STR_ARRAY>
T
<STR_ARRAY>
0
1
bool
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
8
M55/Out
<VALUES_BY_NAME>
1
803
0
803 </VALUES_BY_NAME>
ResetGen/Out
<VALUES_BY_NAME>
1
804
0
804 </VALUES_BY_NAME>
ResetTrue/Out
<VALUES_BY_NAME>
1
805
0
805 </VALUES_BY_NAME>
ResetLow/Out
<VALUES_BY_NAME>
1
806
0
806 </VALUES_BY_NAME>
RestLow/Out
<VALUES_BY_NAME>
1
807
0
807 </VALUES_BY_NAME>
M31/Out
<VALUES_BY_NAME>
1
808
0
808 </VALUES_BY_NAME>
M32/Out
<VALUES_BY_NAME>
1
809
0
809 </VALUES_BY_NAME>
FalseGen/Out
<VALUES_BY_NAME>
1
810
0
810 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#798
</inst>
<isSystemC>
1
</isSystemC>
798 </CELL>
1
0
0
#108
-1
#0
0
792 </SCPIN>
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
108 </CHANNEL>
-1
#0
0
103 </SCPIN>
<CSheRelText>
1
811
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
812
0
0
70958 50176
DW_AHB_Memory
<OB_ARRAY>
0
0
</OB_ARRAY>
#811
1
0
0
812 </CSheEditText>
</OB_ARRAY>
#99
1
0
0
811 </CSheRelText>
<CSheRelText>
1
813
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
814
0
0
70954 47822
ProgMem
<OB_ARRAY>
0
0
</OB_ARRAY>
#813
1
0
0
814 </CSheEditText>
</OB_ARRAY>
#99
1
0
0
813 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#757
12
<ts>
1049791543
</ts>
<ctor>
$name, ProgMemStartAddr, ProgMemEndAddr,ProgMemImageFile, BigEndian
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
7
WriteWaitStates
<STR_ARRAY>
0
1
ProgMemWriteWaitStates
</STR_ARRAY>
DisableMonitor
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadOnly
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
ReadWaitStates
<STR_ARRAY>
0
1
ProgMemReadWaitStates
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
1
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#99
</inst>
<isSystemC>
1
</isSystemC>
99 </CELL>
1
0
0
#94
-1
#0
0
96 </SCPIN>
<type>
sc_signal<>
</type>
<attrs>
0
</attrs>
94 </CHANNEL>
-1
#0
0
91 </SCPIN>
#78
#777
#327
<CSheRelText>
1
815
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
816
0
0
61771 50176
DW_ahb_icm_tlm
<OB_ARRAY>
0
0
</OB_ARRAY>
#815
1
0
0
816 </CSheEditText>
</OB_ARRAY>
#83
1
0
0
815 </CSheRelText>
<CSheRelText>
1
817
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
818
0
0
63426 47822
ICM1
<OB_ARRAY>
0
0
</OB_ARRAY>
#817
1
0
0
818 </CSheEditText>
</OB_ARRAY>
#83
1
0
0
817 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
819
dw_amba_ahb
DW_ahb_icm_tlm

0
0
0
1

<OB_ARRAY>
0
4
<CSheSCIntfPin>
2147483650
820

2
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#819
1
0
0
2
820 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
821
sc_port<SIF, 0>
0
slave_port
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#819
1
0
0
0
821 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
822
sc_port<ahb_arbiter_if,1>
0
arbiter_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#819
1
0
0
0
822 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
823
sc_port<ahb_decoder_if,1>
0
decoder_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#819
1
0
0
0
823 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
819 </CSheIntf>
11
<ts>
1051175290
</ts>
<ctor>
$name, ICM_Configuration
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
2
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
SIF
<STR_ARRAY>
0
1
ahb_slave_if
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
3
ICM1/decoder_port
<VALUES_BY_NAME>
1
824
0
824 </VALUES_BY_NAME>
ICM1/slave_port
<VALUES_BY_NAME>
1
825
0
825 </VALUES_BY_NAME>
ICM1/arbiter_port
<VALUES_BY_NAME>
1
826
0
826 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#83
</inst>
<isSystemC>
1
</isSystemC>
83 </CELL>
1
0
0
#76
-1
#0
0
78 </SCPIN>
#73
<type>
sc_signal<>
</type>
<attrs>
0
</attrs>
76 </CHANNEL>
-1
#0
0
73 </SCPIN>
#352
<SCPIN>
1
827
1
<OB_ARRAY>
0
2
<CSheRelText>
1
828
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
829
0
0
65410 34516
ahbarbint
<OB_ARRAY>
0
0
</OB_ARRAY>
#828
1
0
0
829 </CSheEditText>
</OB_ARRAY>
#827
1
0
0
828 </CSheRelText>
<CSheRelText>
1
830
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
831
1
0
69110 33714
C156
<OB_ARRAY>
0
0
</OB_ARRAY>
#830
1
0
0
831 </CSheEditText>
</OB_ARRAY>
#827
1
0
0
830 </CSheRelText>
</OB_ARRAY>
#65
1
0
0
<CHANNEL>
1
832

C156
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
833
68608 34816
71680 34816
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
834
71680 34816
<OB_ARRAY>
0
1
<CSheRelText>
1
835
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
836
0
1
70965 33960
C156
<OB_ARRAY>
0
0
</OB_ARRAY>
#835
1
0
0
836 </CSheEditText>
</OB_ARRAY>
#834
1
0
0
835 </CSheRelText>
</OB_ARRAY>
#833
1
0
0
834 </CSheNetEndPt>
</OB_ARRAY>
#832
1
0
0
833 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#827
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
832 </CHANNEL>
-1
#0
0
827 </SCPIN>
<SCPIN>
1
837
2
<OB_ARRAY>
0
2
<CSheRelText>
1
838
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
839
0
0
64369 32468
ahb_wt_mask
<OB_ARRAY>
0
0
</OB_ARRAY>
#838
1
0
0
839 </CSheEditText>
</OB_ARRAY>
#837
1
0
0
838 </CSheRelText>
<CSheRelText>
1
840
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
841
1
0
69110 31666
C155
<OB_ARRAY>
0
0
</OB_ARRAY>
#840
1
0
0
841 </CSheEditText>
</OB_ARRAY>
#837
1
0
0
840 </CSheRelText>
</OB_ARRAY>
#65
1
0
0
<CHANNEL>
1
842

C155
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
843
68608 32768
71680 32768
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
844
71680 32768
<OB_ARRAY>
0
1
<CSheRelText>
1
845
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
846
0
1
70965 31912
C155
<OB_ARRAY>
0
0
</OB_ARRAY>
#845
1
0
0
846 </CSheEditText>
</OB_ARRAY>
#844
1
0
0
845 </CSheRelText>
</OB_ARRAY>
#843
1
0
0
844 </CSheNetEndPt>
</OB_ARRAY>
#842
1
0
0
843 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#837
<type>
sc_signal<sc_bv<NUM_MASTERS> >
</type>
<attrs>
0
</attrs>
842 </CHANNEL>
-1
#0
0
837 </SCPIN>
<SCPIN>
1
847
3
<OB_ARRAY>
0
2
<CSheRelText>
1
848
0
0.5
1
0.5
-900001
-102 0
<OB_ARRAY>
0
1
<CSheEditText>
1
849
0
0
64863 30420
ahb_wt_aps
<OB_ARRAY>
0
0
</OB_ARRAY>
#848
1
0
0
849 </CSheEditText>
</OB_ARRAY>
#847
1
0
0
848 </CSheRelText>
<CSheRelText>
1
850
1
0
0
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
851
1
0
69110 29618
C154
<OB_ARRAY>
0
0
</OB_ARRAY>
#850
1
0
0
851 </CSheEditText>
</OB_ARRAY>
#847
1
0
0
850 </CSheRelText>
</OB_ARRAY>
#65
1
0
0
<CHANNEL>
1
852

C154
<OB_ARRAY>
0
1
<CSheSCNetLine>
1
853
68608 30720
71680 30720
6
8
2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
<OB_ARRAY>
0
1
<CSheNetEndPt>
1
854
71680 30720
<OB_ARRAY>
0
1
<CSheRelText>
1
855
0.5
0
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
856
0
1
70965 29864
C154
<OB_ARRAY>
0
0
</OB_ARRAY>
#855
1
0
0
856 </CSheEditText>
</OB_ARRAY>
#854
1
0
0
855 </CSheRelText>
</OB_ARRAY>
#853
1
0
0
854 </CSheNetEndPt>
</OB_ARRAY>
#852
1
0
0
853 </CSheSCNetLine>
</OB_ARRAY>
#0
1
0
0
#64
1
#847
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
852 </CHANNEL>
-1
#0
0
847 </SCPIN>
<CSheRelText>
1
857
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
858
0
0
62021 32768
DW_AHB_Arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#857
1
0
0
858 </CSheEditText>
</OB_ARRAY>
#65
1
0
0
857 </CSheRelText>
<CSheRelText>
1
859
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
860
0
0
61210 30414
icm_arbiter
<OB_ARRAY>
0
0
</OB_ARRAY>
#859
1
0
0
860 </CSheEditText>
</OB_ARRAY>
#65
1
0
0
859 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
#413
12
<ts>
1033998073
</ts>
<ctor>
$name
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
6
AHB_FULL_INCR
<STR_ARRAY>
0
1
false
</STR_ARRAY>
AHB_WTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
DoTrace
<STR_ARRAY>
0
1
false
</STR_ARRAY>
SlaveID
<STR_ARRAY>
0
1
0
</STR_ARRAY>
EBTEN
<STR_ARRAY>
0
1
false
</STR_ARRAY>
CombinatoricMode
<STR_ARRAY>
0
1
true
</STR_ARRAY>
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</port_attr>
<inst>
#65
</inst>
<isSystemC>
1
</isSystemC>
65 </CELL>
IBarbiter
#341
DBarbiter
#648
LowGen2
#363
ResetTrue
#798
Itcm
#559
StackMem
#747
ProgMem
#99
LowGen1
#663
DBdecoder
#721
icm_decoder
#771
Dtcm
#578
IBdecoder
#434
DataMem
#144
DBUSMonitor
#512
IBUSMonitor
#470
arm926
#202
ICM1
#83
dbus
#155
ibus
#288
intr_gen1
#181
ClockGen
#45

49
C2
#278
C92
#742
C99
#552
C61
#775
nIRQ
#221
C26
#603
C74
#716
X26
<CHANNEL>
1
861

X26
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
861 </CHANNEL>
C155
#842
X21
<CHANNEL>
1
862

X21
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
862 </CHANNEL>
Low2
#347
C101
#573
X20
<CHANNEL>
1
863

X20
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
863 </CHANNEL>
C148
#701
C149
#691
C152
#394
C153
#384
clock
#58
X27
<CHANNEL>
1
864

X27
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
864 </CHANNEL>
High1
#108
C90
#148
C154
#852
C161
#501
C65
#94
C80
#429
X19
<CHANNEL>
1
865

X19
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
865 </CHANNEL>
C156
#832
X25
<CHANNEL>
1
866

X25
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
866 </CHANNEL>
INITRAM
#540
C57
#315
nFIQ
#195
Low1
#654
X17
<CHANNEL>
1
867

X17
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
867 </CHANNEL>
C94
#76
VINITHI
#528
X16
<CHANNEL>
1
868

X16
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
868 </CHANNEL>
X22
<CHANNEL>
1
869

X22
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
869 </CHANNEL>
C151
#404
X24
<CHANNEL>
1
870

X24
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
870 </CHANNEL>
nRESET
#233
C78
#336
C150
#681
X23
<CHANNEL>
1
871

X23
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
871 </CHANNEL>
C76
#643
X18
<CHANNEL>
1
872

X18
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
#64
0
<type>
sc_signal<bool>
</type>
<attrs>
0
</attrs>
872 </CHANNEL>
C176
#245
C177
#259
C178
#295
C179
#170

0

0

0

0

0
64 </CSheSheetGroup>
2
#268
#53
<type>
sc_clock
</type>
<attrs>
0
</attrs>
58 </CHANNEL>
-1
#0
0
53 </SCPIN>
#787
#299
#249
#627
#263
<CSheRelText>
1
873
0.5
0.5
0.5
0
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
874
0
0
-15165 54272
HClkGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#873
1
0
0
874 </CSheEditText>
</OB_ARRAY>
#45
1
0
0
873 </CSheRelText>
<CSheRelText>
1
875
0.5
0.5
0.5
1
-900001
0 0
<OB_ARRAY>
0
1
<CSheEditText>
1
876
0
0
-17110 51918
ClockGen
<OB_ARRAY>
0
0
</OB_ARRAY>
#875
1
0
0
876 </CSheEditText>
</OB_ARRAY>
#45
1
0
0
875 </CSheRelText>
</OB_ARRAY>
#0
1
0
0
<CSheIntf>
2147483651
877
dw_arm_processors_aux
HClkGen

0
0
0
1

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
878
sc_in_clk
1
Clk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#877
1
0
0
0
878 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
879
sc_out<bool>
2
IBusHClkEn
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#877
1
0
0
0
879 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
880
sc_out<bool>
2
DBusHClkEn
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#877
1
0
0
0
880 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
881
sc_out<bool>
2
DBusHClk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#877
1
0
0
0
881 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
882
sc_out<bool>
2
IBusHClk
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#877
1
0
0
0
882 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
883
sc_in<bool>
1
n_reset
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#877
1
0
0
0
883 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
877 </CSheIntf>
12
<ts>
1044040673
</ts>
<ctor>
$name, ibus_ratio, dbus_ratio
</ctor>
<bkcolor>
-1
</bkcolor>
<usercomment>

</usercomment>
<params>
0
</params>
<attrs>
0
</attrs>
<port_bind>
0
</port_bind>
<param_attr>
<MAP_S2O>
0
0
</MAP_S2O>
</param_attr>
<port_attr>
<MAP_S2O>
0
6
M58/n_reset
<VALUES_BY_NAME>
1
884
0
884 </VALUES_BY_NAME>
M58/IBusHClkEn
<VALUES_BY_NAME>
1
885
0
885 </VALUES_BY_NAME>
M58/Clk
<VALUES_BY_NAME>
1
886
0
886 </VALUES_BY_NAME>
M58/IBusHClk
<VALUES_BY_NAME>
1
887
0
887 </VALUES_BY_NAME>
M58/DBusHClk
<VALUES_BY_NAME>
1
888
0
888 </VALUES_BY_NAME>
M58/DBusHClkEn
<VALUES_BY_NAME>
1
889
0
889 </VALUES_BY_NAME>
</MAP_S2O>
</port_attr>
<inst>
#45
</inst>
<isSystemC>
1
</isSystemC>
45 </CELL>
#798
#155
#65
#771
#144
#747
#83
#99
#470
#663
#648
#721
#512
#288
#341
#559
#578
#434
#363
#202
#181
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
41 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
890
Port_Layer
#32
2
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
891
#0
<CSgfxPassStyle>
1
892
1
0
150
0
8384
1
65535
0
892 </CSgfxPassStyle>
#0
#0
891 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
893
1
0
150
0
0
1
14601919
0
893 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
890 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
894
Hier_Chan_Layer
#32
3
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
895
#0
<CSgfxPassStyle>
1
896
1
0
150
0
8384
1
65535
0
896 </CSgfxPassStyle>
#0
#0
895 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
897
1
0
150
0
14601919
1
0
0
897 </CSgfxPassStyle>
#0
#0
33
Begin Nodes in KDTree
#95
#555
#149
#743
#606
#605
#604
#644
#717
#607
#320
#776
#317
#316
#504
#503
#506
#502
#282
#283
#280
#505
#574
#608
#319
#318
#77
#279
#281
#553
#554
#337
#430
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
894 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
898
Prim_Chan_Layer
#32
4
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
899
#0
<CSgfxPassStyle>
1
900
1
0
250
0
8384
1
65535
0
900 </CSgfxPassStyle>
#0
#0
899 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
901
1
0
250
0
10485760
1
10485760
0
901 </CSgfxPassStyle>
#0
#0
66
Begin Nodes in KDTree
#119
#138
#120
#109
#110
#834
#115
#133
#134
#137
#116
#844
#127
#124
#350
#833
#351
#123
#173
#682
#683
#692
#693
#702
#703
#655
#656
#128
#262
#60
#61
#172
#62
#175
#261
#59
#260
#171
#246
#247
#541
#234
#529
#196
#222
#111
#174
#112
#63
#248
#298
#297
#854
#349
#843
#853
#296
#348
#385
#386
#395
#405
#129
#396
#130
#406
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
898 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
902
MultiPort_Connector_Layer
#32
5
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
903
#0
<CSgfxPassStyle>
1
904
1
0
150
0
8384
1
65535
0
904 </CSgfxPassStyle>
#0
#0
903 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
905
1
0
150
0
10526880
1
10526880
0
905 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
902 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
906
Bus_Net_Layer
#32
6
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
907
#0
<CSgfxPassStyle>
1
908
1
0
256
0
255
0
0
908 </CSgfxPassStyle>
#0
#0
907 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
909
1
0
256
0
0
1
0
0
909 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
906 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
910
Net_Layer
#32
7
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
911
#0
<CSgfxPassStyle>
1
912
1
0
184
0
255
0
0
912 </CSgfxPassStyle>
#0
#0
911 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
913
1
0
184
0
0
1
0
0
913 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
910 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
914
Pin_Layer
#32
8
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
915
<CSgfxPassStyle>
1
916
1
0
0
0
16777215
1
16777215
0
916 </CSgfxPassStyle>
<CSgfxPassStyle>
1
917
1
0
0
0
8384
1
65535
0
917 </CSgfxPassStyle>
#0
#0
915 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
918
<CSgfxPassStyle>
1
919
1
0
0
0
15793151
1
15793151
0
919 </CSgfxPassStyle>
<CSgfxPassStyle>
1
920
1
0
0
0
0
1
0
0
920 </CSgfxPassStyle>
#0
#0
918 </CSgfxLayerStyle>
</OB_ARRAY>
<CSgfxPassStyle>
1
921
1
0
0
0
16777215
1
16777215
0
921 </CSgfxPassStyle>
<CSgfxPassStyle>
1
922
1
0
0
0
0
1
0
0
922 </CSgfxPassStyle>
#0
#0
78
Begin Nodes in KDTree
#321
#91
#766
#748
#744
#145
#139
#96
#777
#772
#609
#150
#737
#103
#78
#327
#73
#827
#837
#847
#352
#792
#718
#710
#309
#645
#637
#284
#632
#519
#164
#304
#330
#289
#423
#722
#676
#465
#338
#431
#686
#696
#649
#342
#379
#389
#439
#657
#263
#507
#357
#556
#575
#399
#495
#268
#254
#273
#568
#240
#523
#535
#176
#542
#530
#547
#190
#228
#197
#235
#600
#216
#223
#787
#627
#53
#249
#299
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
914 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
923
State_Layer
#32
9
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
924
#0
<CSgfxPassStyle>
1
925
1
0
1000
0
255
1
65535
0
925 </CSgfxPassStyle>
#0
#0
924 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
926
#0
<CSgfxPassStyle>
1
927
1
0
1000
0
0
1
16777215
0
927 </CSgfxPassStyle>
#0
#0
926 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
928
1
0
1000
0
0
1
16777215
0
928 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
923 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
929
State_Shadow_Layer
#32
10
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
930
#0
<CSgfxPassStyle>
1
931
1
0
0
0
8421504
1
8421504
0
931 </CSgfxPassStyle>
#0
#0
930 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
932
1
0
0
0
8421504
1
8421504
0
932 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
929 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
933
State_Extras_Layer
#32
11
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
934
#0
<CSgfxPassStyle>
1
935
1
0
0
0
255
0
0
935 </CSgfxPassStyle>
#0
#0
934 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
936
#0
<CSgfxPassStyle>
1
937
1
0
0
0
0
0
0
937 </CSgfxPassStyle>
#0
#0
936 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
938
1
0
0
0
0
0
0
938 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
933 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
939
State_3D_Shadow_Layer
#32
12
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
#0
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
939 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
940
State_3D_Top_Layer
#32
13
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
#0
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
940 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
941
Transition_Layer
#32
14
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
942
#0
<CSgfxPassStyle>
1
943
1
0
1000
0
255
1
255
0
943 </CSgfxPassStyle>
#0
#0
942 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
944
#0
<CSgfxPassStyle>
1
945
1
0
1000
0
0
1
0
0
945 </CSgfxPassStyle>
#0
#0
944 </CSgfxLayerStyle>
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
946
1
0
1000
0
0
1
0
1
1
682
946 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
941 </CSheEditKDTreeLayer>
<CSheEditKDTreeLayer>
1
947
Sym_Ed_Pin_Layer
#32
15
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
948
<CSgfxPassStyle>
1
949
1
0
0
0
15793151
1
15793151
0
949 </CSgfxPassStyle>
<CSgfxPassStyle>
1
950
1
0
0
0
255
1
255
0
950 </CSgfxPassStyle>
#0
#0
948 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
951
<CSgfxPassStyle>
1
952
1
0
0
0
15793151
1
15793151
0
952 </CSgfxPassStyle>
<CSgfxPassStyle>
1
953
1
0
0
0
0
1
0
0
953 </CSgfxPassStyle>
#0
#0
951 </CSgfxLayerStyle>
</OB_ARRAY>
<CSgfxPassStyle>
1
954
1
0
0
0
15793151
1
15793151
0
954 </CSgfxPassStyle>
<CSgfxPassStyle>
1
955
1
0
0
0
0
1
0
0
955 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
947 </CSheEditKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
956
State_Name_Layer
#32
16
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
957
#0
<CSgfxPassStyle>
1
958
1
0
0
0
255
1
65535
0
958 </CSgfxPassStyle>
#0
#0
957 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
959
1
0
0
0
0
0
1
1
200
959 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
956 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
960
State_Ref_Name_Layer
#32
17
0
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
961
#0
<CSgfxPassStyle>
1
962
1
0
0
0
255
1
65535
0
962 </CSgfxPassStyle>
#0
#0
961 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
963
1
0
0
0
0
0
1
1
200
963 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
960 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
964
Transition_Name_Layer
#32
18
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
965
1
0
0
0
0
0
1
1
200
965 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
964 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
966
Cell_Name_Layer
#32
19
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
967
1
0
0
0
8384
0
1
1
1400
967 </CSgfxPassStyle>
#0
#0
22
Begin Nodes in KDTree
#755
#764
#813
#801
#735
#784
#859
#817
#729
#875
#708
#617
#446
#488
#456
#581
#515
#666
#585
#411
#368
#564
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
966 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
968
Cell_Ref_Name_Layer
#32
20
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
969
1
0
0
0
10040064
0
1
1
1000
969 </CSgfxPassStyle>
#0
#0
22
Begin Nodes in KDTree
#782
#762
#753
#811
#857
#815
#727
#799
#486
#454
#733
#706
#579
#562
#583
#513
#664
#873
#615
#366
#444
#409
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
968 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
970
Net_Name_Layer
#32
21
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
971
1
0
0
0
0
0
1
1
1024
971 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
970 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
972
Port_Name_Layer
#32
22
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
973
1
0
0
0
0
0
1
1
1000
973 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
972 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
974
Pin_Name_Layer
#32
23
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
975
1
0
0
0
8421504
0
1
1
600
975 </CSgfxPassStyle>
#0
#0
63
Begin Nodes in KDTree
#749
#140
#104
#92
#767
#778
#794
#610
#497
#712
#151
#723
#633
#659
#738
#639
#687
#677
#697
#650
#466
#166
#323
#508
#274
#269
#264
#536
#255
#177
#54
#250
#788
#628
#300
#241
#543
#828
#343
#79
#838
#848
#353
#305
#548
#569
#229
#531
#524
#191
#198
#236
#217
#224
#359
#291
#311
#380
#332
#425
#390
#440
#400
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
974 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
976
Sym_Ed_Pin_Name_Layer
#32
24
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
977
1
0
0
0
0
1
16777215
1
1
1024
977 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
976 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
978
Hier_Chan_Name_Layer
#32
25
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
979
1
0
0
0
8384
0
1
1
600
979 </CSgfxPassStyle>
#0
#0
32
Begin Nodes in KDTree
#81
#146
#745
#97
#780
#153
#612
#740
#773
#714
#325
#641
#719
#646
#521
#510
#468
#328
#74
#286
#334
#313
#339
#427
#432
#571
#499
#576
#276
#557
#550
#601
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
978 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
980
Prim_Chan_Name_Layer
#32
26
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
981
1
0
0
0
10040064
0
1
1
600
981 </CSgfxPassStyle>
#0
#0
60
Begin Nodes in KDTree
#168
#121
#142
#769
#835
#117
#135
#751
#106
#845
#855
#830
#125
#635
#307
#840
#850
#355
#725
#796
#679
#684
#293
#387
#382
#689
#704
#694
#652
#345
#699
#361
#200
#661
#526
#243
#271
#257
#538
#231
#113
#790
#266
#630
#252
#545
#179
#533
#238
#219
#193
#226
#56
#302
#392
#402
#131
#442
#397
#407
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
980 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
982
MultiPort_Connector_Name_Layer
#32
27
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
983
1
0
0
0
10526880
0
1
1
600
983 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
982 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
984
Text Layer
#32
28
0
primary layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
985
1
0
0
0
0
1
255
1
1
2048
985 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
984 </CSheEditTextKDTreeLayer>
<CSheEditTextKDTreeLayer>
1
986
Ctrl Point Layer
#32
29
1
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
987
#0
<CSgfxPassStyle>
1
988
1
0
0
0
8384
1
65535
0
988 </CSgfxPassStyle>
#0
#0
987 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
1
#0
</OB_ARRAY>
#0
<CSgfxPassStyle>
1
989
1
0
0
0
255
1
65535
0
989 </CSgfxPassStyle>
#0
#0
0
Begin Nodes in KDTree
Finished Nodes in KDTree
<OB_LIST>
0
0
</OB_LIST>
986 </CSheEditTextKDTreeLayer>
</OB_ARRAY>
primary layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
990
#0
<CSgfxPassStyle>
1
991
1
0
0
0
8384
1
65535
0
991 </CSgfxPassStyle>
#0
#0
990 </CSgfxLayerStyle>
</OB_ARRAY>
style layers
256
<OB_ARRAY>
0
2
#0
<CSgfxLayerStyle>
1
992
#0
<CSgfxPassStyle>
1
993
1
0
0
0
0
1
10040064
0
993 </CSgfxPassStyle>
#0
#0
992 </CSgfxLayerStyle>
</OB_ARRAY>

30
Prim_Layer
#35
Hier_Chan_Layer
#894
State_Ref_Name_Layer
#960
Port_Name_Layer
#972
Prim_Chan_Layer
#898
Prim_Chan_Name_Layer
#980
MultiPort_Connector_Layer
#902
Bus_Net_Layer
#906
State_Extras_Layer
#933
State_3D_Top_Layer
#940
State_Name_Layer
#956
Cell_Ref_Name_Layer
#968
Pin_Name_Layer
#974
MultiPort_Connector_Name_Layer
#982
Net_Layer
#910
Cell_Layer
#41
State_Shadow_Layer
#929
Transition_Layer
#941
Transition_Name_Layer
#964
Port_Layer
#890
State_Layer
#923
State_3D_Shadow_Layer
#939
Text Layer
#984
Pin_Layer
#914
Sym_Ed_Pin_Layer
#947
Cell_Name_Layer
#966
Sym_Ed_Pin_Name_Layer
#976
Net_Name_Layer
#970
Hier_Chan_Name_Layer
#978
Ctrl Point Layer
#986
#64
32 </SHEET>
</OB_LIST>

55
:in_port
<SYMBOL>
2147483650
994

in_port

0


0

0
0
0
0
0
0
0
0
0
-1024 -1024 2048 1024
0
0
1
0
0
0
0
1
6
-1024 -1024
-1024 1024
0 1024
2048 0
0 -1024
-1024 -1024
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
995
2
0 0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#994
1
0
0
995 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1015438542
</ts>
2
0
994 </SYMBOL>
:out_port
<SYMBOL>
2147483650
996

out_port

0


0

0
0
0
0
0
0
0
0
0
-1024 -1024 2048 1024
0
0
1
0
0
0
0
1
6
-1024 -1024
-1024 1024
0 1024
2048 0
0 -1024
-1024 -1024
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
997
1
0 0
p
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#996
1
0
0
997 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1015438542
</ts>
2
0
996 </SYMBOL>
arm926:_tmp_SYM_name__0
<SYMBOL>
2147483650
998
arm926
_tmp_SYM_name__0

0


0

0
0
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
999
1
-5120 -4096
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#998
1
0
0
999 </CSheSymbolPin>
<CSheSymbolPin>
1
1000
1
-5120 -2048
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#998
1
0
0
1000 </CSheSymbolPin>
<CSheSymbolPin>
1
1001
1
-5120 0
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#998
1
0
0
1001 </CSheSymbolPin>
<CSheSymbolPin>
1
1002
1
-5120 2048
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#998
1
0
0
1002 </CSheSymbolPin>
<CSheSymbolPin>
1
1003
2
5120 -1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#998
1
0
0
1003 </CSheSymbolPin>
<CSheSymbolPin>
1
1004
2
5120 1024
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#998
1
0
0
1004 </CSheSymbolPin>
<CSheSymbolPin>
1
1005
1
-5120 4096
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#998
1
0
0
1005 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1012359540
</ts>
0
0
998 </SYMBOL>
arm_processors_aux:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
1006
arm_processors_aux
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1007
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1006
1
0
0
1007 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1006 </SYMBOL>
dw_amba_ahb:DW_AHB_Memory/__df_sym__
#100
dw_amba_ahb:_tmp_SYM_name__4
<SYMBOL>
2147483650
1008
dw_amba_ahb
_tmp_SYM_name__4

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1009
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1009 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
1010
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
1010 </CSheSymbolPin>
<CSheSymbolPin>
1
1011
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
1011 </CSheSymbolPin>
<CSheSymbolPin>
1
1012
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
1012 </CSheSymbolPin>
<CSheSymbolPin>
1
1013
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
1013 </CSheSymbolPin>
<CSheSymbolPin>
1
1014
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1008
1
0
0
1014 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1015951221
</ts>
0
1
1008 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_3
<SYMBOL>
2147483650
1015
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_3

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
1016
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1015
1
0
0
1016 </CSheSymbolPin>
<CSheSymbolPin>
1
1017
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1015
1
0
0
1017 </CSheSymbolPin>
<CSheSymbolPin>
1
1018
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1015
1
0
0
1018 </CSheSymbolPin>
<CSheSymbolPin>
1
1019
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1015
1
0
0
1019 </CSheSymbolPin>
<CSheSymbolPin>
1
1020
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1015
1
0
0
1020 </CSheSymbolPin>
<CSheSymbolPin>
1
1021
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1015
1
0
0
1021 </CSheSymbolPin>
<CSheSymbolPin>
1
1022
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1015
1
0
0
1022 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1018290147
</ts>
0
1
1015 </SYMBOL>
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_3
<SYMBOL>
2147483650
1023
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_3

0


1
m_pFilledRects 0
<CShePrimInstSpecData>
1
1024
16776960
-268435456
-1
1024 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1024 </CShePrimInstSpecData>

1
800000000
0
1
0
0
0
0
0
0
0
-2048 -12288 2048 12288
0
0
1
0
0
0
1
-2048 -12288 2048 12288
0
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
1025
2
2048 0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1023
1
0
0
1025 </CSheSymbolPin>
<CSheSymbolPin>
1
1026
4
-1024 12288
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1023
1
0
0
1026 </CSheSymbolPin>
<CSheSymbolPin>
1
1027
1
-2048 0
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1023
1
0
0
1027 </CSheSymbolPin>
<CSheSymbolPin>
1
1028
3
-1024 -12288
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1023
1
0
0
1028 </CSheSymbolPin>
<CSheSymbolPin>
1
1029
4
1024 12288
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1023
1
0
0
1029 </CSheSymbolPin>
<CSheSymbolPin>
1
1030
3
1024 -12288
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1023
1
0
0
1030 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1022847951
</ts>
0
1
1023 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__3
<SYMBOL>
2147483650
1031
dw_amba_ahb
_tmp_SYM_name__3

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1032
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1031
1
0
0
1032 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1031 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_1
<SYMBOL>
2147483650
1033
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1034
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1033
1
0
0
1034 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1033 </SYMBOL>
arm_processors:arm926ejs/__df_sym__
<SYMBOL>
2147483650
1035
arm_processors
arm926ejs/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
1036
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1036 </CSheSymbolPin>
<CSheSymbolPin>
1
1037
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1037 </CSheSymbolPin>
<CSheSymbolPin>
1
1038
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1038 </CSheSymbolPin>
<CSheSymbolPin>
1
1039
2
5120 1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1039 </CSheSymbolPin>
<CSheSymbolPin>
1
1040
2
5120 -1024
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1040 </CSheSymbolPin>
<CSheSymbolPin>
1
1041
1
-5120 3072
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1041 </CSheSymbolPin>
<CSheSymbolPin>
1
1042
2
5120 -3072
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1042 </CSheSymbolPin>
<CSheSymbolPin>
1
1043
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1043 </CSheSymbolPin>
<CSheSymbolPin>
1
1044
2
5120 3072
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1044 </CSheSymbolPin>
<CSheSymbolPin>
1
1045
1
-5120 1024
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1035
1
0
0
1045 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1020201370
</ts>
0
1
1035 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__0
<SYMBOL>
2147483650
1046
dw_amba_ahb
_tmp_SYM_name__0

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1047
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1047 </CShePrimInstSpecData>

0
0
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
1024 11264
-1024 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
4
<CSheSymbolPin>
1
1048
1
-2048 0
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1046
1
0
0
1048 </CSheSymbolPin>
<CSheSymbolPin>
1
1049
4
0 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1046
1
0
0
1049 </CSheSymbolPin>
<CSheSymbolPin>
1
1050
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1046
1
0
0
1050 </CSheSymbolPin>
<CSheSymbolPin>
1
1051
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1046
1
0
0
1051 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
999706397
</ts>
0
1
1046 </SYMBOL>
arm_processors_aux:intr_gen/__df_sym__
<SYMBOL>
2147483650
1052
arm_processors_aux
intr_gen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
1053
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
1053 </CSheSymbolPin>
<CSheSymbolPin>
1
1054
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
1054 </CSheSymbolPin>
<CSheSymbolPin>
1
1055
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
1055 </CSheSymbolPin>
<CSheSymbolPin>
1
1056
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
1056 </CSheSymbolPin>
<CSheSymbolPin>
1
1057
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
1057 </CSheSymbolPin>
<CSheSymbolPin>
1
1058
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
1058 </CSheSymbolPin>
<CSheSymbolPin>
1
1059
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1052
1
0
0
1059 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1018290147
</ts>
0
1
1052 </SYMBOL>
arm926:_tmp_SYM_name__1
<SYMBOL>
2147483650
1060
arm926
_tmp_SYM_name__1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
8
<CSheSymbolPin>
1
1061
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1060
1
0
0
1061 </CSheSymbolPin>
<CSheSymbolPin>
1
1062
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1060
1
0
0
1062 </CSheSymbolPin>
<CSheSymbolPin>
1
1063
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1060
1
0
0
1063 </CSheSymbolPin>
<CSheSymbolPin>
1
1064
1
-5120 1024
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1060
1
0
0
1064 </CSheSymbolPin>
<CSheSymbolPin>
1
1065
2
5120 -1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1060
1
0
0
1065 </CSheSymbolPin>
<CSheSymbolPin>
1
1066
2
5120 1024
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1060
1
0
0
1066 </CSheSymbolPin>
<CSheSymbolPin>
1
1067
1
-5120 3072
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1060
1
0
0
1067 </CSheSymbolPin>
<CSheSymbolPin>
1
1068
1
-5120 5120
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1060
1
0
0
1068 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1018289456
</ts>
0
0
1060 </SYMBOL>
source_sc:ConstGen/__df_sym__
#364
dw_amba_ahb:abm_memory/__df_sym__
<SYMBOL>
2147483650
1069
dw_amba_ahb
abm_memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1070
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1069
1
0
0
1070 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1069 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__7
<SYMBOL>
2147483650
1071
dw_amba_ahb
_tmp_SYM_name__7

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1072
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1072 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
1073
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1071
1
0
0
1073 </CSheSymbolPin>
<CSheSymbolPin>
1
1074
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1071
1
0
0
1074 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1017317519
</ts>
0
1
1071 </SYMBOL>
arm926_aux:_tmp_SYM_name__2
<SYMBOL>
2147483650
1075
arm926_aux
_tmp_SYM_name__2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
1076
1
-3072 -4096
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1075
1
0
0
1076 </CSheSymbolPin>
<CSheSymbolPin>
1
1077
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1075
1
0
0
1077 </CSheSymbolPin>
<CSheSymbolPin>
1
1078
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1075
1
0
0
1078 </CSheSymbolPin>
<CSheSymbolPin>
1
1079
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1075
1
0
0
1079 </CSheSymbolPin>
<CSheSymbolPin>
1
1080
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1075
1
0
0
1080 </CSheSymbolPin>
<CSheSymbolPin>
1
1081
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1075
1
0
0
1081 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1017356359
</ts>
0
1
1075 </SYMBOL>
arm_processors_aux:_Intf_temp_!_intr_gen_#_7
<SYMBOL>
2147483650
1082
arm_processors_aux
_Intf_temp_!_intr_gen_#_7

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
1083
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1082
1
0
0
1083 </CSheSymbolPin>
<CSheSymbolPin>
1
1084
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1082
1
0
0
1084 </CSheSymbolPin>
<CSheSymbolPin>
1
1085
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1082
1
0
0
1085 </CSheSymbolPin>
<CSheSymbolPin>
1
1086
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1082
1
0
0
1086 </CSheSymbolPin>
<CSheSymbolPin>
1
1087
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1082
1
0
0
1087 </CSheSymbolPin>
<CSheSymbolPin>
1
1088
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1082
1
0
0
1088 </CSheSymbolPin>
<CSheSymbolPin>
1
1089
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1082
1
0
0
1089 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1018290147
</ts>
0
1
1082 </SYMBOL>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_6
<SYMBOL>
2147483650
1090
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_6

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1091
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1090
1
0
0
1091 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1090 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__2
<SYMBOL>
2147483650
1092
dw_amba_ahb
_tmp_SYM_name__2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1093
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1092
1
0
0
1093 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1092 </SYMBOL>
arm926:arm926ejs/__df_sym__
<SYMBOL>
2147483650
1094
arm926
arm926ejs/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
1095
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1095 </CSheSymbolPin>
<CSheSymbolPin>
1
1096
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1096 </CSheSymbolPin>
<CSheSymbolPin>
1
1097
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1097 </CSheSymbolPin>
<CSheSymbolPin>
1
1098
2
5120 1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1098 </CSheSymbolPin>
<CSheSymbolPin>
1
1099
2
5120 -1024
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1099 </CSheSymbolPin>
<CSheSymbolPin>
1
1100
1
-5120 3072
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1100 </CSheSymbolPin>
<CSheSymbolPin>
1
1101
2
5120 -3072
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1101 </CSheSymbolPin>
<CSheSymbolPin>
1
1102
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1102 </CSheSymbolPin>
<CSheSymbolPin>
1
1103
2
5120 3072
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1103 </CSheSymbolPin>
<CSheSymbolPin>
1
1104
1
-5120 1024
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1094
1
0
0
1104 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1020201370
</ts>
0
1
1094 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__5
<SYMBOL>
2147483650
1105
dw_amba_ahb
_tmp_SYM_name__5

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1106
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1106 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
1107
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1105
1
0
0
1107 </CSheSymbolPin>
<CSheSymbolPin>
1
1108
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1105
1
0
0
1108 </CSheSymbolPin>
<CSheSymbolPin>
1
1109
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1105
1
0
0
1109 </CSheSymbolPin>
<CSheSymbolPin>
1
1110
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1105
1
0
0
1110 </CSheSymbolPin>
<CSheSymbolPin>
1
1111
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1105
1
0
0
1111 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1015951221
</ts>
0
1
1105 </SYMBOL>
dw_amba_ahb:DW_AHB_Decoder/__df_sym__
#435
arm_processors:_Intf_temp_!_arm926ejs_#_4
<SYMBOL>
2147483650
1112
arm_processors
_Intf_temp_!_arm926ejs_#_4

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
1113
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1113 </CSheSymbolPin>
<CSheSymbolPin>
1
1114
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1114 </CSheSymbolPin>
<CSheSymbolPin>
1
1115
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1115 </CSheSymbolPin>
<CSheSymbolPin>
1
1116
2
5120 1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1116 </CSheSymbolPin>
<CSheSymbolPin>
1
1117
2
5120 -1024
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1117 </CSheSymbolPin>
<CSheSymbolPin>
1
1118
1
-5120 3072
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1118 </CSheSymbolPin>
<CSheSymbolPin>
1
1119
2
5120 -3072
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1119 </CSheSymbolPin>
<CSheSymbolPin>
1
1120
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1120 </CSheSymbolPin>
<CSheSymbolPin>
1
1121
2
5120 3072
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1121 </CSheSymbolPin>
<CSheSymbolPin>
1
1122
1
-5120 1024
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1112
1
0
0
1122 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1020201370
</ts>
0
1
1112 </SYMBOL>
dw_arm_processors:_Intf_temp_!_DW_arm926ejs_#_4
<SYMBOL>
2147483650
1123
dw_arm_processors
_Intf_temp_!_DW_arm926ejs_#_4

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
1124
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1124 </CSheSymbolPin>
<CSheSymbolPin>
1
1125
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1125 </CSheSymbolPin>
<CSheSymbolPin>
1
1126
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1126 </CSheSymbolPin>
<CSheSymbolPin>
1
1127
2
5120 1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1127 </CSheSymbolPin>
<CSheSymbolPin>
1
1128
2
5120 -1024
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1128 </CSheSymbolPin>
<CSheSymbolPin>
1
1129
1
-5120 3072
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1129 </CSheSymbolPin>
<CSheSymbolPin>
1
1130
2
5120 -3072
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1130 </CSheSymbolPin>
<CSheSymbolPin>
1
1131
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1131 </CSheSymbolPin>
<CSheSymbolPin>
1
1132
2
5120 3072
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1132 </CSheSymbolPin>
<CSheSymbolPin>
1
1133
1
-5120 1024
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1123
1
0
0
1133 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1020201370
</ts>
0
1
1123 </SYMBOL>
dw_amba_ahb:DW_AHB_Arbiter/__df_sym__
#66
arm926_aux:_tmp_SYM_name__0
<SYMBOL>
2147483650
1134
arm926_aux
_tmp_SYM_name__0

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1135
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1134
1
0
0
1135 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1134 </SYMBOL>
arm926_aux:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
1136
arm926_aux
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1137
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1136
1
0
0
1137 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1136 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__11
<SYMBOL>
2147483650
1138
dw_amba_ahb
_tmp_SYM_name__11

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1139
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1139 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
1140
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
1140 </CSheSymbolPin>
<CSheSymbolPin>
1
1141
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1138
1
0
0
1141 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1017317633
</ts>
0
1
1138 </SYMBOL>
dw_amba_ahb:abm_arbiter/__df_sym__
<SYMBOL>
2147483650
1142
dw_amba_ahb
abm_arbiter/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1143
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1143 </CShePrimInstSpecData>

0
0
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1144
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1142
1
0
0
1144 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1003413850
</ts>
0
1
1142 </SYMBOL>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_2
<SYMBOL>
2147483650
1145
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1146
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1145
1
0
0
1146 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1145 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__9
<SYMBOL>
2147483650
1147
dw_amba_ahb
_tmp_SYM_name__9

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1148
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1148 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
1149
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1147
1
0
0
1149 </CSheSymbolPin>
<CSheSymbolPin>
1
1150
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1147
1
0
0
1150 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1017317633
</ts>
0
1
1147 </SYMBOL>
dw_amba_ahb:abm_bus/__df_sym__
<SYMBOL>
2147483650
1151
dw_amba_ahb
abm_bus/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1152
16776960
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1152 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-2048 -11264 2048 11264
0
0
1
0
0
0
0
1
9
-2048 -10240
-1024 -11264
1024 -11264
2048 -10240
2048 10240
2048 11264
-2048 11264
-2048 10240
-2048 -10240
<OB_ARRAY>
0
5
<CSheSymbolPin>
1
1153
1
-2048 0
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1151
1
0
0
1153 </CSheSymbolPin>
<CSheSymbolPin>
1
1154
3
0 -11264
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1151
1
0
0
1154 </CSheSymbolPin>
<CSheSymbolPin>
1
1155
2
2048 0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1151
1
0
0
1155 </CSheSymbolPin>
<CSheSymbolPin>
1
1156
4
1024 11264
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1151
1
0
0
1156 </CSheSymbolPin>
<CSheSymbolPin>
1
1157
4
-1024 11264
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1151
1
0
0
1157 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1015951221
</ts>
0
1
1151 </SYMBOL>
dw_amba_ahb:abm_decoder/__df_sym__
<SYMBOL>
2147483650
1158
dw_amba_ahb
abm_decoder/__df_sym__

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1159
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1159 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1160
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1158
1
0
0
1160 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1003413850
</ts>
0
1
1158 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__1
<SYMBOL>
2147483650
1161
dw_amba_ahb
_tmp_SYM_name__1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1162
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1161
1
0
0
1162 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1161 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__10
<SYMBOL>
2147483650
1163
dw_amba_ahb
_tmp_SYM_name__10

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1164
12639424
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1164 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
1165
2
3072 0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
1165 </CSheSymbolPin>
<CSheSymbolPin>
1
1166
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1163
1
0
0
1166 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1017317633
</ts>
0
1
1163 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__6
<SYMBOL>
2147483650
1167
dw_amba_ahb
_tmp_SYM_name__6

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1168
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1168 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
1169
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1167
1
0
0
1169 </CSheSymbolPin>
<CSheSymbolPin>
1
1170
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1167
1
0
0
1170 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1017317519
</ts>
0
1
1167 </SYMBOL>
dw_amba_ahb:_tmp_SYM_name__8
<SYMBOL>
2147483650
1171
dw_amba_ahb
_tmp_SYM_name__8

0


1
m_pFilledPts 0
<CShePrimInstSpecData>
1
1172
12632256
-268435456
-1
0 0
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1172 </CShePrimInstSpecData>

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
1173
2
3072 0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1171
1
0
0
1173 </CSheSymbolPin>
<CSheSymbolPin>
1
1174
3
0 -4096
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1171
1
0
0
1174 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1017317519
</ts>
0
1
1171 </SYMBOL>
arm926_aux:intr_gen/__df_sym__
<SYMBOL>
2147483650
1175
arm926_aux
intr_gen/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
1176
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1175
1
0
0
1176 </CSheSymbolPin>
<CSheSymbolPin>
1
1177
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1175
1
0
0
1177 </CSheSymbolPin>
<CSheSymbolPin>
1
1178
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1175
1
0
0
1178 </CSheSymbolPin>
<CSheSymbolPin>
1
1179
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1175
1
0
0
1179 </CSheSymbolPin>
<CSheSymbolPin>
1
1180
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1175
1
0
0
1180 </CSheSymbolPin>
<CSheSymbolPin>
1
1181
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1175
1
0
0
1181 </CSheSymbolPin>
<CSheSymbolPin>
1
1182
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1175
1
0
0
1182 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1018290147
</ts>
0
1
1175 </SYMBOL>
dw_arm_processors_aux:DW_TCMemory/__df_sym__
#560
library_3:TCM_Memory/__df_sym__
<SYMBOL>
2147483650
1183
library_3
TCM_Memory/__df_sym__

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1184
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1183
1
0
0
1184 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1183 </SYMBOL>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_5
<SYMBOL>
2147483650
1185
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_5

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -4096 3072 4096
0
0
1
0
0
0
0
1
7
-3072 -1536
0 -4096
3072 -1536
3072 1536
0 4096
-3072 1536
-3072 -1536
<OB_ARRAY>
0
1
<CSheSymbolPin>
1
1186
3
0 -4096
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1185
1
0
0
1186 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
997868117
</ts>
0
1
1185 </SYMBOL>
:multiport_adapter
<SYMBOL>
2147483650
1187

multiport_adapter

0


0

0
0
1
0 0
1
1024 0
0
0
0
0
0
0 0 1024 0
0
0
1
0
0
0
0
0
<OB_ARRAY>
0
2
<CSheSymbolPin>
1
1188
1
0 0
pl
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1187
1
0
0
1188 </CSheSymbolPin>
<CSheSymbolPin>
1
1189
2
1024 0
pr
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1187
1
0
0
1189 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1015451964
</ts>
2
0
1187 </SYMBOL>
arm926_aux:_tmp_SYM_name__1
<SYMBOL>
2147483650
1190
arm926_aux
_tmp_SYM_name__1

0


0

0
0
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
1191
1
-3072 -4096
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1190
1
0
0
1191 </CSheSymbolPin>
<CSheSymbolPin>
1
1192
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1190
1
0
0
1192 </CSheSymbolPin>
<CSheSymbolPin>
1
1193
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1190
1
0
0
1193 </CSheSymbolPin>
<CSheSymbolPin>
1
1194
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1190
1
0
0
1194 </CSheSymbolPin>
<CSheSymbolPin>
1
1195
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1190
1
0
0
1195 </CSheSymbolPin>
<CSheSymbolPin>
1
1196
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1190
1
0
0
1196 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1015451859
</ts>
0
1
1190 </SYMBOL>
dw_amba_ahb:DW_AHB_Monitor/__df_sym__
#471
dw_arm_processors:_Intf_temp_!_DW_arm926ejs_#_2
<SYMBOL>
2147483650
1197
dw_arm_processors
_Intf_temp_!_DW_arm926ejs_#_2

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-5120 -6144 5120 6144
0
0
1
0
0
0
0
1
9
-5120 -5632
-4608 -6144
4608 -6144
5120 -5632
5120 5632
4608 6144
-4608 6144
-5120 5632
-5120 -5632
<OB_ARRAY>
0
10
<CSheSymbolPin>
1
1198
1
-5120 -5120
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1198 </CSheSymbolPin>
<CSheSymbolPin>
1
1199
1
-5120 -3072
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1199 </CSheSymbolPin>
<CSheSymbolPin>
1
1200
1
-5120 5120
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1200 </CSheSymbolPin>
<CSheSymbolPin>
1
1201
2
5120 1024
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1201 </CSheSymbolPin>
<CSheSymbolPin>
1
1202
2
5120 -1024
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1202 </CSheSymbolPin>
<CSheSymbolPin>
1
1203
1
-5120 3072
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1203 </CSheSymbolPin>
<CSheSymbolPin>
1
1204
2
5120 -3072
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1204 </CSheSymbolPin>
<CSheSymbolPin>
1
1205
1
-5120 -1024
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1205 </CSheSymbolPin>
<CSheSymbolPin>
1
1206
2
5120 3072
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1206 </CSheSymbolPin>
<CSheSymbolPin>
1
1207
1
-5120 1024
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1197
1
0
0
1207 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1020201370
</ts>
0
1
1197 </SYMBOL>
dw_arm_processors:DW_arm926ejs/__df_sym__
#203
dw_arm_processors_aux:HClkGen/__df_sym__
#46
dw_amba_ahb:_Intf_temp_!_DW_ahb_icm_tlm_#_1
<SYMBOL>
2147483650
1208
dw_amba_ahb
_Intf_temp_!_DW_ahb_icm_tlm_#_1

0


2
m_pPts 0
<CShePrimInstSpecData>
1
1209
-268435456
8388736
-1
0 -511
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1209 </CShePrimInstSpecData>
m_pPts 1
<CShePrimInstSpecData>
1
1210
-268435456
8388736
-1
0 -511
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1210 </CShePrimInstSpecData>

3
800000000
0
300000001
0
300000002
1
3
0
0
0
0
0
0
0
-2048 -7168 2048 7168
0
2
4
-2048 6144
-1024 6144
1024 -6144
2048 -6144
4
2048 6144
1024 6144
-1024 -6144
-2048 -6144
3
0
0
0
1
-2048 -7168 2048 7168
0
<OB_ARRAY>
0
4
<CSheSymbolPin>
1
1211
2
2048 0
slave_port
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1208
1
0
0
1211 </CSheSymbolPin>
<CSheSymbolPin>
1
1212
4
0 7168
arbiter_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1208
1
0
0
1212 </CSheSymbolPin>
<CSheSymbolPin>
1
1213
1
-2048 0
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1208
1
0
0
1213 </CSheSymbolPin>
<CSheSymbolPin>
1
1214
3
0 -7168
decoder_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1208
1
0
0
1214 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1022246157
</ts>
0
1
1208 </SYMBOL>
dw_amba_ahb:DW_ahb_icm_tlm/__df_sym__
#84
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_2
<SYMBOL>
2147483650
1215
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_2

0


1
m_pFilledRects 0
<CShePrimInstSpecData>
1
1216
16776960
-268435456
-1
1024 1024
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#0
1
0
0
1216 </CShePrimInstSpecData>

1
800000000
0
1
0
0
0
0
0
0
0
-2048 -22528 2048 22528
0
0
1
0
0
0
1
-2048 -22528 2048 22528
0
<OB_ARRAY>
0
6
<CSheSymbolPin>
1
1217
2
2048 0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1215
1
0
0
1217 </CSheSymbolPin>
<CSheSymbolPin>
1
1218
4
-1024 22528
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1215
1
0
0
1218 </CSheSymbolPin>
<CSheSymbolPin>
1
1219
1
-2048 0
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1215
1
0
0
1219 </CSheSymbolPin>
<CSheSymbolPin>
1
1220
3
-1024 -22528
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1215
1
0
0
1220 </CSheSymbolPin>
<CSheSymbolPin>
1
1221
3
1024 -22528
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1215
1
0
0
1221 </CSheSymbolPin>
<CSheSymbolPin>
1
1222
4
1024 22528
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1215
1
0
0
1222 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1037175240
</ts>
0
1
1215 </SYMBOL>
dw_amba_ahb:DW_ahb_tlm/__df_sym__
#156
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_1
<SYMBOL>
2147483650
1223
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_1

0


0

1
700000000
0
1
0
0
0
0
0
0
0
-3072 -10240 3072 2048
0
0
1
0
0
0
0
1
7
-3072 -3584
-3072 -10240
3072 -10240
3072 2048
0 2048
-3072 2048
-3072 -3584
<OB_ARRAY>
0
7
<CSheSymbolPin>
1
1224
1
-3072 -4096
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1223
1
0
0
1224 </CSheSymbolPin>
<CSheSymbolPin>
1
1225
2
3072 -6144
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1223
1
0
0
1225 </CSheSymbolPin>
<CSheSymbolPin>
1
1226
2
3072 -8192
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1223
1
0
0
1226 </CSheSymbolPin>
<CSheSymbolPin>
1
1227
1
-3072 0
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1223
1
0
0
1227 </CSheSymbolPin>
<CSheSymbolPin>
1
1228
2
3072 0
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1223
1
0
0
1228 </CSheSymbolPin>
<CSheSymbolPin>
1
1229
2
3072 -4096
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1223
1
0
0
1229 </CSheSymbolPin>
<CSheSymbolPin>
1
1230
2
3072 -2048
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1223
1
0
0
1230 </CSheSymbolPin>
</OB_ARRAY>
#0
1
0
0
#31
<ts>
1018290147
</ts>
0
1
1223 </SYMBOL>
dw_arm_processors_aux:DW_IntrGen/__df_sym__
#182

0

52
dw_amba_ahb:abm_decoder
<CSheIntf>
2147483651
1231
dw_amba_ahb
abm_decoder

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1232

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1231
1
0
0
2
1232 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1231 </CSheIntf>
dw_amba_ahb:abm_memory
<CSheIntf>
2147483651
1233
dw_amba_ahb
abm_memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1234

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1233
1
0
0
2
1234 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1233 </CSheIntf>
dw_amba_ahb:DW_AHB_Decoder
#448
dw_amba_ahb:_tmp_SYM_name__4
<CSheIntf>
2147483651
1235
dw_amba_ahb
_tmp_SYM_name__4

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
1236
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1235
1
0
0
0
1236 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1237
sc_port<ahb_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1235
1
0
0
0
1237 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1238
sc_port<ahb_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1235
1
0
0
0
1238 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1239

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1235
1
0
0
2
1239 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1240
sc_port<ahb_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1235
1
0
0
0
1240 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1235 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_3
<CSheIntf>
2147483651
1241
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_3

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1242

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1241
1
0
0
2
1242 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1243
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1241
1
0
0
0
1243 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1244
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1241
1
0
0
0
1244 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1245
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1241
1
0
0
0
1245 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1246
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1241
1
0
0
0
1246 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1247
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1241
1
0
0
0
1247 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1248
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1241
1
0
0
0
1248 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1241 </CSheIntf>
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_3
<CSheIntf>
2147483651
1249
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_3

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1250
sc_in<bool>
1
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1249
1
0
0
0
1250 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1251
sc_port<ahb_slave_if, AHB_NUM_SLAVES>
0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1249
1
0
0
0
1251 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1252
sc_port<ahb_arbiter_if,1>
0
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1249
1
0
0
0
1252 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1253

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1249
1
0
0
2
1253 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1254
sc_port<ahb_decoder_if,1>
0
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1249
1
0
0
0
1254 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1255
sc_in<bool>
1
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1249
1
0
0
0
1255 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1249 </CSheIntf>
arm926:_tmp_SYM_name__0
<CSheIntf>
2147483651
1256
arm926
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1257
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1256
1
0
0
0
1257 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1258
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1256
1
0
0
0
1258 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1259
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1256
1
0
0
0
1259 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1260
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1256
1
0
0
0
1260 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1261
abm_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1256
1
0
0
0
1261 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1262
abm_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1256
1
0
0
0
1262 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1263
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1256
1
0
0
0
1263 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1256 </CSheIntf>
arm926_aux:TCM_Memory
<CSheIntf>
2147483651
1264
arm926_aux
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1265

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1264
1
0
0
2
1265 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1264 </CSheIntf>
arm_processors:arm926ejs
<CSheIntf>
2147483651
1266
arm_processors
arm926ejs

0
0
0
0

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
1267
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1267 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1268
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1268 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1269
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1269 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1270
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1270 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1271
ahb_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1271 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1272
ahb_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1272 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1273
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1273 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1274
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1274 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1275
sc_port<tcm_slave_if>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1275 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1276
sc_port<tcm_slave_if>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1266
1
0
0
0
1276 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1266 </CSheIntf>
dw_arm_processors_aux:DW_TCMemory
#566
dw_amba_ahb:_tmp_SYM_name__3
<CSheIntf>
2147483651
1277
dw_amba_ahb
_tmp_SYM_name__3

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1278

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1277
1
0
0
2
1278 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1277 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_1
<CSheIntf>
2147483651
1279
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_1

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1280

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1279
1
0
0
2
1280 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1279 </CSheIntf>
arm926:_tmp_SYM_name__1
<CSheIntf>
2147483651
1281
arm926
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
8
<CSheSCIntfPin>
2147483650
1282
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1281
1
0
0
0
1282 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1283
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1281
1
0
0
0
1283 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1284
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1281
1
0
0
0
1284 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1285
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1281
1
0
0
0
1285 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1286
abm_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1281
1
0
0
0
1286 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1287
abm_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1281
1
0
0
0
1287 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1288
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1281
1
0
0
0
1288 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1289
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1281
1
0
0
0
1289 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1281 </CSheIntf>
arm_processors_aux:intr_gen
<CSheIntf>
2147483651
1290
arm_processors_aux
intr_gen

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1291

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1290
1
0
0
2
1291 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1292
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1290
1
0
0
0
1292 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1293
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1290
1
0
0
0
1293 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1294
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1290
1
0
0
0
1294 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1295
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1290
1
0
0
0
1295 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1296
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1290
1
0
0
0
1296 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1297
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1290
1
0
0
0
1297 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1290 </CSheIntf>
arm_processors_aux:_Intf_temp_!_intr_gen_#_7
<CSheIntf>
2147483651
1298
arm_processors_aux
_Intf_temp_!_intr_gen_#_7

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1299

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1298
1
0
0
2
1299 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1300
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1298
1
0
0
0
1300 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1301
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1298
1
0
0
0
1301 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1302
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1298
1
0
0
0
1302 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1303
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1298
1
0
0
0
1303 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1304
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1298
1
0
0
0
1304 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1305
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1298
1
0
0
0
1305 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1298 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__2
<CSheIntf>
2147483651
1306
dw_amba_ahb
_tmp_SYM_name__2

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1307

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1306
1
0
0
2
1307 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1306 </CSheIntf>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_6
<CSheIntf>
2147483651
1308
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_6

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1309

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1308
1
0
0
2
1309 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1308 </CSheIntf>
dw_amba_ahb:abm_arbiter
<CSheIntf>
2147483651
1310
dw_amba_ahb
abm_arbiter

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1311

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1310
1
0
0
2
1311 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1310 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__0
<CSheIntf>
2147483651
1312
dw_amba_ahb
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
4
<CSheSCIntfPin>
2147483650
1313
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1312
1
0
0
0
1313 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1314
abm_slave_port
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1312
1
0
0
0
1314 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1315
abm_arbiter_port
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1312
1
0
0
0
1315 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1316

2
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1312
1
0
0
2
1316 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1312 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__7
<CSheIntf>
2147483651
1317
dw_amba_ahb
_tmp_SYM_name__7

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1318
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1317
1
0
0
0
1318 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1319

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1317
1
0
0
2
1319 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1317 </CSheIntf>
arm926_aux:_tmp_SYM_name__2
<CSheIntf>
2147483651
1320
arm926_aux
_tmp_SYM_name__2

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1321

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1320
1
0
0
2
1321 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1322
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1320
1
0
0
0
1322 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1323
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1320
1
0
0
0
1323 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1324
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1320
1
0
0
0
1324 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1325
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1320
1
0
0
0
1325 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1326
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1320
1
0
0
0
1326 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1320 </CSheIntf>
dw_amba_ahb:DW_AHB_Memory
#757
dw_amba_ahb:_tmp_SYM_name__5
<CSheIntf>
2147483651
1327
dw_amba_ahb
_tmp_SYM_name__5

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
1328
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1327
1
0
0
0
1328 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1329
sc_port<ahb_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1327
1
0
0
0
1329 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1330
sc_port<ahb_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1327
1
0
0
0
1330 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1331

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1327
1
0
0
2
1331 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1332
sc_port<ahb_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1327
1
0
0
0
1332 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1327 </CSheIntf>
arm926_aux:intr_gen
<CSheIntf>
2147483651
1333
arm926_aux
intr_gen

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1334

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1333
1
0
0
2
1334 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1335
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1333
1
0
0
0
1335 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1336
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1333
1
0
0
0
1336 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1337
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1333
1
0
0
0
1337 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1338
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1333
1
0
0
0
1338 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1339
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1333
1
0
0
0
1339 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1340
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1333
1
0
0
0
1340 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1333 </CSheIntf>
source_sc:ConstGen
#370
dw_arm_processors:_Intf_temp_!_DW_arm926ejs_#_4
<CSheIntf>
2147483651
1341
dw_arm_processors
_Intf_temp_!_DW_arm926ejs_#_4

0
0
0
0

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
1342
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1342 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1343
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1343 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1344
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1344 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1345
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1345 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1346
ahb_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1346 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1347
ahb_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1347 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1348
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1348 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1349
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1349 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1350
sc_port<tcm_slave_if>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1350 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1351
sc_port<tcm_slave_if>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1341
1
0
0
0
1351 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1341 </CSheIntf>
arm_processors:_Intf_temp_!_arm926ejs_#_4
<CSheIntf>
2147483651
1352
arm_processors
_Intf_temp_!_arm926ejs_#_4

0
0
0
0

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
1353
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1353 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1354
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1354 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1355
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1355 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1356
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1356 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1357
ahb_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1357 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1358
ahb_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1358 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1359
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1359 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1360
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1360 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1361
sc_port<tcm_slave_if>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1361 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1362
sc_port<tcm_slave_if>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1352
1
0
0
0
1362 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1352 </CSheIntf>
library_3:TCM_Memory
<CSheIntf>
2147483651
1363
library_3
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1364

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1363
1
0
0
2
1364 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1363 </CSheIntf>
arm926_aux:_tmp_SYM_name__0
<CSheIntf>
2147483651
1365
arm926_aux
_tmp_SYM_name__0

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1366

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1365
1
0
0
2
1366 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1365 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__11
<CSheIntf>
2147483651
1367
dw_amba_ahb
_tmp_SYM_name__11

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1368

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1367
1
0
0
2
1368 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1369
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1367
1
0
0
0
1369 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1367 </CSheIntf>
dw_arm_processors_aux:_Intf_temp_!_DW_TCMemory_#_2
<CSheIntf>
2147483651
1370
dw_arm_processors_aux
_Intf_temp_!_DW_TCMemory_#_2

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1371

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1370
1
0
0
2
1371 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1370 </CSheIntf>
dw_amba_ahb:abm_bus
<CSheIntf>
2147483651
1372
dw_amba_ahb
abm_bus

0
0
0
0

<OB_ARRAY>
0
5
<CSheSCIntfPin>
2147483650
1373
sc_in<bool>
1
clock
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1372
1
0
0
0
1373 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1374
sc_port<abm_slave_if, 0>
0
slave_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1372
1
0
0
0
1374 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1375
sc_port<abm_arbiter_if,1>
0
arbiter_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1372
1
0
0
0
1375 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1376

2
__InterfaceGate
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1372
1
0
0
2
1376 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1377
sc_port<abm_decoder_if,1>
0
decoder_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1372
1
0
0
0
1377 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1372 </CSheIntf>
dw_amba_ahb:DW_AHB_Arbiter
#413
dw_amba_ahb:_tmp_SYM_name__9
<CSheIntf>
2147483651
1378
dw_amba_ahb
_tmp_SYM_name__9

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1379

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1378
1
0
0
2
1379 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1380
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1378
1
0
0
0
1380 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1378 </CSheIntf>
arm926:arm926ejs
<CSheIntf>
2147483651
1381
arm926
arm926ejs

0
0
0
0

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
1382
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1382 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1383
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1383 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1384
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1384 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1385
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1385 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1386
ahb_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1386 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1387
ahb_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1387 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1388
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1388 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1389
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1389 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1390
sc_port<tcm_slave_if>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1390 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1391
sc_port<tcm_slave_if>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1381
1
0
0
0
1391 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1381 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__1
<CSheIntf>
2147483651
1392
dw_amba_ahb
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1393

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1392
1
0
0
2
1393 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1392 </CSheIntf>
arm_processors_aux:TCM_Memory
<CSheIntf>
2147483651
1394
arm_processors_aux
TCM_Memory

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1395

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1394
1
0
0
2
1395 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1394 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__10
<CSheIntf>
2147483651
1396
dw_amba_ahb
_tmp_SYM_name__10

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1397

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1396
1
0
0
2
1397 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1398
sc_port<sc_signal_in_if<bool>,2>
0
Remap
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1396
1
0
0
0
1398 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1396 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__8
<CSheIntf>
2147483651
1399
dw_amba_ahb
_tmp_SYM_name__8

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1400
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1399
1
0
0
0
1400 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1401

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1399
1
0
0
2
1401 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1399 </CSheIntf>
arm_processors_aux:_Intf_temp_!_TCM_Memory_#_5
<CSheIntf>
2147483651
1402
arm_processors_aux
_Intf_temp_!_TCM_Memory_#_5

0
0
0
0

<OB_ARRAY>
0
1
<CSheSCIntfPin>
2147483650
1403

2
__InterfaceGate
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1402
1
0
0
2
1403 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1402 </CSheIntf>
dw_amba_ahb:_tmp_SYM_name__6
<CSheIntf>
2147483651
1404
dw_amba_ahb
_tmp_SYM_name__6

0
0
0
0

<OB_ARRAY>
0
2
<CSheSCIntfPin>
2147483650
1405
sc_port<sc_signal_in_if<bool>,2>
0
Pause
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1404
1
0
0
0
1405 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1406

2
__InterfaceGate
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1404
1
0
0
2
1406 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1404 </CSheIntf>
arm926_aux:_tmp_SYM_name__1
<CSheIntf>
2147483651
1407
arm926_aux
_tmp_SYM_name__1

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1408

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1407
1
0
0
2
1408 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1409
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1407
1
0
0
0
1409 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1410
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1407
1
0
0
0
1410 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1411
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1407
1
0
0
0
1411 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1412
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1407
1
0
0
0
1412 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1413
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1407
1
0
0
0
1413 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1407 </CSheIntf>
dw_amba_ahb:DW_AHB_Monitor
#490
dw_arm_processors:_Intf_temp_!_DW_arm926ejs_#_2
<CSheIntf>
2147483651
1414
dw_arm_processors
_Intf_temp_!_DW_arm926ejs_#_2

0
0
0
0

<OB_ARRAY>
0
10
<CSheSCIntfPin>
2147483650
1415
sc_in<bool>
1
nIRQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1415 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1416
sc_in<bool>
1
nFIQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1416 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1417
sc_in<bool>
1
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1417 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1418
sc_in_clk
1
clock
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1418 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1419
ahb_master_port
0
ibiu
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1419 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1420
ahb_master_port
0
dbiu
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1420 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1421
sc_in<bool>
1
VINITHI
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1421 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1422
sc_in<bool>
1
INITRAM
7
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1422 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1423
sc_port<tcm_slave_if>
0
itcm
8
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1423 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1424
sc_port<tcm_slave_if>
0
dtcm
9
<OB_ARRAY>
0
0
</OB_ARRAY>
#1414
1
0
0
0
1424 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1414 </CSheIntf>
dw_arm_processors:DW_arm926ejs
#587
dw_arm_processors_aux:HClkGen
#877
dw_amba_ahb:_Intf_temp_!_DW_ahb_icm_tlm_#_1
<CSheIntf>
2147483651
1425
dw_amba_ahb
_Intf_temp_!_DW_ahb_icm_tlm_#_1

0
0
0
0

<OB_ARRAY>
0
4
<CSheSCIntfPin>
2147483650
1426

2
__InterfaceGate
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1425
1
0
0
2
1426 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1427
sc_port<ahb_slave_if, 0>
0
slave_port
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1425
1
0
0
0
1427 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1428
sc_port<ahb_arbiter_if,1>
0
arbiter_port
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1425
1
0
0
0
1428 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1429
sc_port<ahb_decoder_if,1>
0
decoder_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1425
1
0
0
0
1429 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1425 </CSheIntf>
dw_amba_ahb:DW_ahb_icm_tlm
#819
dw_amba_ahb:_Intf_temp_!_DW_ahb_tlm_#_2
<CSheIntf>
2147483651
1430
dw_amba_ahb
_Intf_temp_!_DW_ahb_tlm_#_2

0
0
0
0

<OB_ARRAY>
0
6
<CSheSCIntfPin>
2147483650
1431
sc_in<bool>
1
hclk
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1430
1
0
0
0
1431 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1432
sc_port<ahb_slave_if, AHB_NUM_SLAVES>
0
slave_port
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1430
1
0
0
0
1432 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1433
sc_port<ahb_arbiter_if,1>
0
arbiter_port
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1430
1
0
0
0
1433 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1434

2
__InterfaceGate
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1430
1
0
0
2
1434 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1435
sc_port<ahb_decoder_if,1>
0
decoder_port
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1430
1
0
0
0
1435 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1436
sc_in<bool>
1
hresetn
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1430
1
0
0
0
1436 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1430 </CSheIntf>
dw_amba_ahb:DW_ahb_tlm
#458
dw_arm_processors_aux:_Intf_temp_!_DW_IntrGen_#_1
<CSheIntf>
2147483651
1437
dw_arm_processors_aux
_Intf_temp_!_DW_IntrGen_#_1

0
0
0
0

<OB_ARRAY>
0
7
<CSheSCIntfPin>
2147483650
1438

2
__InterfaceGate
6
<OB_ARRAY>
0
0
</OB_ARRAY>
#1437
1
0
0
2
1438 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1439
sc_out<bool>
2
nFIQ
0
<OB_ARRAY>
0
0
</OB_ARRAY>
#1437
1
0
0
0
1439 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1440
sc_out<bool>
2
nIRQ
1
<OB_ARRAY>
0
0
</OB_ARRAY>
#1437
1
0
0
0
1440 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1441
sc_out<bool>
2
nRESET
2
<OB_ARRAY>
0
0
</OB_ARRAY>
#1437
1
0
0
0
1441 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1442
sc_out<bool>
2
VINITHI
3
<OB_ARRAY>
0
0
</OB_ARRAY>
#1437
1
0
0
0
1442 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1443
sc_in_clk
1
clk
4
<OB_ARRAY>
0
0
</OB_ARRAY>
#1437
1
0
0
0
1443 </CSheSCIntfPin>
<CSheSCIntfPin>
2147483650
1444
sc_out<bool>
2
INITRAM
5
<OB_ARRAY>
0
0
</OB_ARRAY>
#1437
1
0
0
0
1444 </CSheSCIntfPin>
</OB_ARRAY>
#0
#31
<OB_LIST>
0
0
</OB_LIST>
1437 </CSheIntf>
dw_arm_processors_aux:DW_IntrGen
#619

1

#877
<OB_LIST>
0
1
#64
</OB_LIST>
#0
#994
#996
#0
#0
<attrs>
0
</attrs>
<locals>
<MAP_S2O>
0
0
</MAP_S2O>
</locals>
<locals_idx>
0
</locals_idx>
<scope>
<MAP_S2O>
0
59
c176
#245
nfiq
#195
c154
#852
c177
#259
low1
#654
c155
#842
c26
#603
c178
#295
c156
#832
c101
#573
low2
#347
c2
#278
icm1
#83
dbarbiter
#648
ibarbiter
#341
c179
#170
arm926
#202
ibusmonitor
#470
lowgen1
#663
icm_arbiter
#65
progmem
#99
itcm
#559
lowgen2
#363
c90
#148
c148
#701
c80
#429
c149
#691
c92
#742
clockgen
#45
datamem
#144
clock
#58
ibus
#288
resettrue
#798
c94
#76
c61
#775
dtcm
#578
initram
#540
stackmem
#747
c74
#716
nirq
#221
c76
#643
c150
#681
c65
#94
c161
#501
high1
#108
dbus
#155
ibdecoder
#434
c151
#404
vinithi
#528
c99
#552
dbusmonitor
#512
icm_decoder
#771
dbdecoder
#721
c78
#336
nreset
#233
c152
#394
intr_gen1
#181
c57
#315
c153
#384
</MAP_S2O>
</scope>
<exit>

</exit>
#32
#64
#994
#996
#30
31 </PAGE>
</OB_ARRAY>
</pages>
<section_hdr_0>
\
#ifndef __DW_arm926_example_h
#define __DW_arm926_example_h

#include <systemc.h>

#ifndef SYNTHESIS
#include <ccss_systemc.h>
#endif

#include "ahb_types.h"

using namespace ahb_namespace;

#include "DW_ahb_tlm.h"

#define CCSS_USE_SC_CTOR
#include "ahb_slave_if.h"
#include "ahb_bus_if.h"


\
</section_hdr_0>
<section_hdr_1>
\
: public sc_module

\
</section_hdr_1>
<section_hdr_2>
\


\
</section_hdr_2>
<section_hdr_3>
\

#ifndef SYNTHESIS
	SC_HAS_PROCESS(DW_arm926_example);
#endif

	// default constructor
	DW_arm926_example(sc_module_name name_)
	  CCSS_INIT_CHANNELS
	{
		InitParameters();

		// process declarations

		InitInstances();

	}

#ifndef SYNTHESIS
	// destructor
	~DW_arm926_example()
	{
		DeleteInstances();
	}
#endif


\
</section_hdr_3>
<section_hdr_4>
\

#endif

\
</section_hdr_4>
<section_src_0>
\
// basic arm926 source file
#include "DW_arm926_example.h"
// #include <string.h>   // workaround prob with sparcOS & DW_ahb_icm_tlm

\
</section_src_0>
<section_src_1>

</section_src_1>
30 </SCHIERARCHICAL_MODEL>
</impl>
1 </MODEL>
