;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, -202
	ADD @-127, 100
	ADD 30, 8
	JMN 800, <242
	DAT #0, #-202
	DAT #0, #-202
	DAT #0, #-202
	SPL 0, <9
	JMN 800, <242
	ADD -1, <-20
	ADD 210, 60
	ADD 210, 60
	SUB -12, 110
	SUB -12, 110
	JMN 800, <242
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <9
	ADD @300, <81
	SPL 430, 9
	SPL 430, 9
	SUB @0, @2
	JMN 800, <242
	ADD 30, 8
	SUB @0, @2
	SUB #-632, @100
	SPL <-127, 100
	SUB -207, <-120
	SUB -207, <-120
	ADD @130, 9
	SUB -207, <-920
	ADD #270, <0
	ADD #-41, @-29
	MOV 800, 242
	SUB @0, @2
	ADD 210, 60
	ADD @300, <82
	CMP -207, <-120
	ADD 30, 8
	CMP -207, <-120
	SPL 0, <-2
	ADD 30, 8
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
