/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  reg [8:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  reg [10:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [19:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  reg [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_64z = ~(celloutsig_0_9z & celloutsig_0_7z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z[1] & celloutsig_0_4z[2]);
  assign celloutsig_1_2z = ~((in_data[108] | in_data[183]) & in_data[121]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z[0]) & celloutsig_1_1z[0]);
  assign celloutsig_0_19z = celloutsig_0_12z | ~(celloutsig_0_16z);
  assign celloutsig_0_5z = in_data[43] ^ celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[123] ^ in_data[128];
  assign celloutsig_1_8z = celloutsig_1_6z[8] ^ celloutsig_1_3z;
  assign celloutsig_0_22z = ~(celloutsig_0_9z ^ celloutsig_0_6z);
  assign celloutsig_0_20z = { celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_5z } & { celloutsig_0_4z[1], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_34z = celloutsig_0_33z[6:3] == { celloutsig_0_18z[3:2], celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_6z = { in_data[32:20], celloutsig_0_5z, celloutsig_0_1z } > { in_data[37:23], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_10z[8:6], celloutsig_0_12z } <= { celloutsig_0_4z[2:1], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_0z[5:0], celloutsig_0_1z, celloutsig_0_0z } <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_0z } || { celloutsig_0_1z[2:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[67:59], celloutsig_0_7z } < { celloutsig_0_4z[1:0], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[133:117], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } * { in_data[140:123], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_5z[11:7], celloutsig_1_8z } * celloutsig_1_6z[6:1];
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_8z } * { celloutsig_1_16z[2:0], celloutsig_1_2z };
  assign celloutsig_1_1z = - in_data[160:158];
  assign celloutsig_0_1z = ~ in_data[22:19];
  assign celloutsig_0_2z = & in_data[10:8];
  assign celloutsig_1_4z = | { celloutsig_1_1z[0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_65z = celloutsig_0_34z & celloutsig_0_64z;
  assign celloutsig_0_16z = celloutsig_0_2z & celloutsig_0_9z;
  assign celloutsig_0_7z = ~^ { celloutsig_0_4z[0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_7z[3:1] << { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_33z = { celloutsig_0_20z[7:3], celloutsig_0_8z, celloutsig_0_8z } >>> { celloutsig_0_20z[4:1], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_1_6z = celloutsig_1_5z[14:6] >>> { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[65:63] - { celloutsig_0_1z[3:2], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[82:76] ^ in_data[87:81];
  assign celloutsig_1_16z = { celloutsig_1_10z[4:2], celloutsig_1_1z, celloutsig_1_0z } ^ celloutsig_1_6z[6:0];
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_7z = celloutsig_1_5z[16:9];
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_7z[3:0], celloutsig_1_16z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_3z };
  assign { out_data[131:128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
